// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "07/29/2019 20:07:41"

// 
// Device: Altera EP4CE40F29C6 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	clock,
	reset,
	serial_in,
	serial_valid_in,
	serial_ready_in,
	serial_out,
	serial_rden_out,
	serial_wren_out);
input 	clock;
input 	reset;
input 	[7:0] serial_in;
input 	serial_valid_in;
input 	serial_ready_in;
output 	[7:0] serial_out;
output 	serial_rden_out;
output 	serial_wren_out;

// Design Ports Information
// serial_out[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[1]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[2]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[4]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[5]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_rden_out	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_wren_out	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_ready_in	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_valid_in	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[0]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[3]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[7]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[4]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \serial_out[0]~output_o ;
wire \serial_out[1]~output_o ;
wire \serial_out[2]~output_o ;
wire \serial_out[3]~output_o ;
wire \serial_out[4]~output_o ;
wire \serial_out[5]~output_o ;
wire \serial_out[6]~output_o ;
wire \serial_out[7]~output_o ;
wire \serial_rden_out~output_o ;
wire \serial_wren_out~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \Controller|Equal6~0_combout ;
wire \PC~19_combout ;
wire \Controller|ALUFunction[3]~5_combout ;
wire \PC[30]~16_combout ;
wire \InstructionMemory|rom~19_combout ;
wire \InstructionMemory|rom~18_combout ;
wire \InstructionMemory|rom~20_combout ;
wire \NoOpInjectMux|out[5]~8_combout ;
wire \Controller|ALUFunction~9_combout ;
wire \PC~54_combout ;
wire \PC~18_combout ;
wire \NextPC[3]~3 ;
wire \NextPC[4]~4_combout ;
wire \NextPC[2]~0_combout ;
wire \BranchAddress[2]~1 ;
wire \BranchAddress[3]~3 ;
wire \BranchAddress[4]~4_combout ;
wire \ControlHazardUnit|always0~0_combout ;
wire \Controller|ALUFunction~7_combout ;
wire \Controller|ALUFunction~8_combout ;
wire \Controller|WriteRegFromPC~0_combout ;
wire \WriteRegFromPC_EM~q ;
wire \WriteRegFromPC_WB~q ;
wire \Controller|Equal6~1_combout ;
wire \MemoryToRegEM~q ;
wire \MemoryToRegWB~q ;
wire \ALU|Equal3~0_combout ;
wire \ALUResultWB[24]~feeder_combout ;
wire \MemoryWE_EM~q ;
wire \PC~22_combout ;
wire \PC[1]~14_combout ;
wire \NextPCEM[1]~feeder_combout ;
wire \InstructionMemory|rom~4_combout ;
wire \InstructionMemory|out~0_combout ;
wire \NoOpInjectMux|out[17]~0_combout ;
wire \InstructMux|out[1]~1_combout ;
wire \InstructionMemory|rom~6_combout ;
wire \InstructionMemory|out~5_combout ;
wire \NoOpInjectMux|out[13]~10_combout ;
wire \ForceWriteToR31Mux|out[2]~0_combout ;
wire \RegisterFile|Decoder0~2_combout ;
wire \RegisterFile|Decoder0~2clkctrl_outclk ;
wire \RegisterFile|registers[20][0]~combout ;
wire \RegisterFile|Mux31~0_combout ;
wire \ForwardAMux|out[0]~2_combout ;
wire \ALUSrcEM~q ;
wire \ALUMux|out[0]~47_combout ;
wire \ALU|O_out~1_combout ;
wire \ALU|O_out~2_combout ;
wire \ALU|AdderInputB[0]~20_combout ;
wire \ALU|Add0~1_cout ;
wire \ALU|Add0~2_combout ;
wire \ALU|O_out~4_combout ;
wire \ALUMux|out[16]~20_combout ;
wire \RegisterFile|Decoder0~0_combout ;
wire \RegisterFile|Decoder0~0clkctrl_outclk ;
wire \RegisterFile|registers[10][31]~combout ;
wire \RegisterFile|Decoder0~1_combout ;
wire \RegisterFile|Decoder0~1clkctrl_outclk ;
wire \RegisterFile|registers[8][31]~combout ;
wire \RegisterFile|Mux32~0_combout ;
wire \ALUMux|out[31]~21_combout ;
wire \ForwardingUnit|ForwardB~0_combout ;
wire \ALUMux|out[24]~22_combout ;
wire \ALUMux|out[31]~23_combout ;
wire \RegisterFile|registers[10][30]~combout ;
wire \RegisterFile|registers[8][30]~combout ;
wire \RegisterFile|Mux33~0_combout ;
wire \ALUMux|out[30]~24_combout ;
wire \ALUMux|out[30]~25_combout ;
wire \ALU|Add0~129_combout ;
wire \ALU|Add0~130_combout ;
wire \ALU|Add0~131_combout ;
wire \ALU|AdderInputB[30]~23_combout ;
wire \ALU|Add0~18_combout ;
wire \ALU|AdderInputB[31]~22_combout ;
wire \ALU|Add0~72 ;
wire \ALU|Add0~73_combout ;
wire \ALU|Add0~16_combout ;
wire \ALU|Add0~17_combout ;
wire \ALU|Add0~75_combout ;
wire \RegisterFile|registers[10][18]~combout ;
wire \RegisterFile|registers[8][18]~combout ;
wire \RegisterFile|Mux45~0_combout ;
wire \ForwardBMux|out[18]~9_combout ;
wire \RegisterFile|registers[10][3]~combout ;
wire \RegisterFile|registers[8][3]~combout ;
wire \RegisterFile|Mux60~0_combout ;
wire \ForwardBMux|out[3]~3_combout ;
wire \ALUMux|out[3]~19_combout ;
wire \ALU|Add0~13_combout ;
wire \ALU|Add0~14_combout ;
wire \DataMemory|Selector24~0_combout ;
wire \MemoryShifterOutWB[3]~2_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \serial_in[4]~input_o ;
wire \InstructionMemory|rom~23_combout ;
wire \InstructionMemory|rom~24_combout ;
wire \NoOpInjectMux|out[6]~11_combout ;
wire \PCFromRegisterMux|out[9]~6_combout ;
wire \NextPC[5]~6_combout ;
wire \BranchAddress[4]~5 ;
wire \BranchAddress[5]~7 ;
wire \BranchAddress[6]~9 ;
wire \BranchAddress[7]~10_combout ;
wire \PCFromRegisterMux|out[7]~7_combout ;
wire \PCFromRegisterMux|out[7]~8_combout ;
wire \PC~17_combout ;
wire \NextPC[6]~9 ;
wire \NextPC[7]~10_combout ;
wire \BranchAddress[7]~11 ;
wire \BranchAddress[8]~12_combout ;
wire \PCFromRegisterMux|out[8]~9_combout ;
wire \PC~53_combout ;
wire \NextPC[7]~11 ;
wire \NextPC[8]~12_combout ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \RegisterFile|registers[10][9]~combout ;
wire \RegisterFile|registers[8][9]~combout ;
wire \RegisterFile|Mux54~0_combout ;
wire \ForwardBMux|out[9]~23_combout ;
wire \RegisterFile|registers[10][10]~combout ;
wire \RegisterFile|registers[8][10]~combout ;
wire \RegisterFile|Mux53~0_combout ;
wire \ForwardBMux|out[10]~22_combout ;
wire \DataMemory|Equal1~6_combout ;
wire \InstructionMemory|rom~8_combout ;
wire \InstructionMemory|rom~25_combout ;
wire \NoOpInjectMux|out[14]~12_combout ;
wire \ALU|AdderInputB[14]~30_combout ;
wire \RegisterFile|registers[20][14]~combout ;
wire \RegisterFile|Mux17~0_combout ;
wire \ForwardAMux|out[14]~21_combout ;
wire \RegisterFile|registers[20][13]~combout ;
wire \RegisterFile|Mux18~0_combout ;
wire \ForwardAMux|out[13]~22_combout ;
wire \ALU|AdderInputB[13]~31_combout ;
wire \RegisterFile|registers[20][12]~combout ;
wire \RegisterFile|Mux19~0_combout ;
wire \ForwardAMux|out[12]~23_combout ;
wire \ALUMux|out[12]~39_combout ;
wire \ALU|AdderInputB[12]~32_combout ;
wire \ALUMux|out[11]~40_combout ;
wire \ALU|AdderInputB[11]~33_combout ;
wire \RegisterFile|registers[20][11]~combout ;
wire \RegisterFile|Mux20~0_combout ;
wire \ForwardAMux|out[11]~24_combout ;
wire \ALUMux|out[10]~42_combout ;
wire \ALU|AdderInputB[10]~34_combout ;
wire \ALUMux|out[9]~43_combout ;
wire \ALU|AdderInputB[9]~35_combout ;
wire \RegisterFile|registers[10][8]~combout ;
wire \RegisterFile|registers[8][8]~combout ;
wire \RegisterFile|Mux55~0_combout ;
wire \ALUMux|out[8]~44_combout ;
wire \ALU|AdderInputB[8]~36_combout ;
wire \RegisterFile|registers[10][7]~combout ;
wire \RegisterFile|registers[8][7]~combout ;
wire \RegisterFile|Mux56~0_combout ;
wire \ALUMux|out[7]~46_combout ;
wire \ALU|AdderInputB[7]~37_combout ;
wire \Add2~8_combout ;
wire \ForwardBMux|out[7]~25_combout ;
wire \ForwardBMux|out[8]~24_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \serial_in[5]~input_o ;
wire \MemoryShifter|MemoryShifterOut[5]~12_combout ;
wire \MemoryShifterOutWB[3]~3_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \MemoryShifter|MemoryShifterOut[5]~13_combout ;
wire \MemoryShifter|MemoryShifterOut[5]~14_combout ;
wire \RegFileWriteMux|out[5]~50_combout ;
wire \Add2~6_combout ;
wire \RegFileWriteMux|out[5]~51_combout ;
wire \RegisterFile|registers[10][5]~combout ;
wire \RegisterFile|registers[8][5]~combout ;
wire \RegisterFile|Mux58~0_combout ;
wire \ForwardBMux|out[5]~17_combout ;
wire \ForwardBMux|out[5]~18_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \serial_in[6]~input_o ;
wire \MemoryShifterOutWB[3]~1_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \MemoryShifter|MemoryShifterOut[6]~9_combout ;
wire \MemoryShifter|MemoryShifterOut[6]~10_combout ;
wire \MemoryShifter|MemoryShifterOut[6]~11_combout ;
wire \RegFileWriteMux|out[6]~48_combout ;
wire \RegFileWriteMux|out[6]~49_combout ;
wire \RegisterFile|registers[10][6]~combout ;
wire \RegisterFile|registers[8][6]~combout ;
wire \RegisterFile|Mux57~0_combout ;
wire \ForwardBMux|out[6]~16_combout ;
wire \ALU|AdderInputB[6]~38_combout ;
wire \ALU|AdderInputB[5]~39_combout ;
wire \ALU|AdderInputB[4]~40_combout ;
wire \RegisterFile|registers[20][4]~combout ;
wire \RegisterFile|Mux27~0_combout ;
wire \ForwardAMux|out[4]~31_combout ;
wire \ALU|AdderInputB[3]~21_combout ;
wire \Add2~0_combout ;
wire \serial_in[2]~input_o ;
wire \RegisterFile|registers[10][1]~combout ;
wire \RegisterFile|registers[8][1]~combout ;
wire \RegisterFile|Mux62~0_combout ;
wire \ForwardBMux|out[1]~1_combout ;
wire \RegisterFile|registers[20][27]~combout ;
wire \RegisterFile|Mux4~0_combout ;
wire \ForwardAMux|out[27]~8_combout ;
wire \ALUMux|out[27]~31_combout ;
wire \ALUMux|out[27]~32_combout ;
wire \ALU|Add0~86_combout ;
wire \ALU|AdderInputB[27]~26_combout ;
wire \ALUMux|out[21]~59_combout ;
wire \RegisterFile|registers[20][21]~combout ;
wire \RegisterFile|Mux10~0_combout ;
wire \ForwardAMux|out[21]~14_combout ;
wire \ALU|Add0~90_combout ;
wire \ALU|Add0~118_combout ;
wire \ALU|Add0~92_combout ;
wire \ALU|Add0~119_combout ;
wire \ALU|Add0~88_combout ;
wire \ALU|Add0~117_combout ;
wire \ALU|AdderInputB[21]~43_combout ;
wire \ALU|AdderInputB[20]~44_combout ;
wire \RegisterFile|registers[20][20]~combout ;
wire \RegisterFile|Mux11~0_combout ;
wire \ForwardAMux|out[20]~15_combout ;
wire \RegisterFile|registers[20][19]~combout ;
wire \RegisterFile|Mux12~0_combout ;
wire \ForwardAMux|out[19]~16_combout ;
wire \ALU|AdderInputB[19]~45_combout ;
wire \ALU|AdderInputB[18]~46_combout ;
wire \ALUMux|out[17]~55_combout ;
wire \RegisterFile|registers[20][17]~combout ;
wire \RegisterFile|Mux14~0_combout ;
wire \ForwardAMux|out[17]~18_combout ;
wire \ALU|Add0~102_combout ;
wire \ALU|Add0~103_combout ;
wire \ALU|Add0~101_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|Selector16~0_combout ;
wire \RegisterFile|registers[20][15]~combout ;
wire \RegisterFile|Mux16~0_combout ;
wire \ForwardAMux|out[15]~20_combout ;
wire \ALUMux|out[15]~62_combout ;
wire \ALU|Add0~136_combout ;
wire \ALU|Add0~137_combout ;
wire \ALU|AdderInputB[15]~49_combout ;
wire \ALU|Add0~40 ;
wire \ALU|Add0~41_combout ;
wire \ALU|Add0~138_combout ;
wire \RegFileWriteMux|out[15]~32_combout ;
wire \ALU|Add0~37_combout ;
wire \ALUMux|out[13]~49_combout ;
wire \ALU|Add0~142_combout ;
wire \ALU|Add0~143_combout ;
wire \ALU|Add0~144_combout ;
wire \ALU|Add0~35_combout ;
wire \ALU|Add0~145_combout ;
wire \ALU|Add0~146_combout ;
wire \ALU|Add0~147_combout ;
wire \ALU|Add0~31_combout ;
wire \PCFromRegisterMux|out[10]~2_combout ;
wire \ALU|Add0~29_combout ;
wire \PCFromRegisterMux|out[9]~0_combout ;
wire \BranchAddress[8]~13 ;
wire \BranchAddress[9]~14_combout ;
wire \PCFromRegisterMux|out[9]~1_combout ;
wire \PC~15_combout ;
wire \NextPC[8]~13 ;
wire \NextPC[9]~14_combout ;
wire \BranchAddress[9]~15 ;
wire \BranchAddress[10]~16_combout ;
wire \PCFromRegisterMux|out[10]~3_combout ;
wire \PC~20_combout ;
wire \NextPC[9]~15 ;
wire \NextPC[10]~16_combout ;
wire \BranchAddress[10]~17 ;
wire \BranchAddress[11]~19 ;
wire \BranchAddress[12]~20_combout ;
wire \PC~51_combout ;
wire \PC~52_combout ;
wire \NextPC[10]~17 ;
wire \NextPC[11]~19 ;
wire \NextPC[12]~20_combout ;
wire \BranchAddress[12]~21 ;
wire \BranchAddress[13]~22_combout ;
wire \PC~49_combout ;
wire \PC~50_combout ;
wire \NextPC[12]~21 ;
wire \NextPC[13]~22_combout ;
wire \BranchAddress[13]~23 ;
wire \BranchAddress[14]~25 ;
wire \BranchAddress[15]~26_combout ;
wire \PC~45_combout ;
wire \PC~46_combout ;
wire \NextPC[13]~23 ;
wire \NextPC[14]~25 ;
wire \NextPC[15]~26_combout ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~19 ;
wire \Add2~21 ;
wire \Add2~23 ;
wire \Add2~25 ;
wire \Add2~26_combout ;
wire \RegFileWriteMux|out[15]~33_combout ;
wire \RegisterFile|registers[10][15]~combout ;
wire \RegisterFile|registers[8][15]~combout ;
wire \RegisterFile|Mux48~0_combout ;
wire \ForwardBMux|out[15]~13_combout ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|Selector15~0_combout ;
wire \ALUMux|out[16]~54_combout ;
wire \BranchAddress[15]~27 ;
wire \BranchAddress[16]~28_combout ;
wire \PC~43_combout ;
wire \PC~44_combout ;
wire \PC[16]~feeder_combout ;
wire \NextPC[15]~27 ;
wire \NextPC[16]~28_combout ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \RegFileWriteMux|out[16]~31_combout ;
wire \RegisterFile|registers[20][16]~combout ;
wire \RegisterFile|Mux15~0_combout ;
wire \ForwardAMux|out[16]~19_combout ;
wire \ALU|Add0~89_combout ;
wire \ALU|Add0~42 ;
wire \ALU|Add0~43_combout ;
wire \ALU|Add0~91_combout ;
wire \ALU|Add0~93_combout ;
wire \ALU|Add0~94_combout ;
wire \RegFileWriteMux|out[16]~30_combout ;
wire \RegisterFile|registers[10][16]~combout ;
wire \RegisterFile|registers[8][16]~combout ;
wire \RegisterFile|Mux47~0_combout ;
wire \ForwardBMux|out[16]~11_combout ;
wire \ForwardBMux|out[16]~12_combout ;
wire \ALU|AdderInputB[16]~48_combout ;
wire \ALU|Add0~44 ;
wire \ALU|Add0~45_combout ;
wire \ALU|Add0~104_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMemory|Selector14~0_combout ;
wire \RegFileWriteMux|out[17]~28_combout ;
wire \BranchAddress[16]~29 ;
wire \BranchAddress[17]~30_combout ;
wire \PC~41_combout ;
wire \PC~42_combout ;
wire \NextPC[16]~29 ;
wire \NextPC[17]~30_combout ;
wire \Add2~29 ;
wire \Add2~30_combout ;
wire \RegFileWriteMux|out[17]~29_combout ;
wire \RegisterFile|registers[10][17]~combout ;
wire \RegisterFile|registers[8][17]~combout ;
wire \RegisterFile|Mux46~0_combout ;
wire \ForwardBMux|out[17]~10_combout ;
wire \ALU|AdderInputB[17]~47_combout ;
wire \ALU|Add0~46 ;
wire \ALU|Add0~48 ;
wire \ALU|Add0~50 ;
wire \ALU|Add0~52 ;
wire \ALU|Add0~53_combout ;
wire \ALU|Add0~120_combout ;
wire \ALUMux|out[20]~58_combout ;
wire \ALU|Add0~114_combout ;
wire \ALU|Add0~115_combout ;
wire \ALU|Add0~113_combout ;
wire \ALU|Add0~51_combout ;
wire \ALU|Add0~116_combout ;
wire \ALUMux|out[19]~57_combout ;
wire \ALU|Add0~110_combout ;
wire \ALU|Add0~111_combout ;
wire \ALU|Add0~109_combout ;
wire \ALU|Add0~49_combout ;
wire \ALU|Add0~112_combout ;
wire \BranchAddress[17]~31 ;
wire \BranchAddress[18]~32_combout ;
wire \PC~39_combout ;
wire \PC~40_combout ;
wire \NextPC[17]~31 ;
wire \NextPC[18]~32_combout ;
wire \BranchAddress[18]~33 ;
wire \BranchAddress[19]~34_combout ;
wire \PC~37_combout ;
wire \PC~38_combout ;
wire \PC[19]~feeder_combout ;
wire \NextPC[18]~33 ;
wire \NextPC[19]~34_combout ;
wire \BranchAddress[19]~35 ;
wire \BranchAddress[20]~36_combout ;
wire \PC~35_combout ;
wire \PC~36_combout ;
wire \NextPC[19]~35 ;
wire \NextPC[20]~36_combout ;
wire \BranchAddress[20]~37 ;
wire \BranchAddress[21]~38_combout ;
wire \PC~33_combout ;
wire \PC~34_combout ;
wire \NextPC[20]~37 ;
wire \NextPC[21]~38_combout ;
wire \Add2~31 ;
wire \Add2~33 ;
wire \Add2~35 ;
wire \Add2~37 ;
wire \Add2~38_combout ;
wire \BranchAddress[21]~39 ;
wire \BranchAddress[22]~40_combout ;
wire \PC[22]~0_combout ;
wire \RegisterFile|registers[20][22]~combout ;
wire \RegisterFile|Mux9~0_combout ;
wire \ForwardAMux|out[22]~13_combout ;
wire \ALUMux|out[22]~60_combout ;
wire \ALU|Add0~122_combout ;
wire \ALU|Add0~123_combout ;
wire \ALU|AdderInputB[22]~42_combout ;
wire \ALU|Add0~54 ;
wire \ALU|Add0~55_combout ;
wire \ALU|Add0~121_combout ;
wire \ALU|Add0~124_combout ;
wire \NextPC[21]~39 ;
wire \NextPC[22]~40_combout ;
wire \Add2~39 ;
wire \Add2~40_combout ;
wire \BranchAddress[22]~41 ;
wire \BranchAddress[23]~42_combout ;
wire \PC[23]~1_combout ;
wire \RegisterFile|registers[20][23]~combout ;
wire \RegisterFile|Mux8~0_combout ;
wire \ForwardAMux|out[23]~12_combout ;
wire \ALUMux|out[23]~61_combout ;
wire \ALU|Add0~126_combout ;
wire \ALU|Add0~127_combout ;
wire \ALU|Add0~125_combout ;
wire \ALU|AdderInputB[23]~41_combout ;
wire \ALU|Add0~56 ;
wire \ALU|Add0~57_combout ;
wire \ALU|Add0~128_combout ;
wire \NextPC[22]~41 ;
wire \NextPC[23]~42_combout ;
wire \Add2~41 ;
wire \Add2~42_combout ;
wire \RegisterFile|registers[10][24]~combout ;
wire \RegisterFile|registers[8][24]~combout ;
wire \RegisterFile|Mux39~0_combout ;
wire \ReadData2EM[24]~feeder_combout ;
wire \DataMemory|stack_seg|Selector7~1_combout ;
wire \RegisterFile|registers[20][25]~combout ;
wire \RegisterFile|Mux6~0_combout ;
wire \ForwardAMux|out[25]~10_combout ;
wire \ALUMux|out[25]~35_combout ;
wire \ALUMux|out[25]~36_combout ;
wire \ALU|Add0~80_combout ;
wire \ALU|AdderInputB[25]~28_combout ;
wire \ALUMux|out[24]~37_combout ;
wire \ALUMux|out[24]~38_combout ;
wire \ALU|AdderInputB[24]~29_combout ;
wire \ALU|Add0~58 ;
wire \ALU|Add0~60 ;
wire \ALU|Add0~61_combout ;
wire \ALU|Add0~79_combout ;
wire \ALU|Add0~81_combout ;
wire \BranchAddress[23]~43 ;
wire \BranchAddress[24]~44_combout ;
wire \PC[24]~2_combout ;
wire \NextPC[23]~43 ;
wire \NextPC[24]~44_combout ;
wire \BranchAddress[24]~45 ;
wire \BranchAddress[25]~46_combout ;
wire \PC~31_combout ;
wire \PC~32_combout ;
wire \NextPC[24]~45 ;
wire \NextPC[25]~46_combout ;
wire \Add2~43 ;
wire \Add2~45 ;
wire \Add2~46_combout ;
wire \DataMemory|stack_seg|Selector5~1_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMemory|Selector6~0_combout ;
wire \RegFileWriteMux|out[25]~14_combout ;
wire \DataMemory|stack_seg|Selector6~0_combout ;
wire \RegisterFile|registers[10][25]~combout ;
wire \RegisterFile|registers[8][25]~combout ;
wire \RegisterFile|Mux38~0_combout ;
wire \DataMemory|stack_seg|Selector6~1_combout ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|Selector8~0_combout ;
wire \RegFileWriteMux|out[23]~16_combout ;
wire \RegFileWriteMux|out[23]~17_combout ;
wire \RegisterFile|registers[10][23]~combout ;
wire \RegisterFile|registers[8][23]~combout ;
wire \RegisterFile|Mux40~0_combout ;
wire \ForwardBMux|out[23]~4_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|Selector9~0_combout ;
wire \RegFileWriteMux|out[22]~18_combout ;
wire \RegFileWriteMux|out[22]~19_combout ;
wire \RegisterFile|registers[10][22]~combout ;
wire \RegisterFile|registers[8][22]~combout ;
wire \RegisterFile|Mux41~0_combout ;
wire \ForwardBMux|out[22]~5_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|Selector10~0_combout ;
wire \RegFileWriteMux|out[21]~20_combout ;
wire \RegFileWriteMux|out[21]~21_combout ;
wire \RegisterFile|registers[10][21]~combout ;
wire \RegisterFile|registers[8][21]~combout ;
wire \RegisterFile|Mux42~0_combout ;
wire \ForwardBMux|out[21]~6_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|Selector11~0_combout ;
wire \RegFileWriteMux|out[20]~22_combout ;
wire \Add2~36_combout ;
wire \RegFileWriteMux|out[20]~23_combout ;
wire \RegisterFile|registers[10][20]~combout ;
wire \RegisterFile|registers[8][20]~combout ;
wire \RegisterFile|Mux43~0_combout ;
wire \ForwardBMux|out[20]~7_combout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|Selector12~0_combout ;
wire \RegFileWriteMux|out[19]~24_combout ;
wire \Add2~34_combout ;
wire \RegFileWriteMux|out[19]~25_combout ;
wire \RegisterFile|registers[10][19]~combout ;
wire \RegisterFile|registers[8][19]~combout ;
wire \RegisterFile|Mux44~0_combout ;
wire \ForwardBMux|out[19]~8_combout ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|Selector5~0_combout ;
wire \RegisterFile|registers[20][26]~combout ;
wire \RegisterFile|Mux5~0_combout ;
wire \ForwardAMux|out[26]~9_combout ;
wire \ALU|Add0~83_combout ;
wire \ALU|Add0~62 ;
wire \ALU|Add0~63_combout ;
wire \ALU|Add0~82_combout ;
wire \ALU|Add0~84_combout ;
wire \RegFileWriteMux|out[26]~13_combout ;
wire \BranchAddress[25]~47 ;
wire \BranchAddress[26]~48_combout ;
wire \PC~29_combout ;
wire \PC~30_combout ;
wire \NextPC[25]~47 ;
wire \NextPC[26]~48_combout ;
wire \Add2~47 ;
wire \Add2~48_combout ;
wire \DataMemory|stack_seg|Selector5~0_combout ;
wire \RegisterFile|registers[10][26]~combout ;
wire \RegisterFile|registers[8][26]~combout ;
wire \RegisterFile|Mux37~0_combout ;
wire \ReadData2EM[26]~feeder_combout ;
wire \ALUMux|out[26]~33_combout ;
wire \ALUMux|out[26]~34_combout ;
wire \ALU|AdderInputB[26]~27_combout ;
wire \ALU|Add0~64 ;
wire \ALU|Add0~65_combout ;
wire \ALU|Add0~85_combout ;
wire \ALU|Add0~87_combout ;
wire \DataMemory|stack_seg|Selector2~0_combout ;
wire \DataMemory|stack_seg|Selector1~1_combout ;
wire \DataMemory|stack_seg|Selector0~1_combout ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|Selector3~0_combout ;
wire \ALUMux|out[28]~29_combout ;
wire \ALUMux|out[28]~30_combout ;
wire \RegisterFile|registers[20][28]~combout ;
wire \RegisterFile|Mux3~0_combout ;
wire \ForwardAMux|out[28]~7_combout ;
wire \ALU|Add0~95_combout ;
wire \ALU|Add0~96_combout ;
wire \ALU|AdderInputB[28]~25_combout ;
wire \ALU|Add0~66 ;
wire \ALU|Add0~67_combout ;
wire \ALU|Add0~97_combout ;
wire \ALUResultWB[28]~feeder_combout ;
wire \RegFileWriteMux|out[28]~11_combout ;
wire \BranchAddress[26]~49 ;
wire \BranchAddress[27]~50_combout ;
wire \PC~27_combout ;
wire \PC~28_combout ;
wire \NextPC[26]~49 ;
wire \NextPC[27]~50_combout ;
wire \BranchAddress[27]~51 ;
wire \BranchAddress[28]~52_combout ;
wire \PC~25_combout ;
wire \PC~26_combout ;
wire \NextPC[27]~51 ;
wire \NextPC[28]~52_combout ;
wire \Add2~49 ;
wire \Add2~51 ;
wire \Add2~52_combout ;
wire \DataMemory|stack_seg|Selector3~0_combout ;
wire \RegisterFile|registers[10][28]~combout ;
wire \RegisterFile|registers[8][28]~combout ;
wire \RegisterFile|Mux35~0_combout ;
wire \DataMemory|stack_seg|Selector3~1_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|Selector4~0_combout ;
wire \RegFileWriteMux|out[27]~12_combout ;
wire \Add2~50_combout ;
wire \DataMemory|stack_seg|Selector4~0_combout ;
wire \RegisterFile|registers[10][27]~combout ;
wire \RegisterFile|registers[8][27]~combout ;
wire \RegisterFile|Mux36~0_combout ;
wire \DataMemory|stack_seg|Selector4~1_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \MemoryShifter|MemoryShifterOut[2]~0_combout ;
wire \MemoryShifter|MemoryShifterOut[2]~1_combout ;
wire \MemoryShifter|MemoryShifterOut[2]~2_combout ;
wire \RegFileWriteMux|out[2]~2_combout ;
wire \RegFileWriteMux|out[2]~3_combout ;
wire \RegisterFile|registers[10][2]~combout ;
wire \RegisterFile|registers[8][2]~combout ;
wire \RegisterFile|Mux61~0_combout ;
wire \ForwardBMux|out[2]~0_combout ;
wire \ALU|AdderInputB[2]~18_combout ;
wire \ALU|AdderInputB[1]~19_combout ;
wire \ALU|Add0~3 ;
wire \ALU|Add0~5 ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~12 ;
wire \ALU|Add0~20 ;
wire \ALU|Add0~22 ;
wire \ALU|Add0~24 ;
wire \ALU|Add0~26 ;
wire \ALU|Add0~28 ;
wire \ALU|Add0~30 ;
wire \ALU|Add0~32 ;
wire \ALU|Add0~34 ;
wire \ALU|Add0~36 ;
wire \ALU|Add0~38 ;
wire \ALU|Add0~39_combout ;
wire \ALUMux|out[14]~48_combout ;
wire \ALU|Add0~139_combout ;
wire \ALU|Add0~140_combout ;
wire \ALU|Add0~141_combout ;
wire \BranchAddress[14]~24_combout ;
wire \PC~47_combout ;
wire \PC~48_combout ;
wire \NextPC[14]~24_combout ;
wire \Add2~24_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|Selector17~0_combout ;
wire \RegFileWriteMux|out[14]~34_combout ;
wire \RegFileWriteMux|out[14]~35_combout ;
wire \RegisterFile|registers[10][14]~combout ;
wire \RegisterFile|registers[8][14]~combout ;
wire \RegisterFile|Mux49~0_combout ;
wire \ForwardBMux|out[14]~14_combout ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|Selector18~0_combout ;
wire \RegFileWriteMux|out[13]~36_combout ;
wire \Add2~22_combout ;
wire \RegFileWriteMux|out[13]~37_combout ;
wire \RegisterFile|registers[10][13]~combout ;
wire \RegisterFile|registers[8][13]~combout ;
wire \RegisterFile|Mux50~0_combout ;
wire \ForwardBMux|out[13]~15_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMemory|Selector19~0_combout ;
wire \ALUResultWB[12]~feeder_combout ;
wire \RegFileWriteMux|out[12]~38_combout ;
wire \Add2~20_combout ;
wire \RegFileWriteMux|out[12]~39_combout ;
wire \RegisterFile|registers[10][12]~combout ;
wire \RegisterFile|registers[8][12]~combout ;
wire \RegisterFile|Mux51~0_combout ;
wire \ForwardBMux|out[12]~20_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|Selector20~0_combout ;
wire \RegFileWriteMux|out[11]~40_combout ;
wire \Add2~18_combout ;
wire \RegFileWriteMux|out[11]~41_combout ;
wire \RegisterFile|registers[10][11]~combout ;
wire \RegisterFile|registers[8][11]~combout ;
wire \RegisterFile|Mux52~0_combout ;
wire \ForwardBMux|out[11]~21_combout ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMemory|Selector21~0_combout ;
wire \RegFileWriteMux|out[10]~42_combout ;
wire \Add2~16_combout ;
wire \ALUMux|out[10]~41_combout ;
wire \RegisterFile|registers[20][10]~combout ;
wire \RegisterFile|Mux21~0_combout ;
wire \ForwardAMux|out[10]~25_combout ;
wire \ALU|Add0~151_combout ;
wire \ALU|Add0~152_combout ;
wire \ALU|Add0~153_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \DataMemory|Selector22~0_combout ;
wire \RegFileWriteMux|out[9]~43_combout ;
wire \Add2~14_combout ;
wire \RegFileWriteMux|out[9]~44_combout ;
wire \RegisterFile|registers[20][9]~combout ;
wire \RegisterFile|Mux22~0_combout ;
wire \ForwardAMux|out[9]~26_combout ;
wire \ALU|Add0~154_combout ;
wire \ALU|Add0~155_combout ;
wire \ALU|Add0~156_combout ;
wire \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|Selector23~0_combout ;
wire \RegFileWriteMux|out[8]~45_combout ;
wire \RegFileWriteMux|out[8]~46_combout ;
wire \RegisterFile|registers[20][8]~combout ;
wire \RegisterFile|Mux23~0_combout ;
wire \ForwardAMux|out[8]~27_combout ;
wire \ALU|Add0~157_combout ;
wire \ALU|Add0~158_combout ;
wire \ALU|Add0~27_combout ;
wire \ALU|Add0~159_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \MemoryShifter|MemoryShifterOut[4]~15_combout ;
wire \MemoryShifter|MemoryShifterOut[4]~16_combout ;
wire \MemoryShifter|MemoryShifterOut[4]~17_combout ;
wire \RegFileWriteMux|out[4]~52_combout ;
wire \RegFileWriteMux|out[4]~53_combout ;
wire \RegisterFile|registers[10][4]~combout ;
wire \RegisterFile|registers[8][4]~combout ;
wire \RegisterFile|Mux59~0_combout ;
wire \ForwardBMux|out[4]~19_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \serial_in[7]~input_o ;
wire \DataMemory|Selector24~1_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|Selector24~2_combout ;
wire \DataMemory|Selector24~3_combout ;
wire \RegFileWriteMux|out[7]~47_combout ;
wire \Add2~10_combout ;
wire \ALUMux|out[7]~45_combout ;
wire \RegisterFile|registers[20][7]~combout ;
wire \RegisterFile|Mux24~0_combout ;
wire \ForwardAMux|out[7]~28_combout ;
wire \ALU|Add0~25_combout ;
wire \ALU|Add0~160_combout ;
wire \ALU|Add0~161_combout ;
wire \ALU|Add0~162_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \serial_in[3]~input_o ;
wire \MemoryShifter|MemoryShifterOut[3]~6_combout ;
wire \MemoryShifter|MemoryShifterOut[3]~7_combout ;
wire \MemoryShifter|MemoryShifterOut[3]~8_combout ;
wire \RegFileWriteMux|out[3]~6_combout ;
wire \Add2~2_combout ;
wire \RegFileWriteMux|out[3]~7_combout ;
wire \RegisterFile|registers[20][3]~combout ;
wire \RegisterFile|Mux28~0_combout ;
wire \ForwardAMux|out[3]~3_combout ;
wire \ALU|Add0~11_combout ;
wire \ALU|Add0~15_combout ;
wire \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \DataMemory|Selector13~0_combout ;
wire \RegFileWriteMux|out[18]~26_combout ;
wire \Add2~32_combout ;
wire \RegFileWriteMux|out[18]~27_combout ;
wire \RegisterFile|registers[20][18]~combout ;
wire \RegisterFile|Mux13~0_combout ;
wire \ForwardAMux|out[18]~17_combout ;
wire \ALU|Add0~47_combout ;
wire \ALUMux|out[18]~56_combout ;
wire \ALU|Add0~105_combout ;
wire \ALU|Add0~106_combout ;
wire \ALU|Add0~107_combout ;
wire \ALU|Add0~108_combout ;
wire \DataMemory|Equal1~2_combout ;
wire \RegisterFile|registers[20][29]~combout ;
wire \RegisterFile|Mux2~0_combout ;
wire \ForwardAMux|out[29]~6_combout ;
wire \ALU|Add0~98_combout ;
wire \ALU|Add0~99_combout ;
wire \ALU|Add0~68 ;
wire \ALU|Add0~69_combout ;
wire \ALU|Add0~100_combout ;
wire \DataMemory|Equal1~1_combout ;
wire \DataMemory|Equal1~0_combout ;
wire \DataMemory|Equal1~4_combout ;
wire \DataMemory|Equal1~5_combout ;
wire \DataMemory|stack_seg|mem0~0_combout ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMemory|Selector2~0_combout ;
wire \RegFileWriteMux|out[29]~10_combout ;
wire \BranchAddress[28]~53 ;
wire \BranchAddress[29]~54_combout ;
wire \PC~23_combout ;
wire \PC~24_combout ;
wire \NextPC[28]~53 ;
wire \NextPC[29]~54_combout ;
wire \Add2~53 ;
wire \Add2~54_combout ;
wire \ALUMux|out[29]~26_combout ;
wire \RegisterFile|registers[10][29]~combout ;
wire \RegisterFile|registers[8][29]~combout ;
wire \RegisterFile|Mux34~0_combout ;
wire \ALUMux|out[29]~27_combout ;
wire \ALUMux|out[29]~28_combout ;
wire \ALU|AdderInputB[29]~24_combout ;
wire \ALU|Add0~70 ;
wire \ALU|Add0~71_combout ;
wire \DataMemory|Equal1~3_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMemory|Selector1~0_combout ;
wire \RegFileWriteMux|out[30]~9_combout ;
wire \BranchAddress[29]~55 ;
wire \BranchAddress[30]~56_combout ;
wire \PC[30]~3_combout ;
wire \NextPC[29]~55 ;
wire \NextPC[30]~56_combout ;
wire \Add2~55 ;
wire \Add2~56_combout ;
wire \DataMemory|stack_seg|Selector1~0_combout ;
wire \RegisterFile|registers[20][30]~combout ;
wire \RegisterFile|Mux1~0_combout ;
wire \ForwardAMux|out[30]~5_combout ;
wire \ALUMux|out[6]~50_combout ;
wire \ALUMux|out[5]~51_combout ;
wire \ALUMux|out[4]~52_combout ;
wire \ALUMux|out[2]~18_combout ;
wire \ALUMux|out[1]~53_combout ;
wire \ALU|LessThan1~1_cout ;
wire \ALU|LessThan1~3_cout ;
wire \ALU|LessThan1~5_cout ;
wire \ALU|LessThan1~7_cout ;
wire \ALU|LessThan1~9_cout ;
wire \ALU|LessThan1~11_cout ;
wire \ALU|LessThan1~13_cout ;
wire \ALU|LessThan1~15_cout ;
wire \ALU|LessThan1~17_cout ;
wire \ALU|LessThan1~19_cout ;
wire \ALU|LessThan1~21_cout ;
wire \ALU|LessThan1~23_cout ;
wire \ALU|LessThan1~25_cout ;
wire \ALU|LessThan1~27_cout ;
wire \ALU|LessThan1~29_cout ;
wire \ALU|LessThan1~31_cout ;
wire \ALU|LessThan1~33_cout ;
wire \ALU|LessThan1~35_cout ;
wire \ALU|LessThan1~37_cout ;
wire \ALU|LessThan1~39_cout ;
wire \ALU|LessThan1~41_cout ;
wire \ALU|LessThan1~43_cout ;
wire \ALU|LessThan1~45_cout ;
wire \ALU|LessThan1~47_cout ;
wire \ALU|LessThan1~49_cout ;
wire \ALU|LessThan1~51_cout ;
wire \ALU|LessThan1~53_cout ;
wire \ALU|LessThan1~55_cout ;
wire \ALU|LessThan1~57_cout ;
wire \ALU|LessThan1~59_cout ;
wire \ALU|LessThan1~61_cout ;
wire \ALU|LessThan1~62_combout ;
wire \ALU|LessThan0~1_cout ;
wire \ALU|LessThan0~3_cout ;
wire \ALU|LessThan0~5_cout ;
wire \ALU|LessThan0~7_cout ;
wire \ALU|LessThan0~9_cout ;
wire \ALU|LessThan0~11_cout ;
wire \ALU|LessThan0~13_cout ;
wire \ALU|LessThan0~15_cout ;
wire \ALU|LessThan0~17_cout ;
wire \ALU|LessThan0~19_cout ;
wire \ALU|LessThan0~21_cout ;
wire \ALU|LessThan0~23_cout ;
wire \ALU|LessThan0~25_cout ;
wire \ALU|LessThan0~27_cout ;
wire \ALU|LessThan0~29_cout ;
wire \ALU|LessThan0~31_cout ;
wire \ALU|LessThan0~33_cout ;
wire \ALU|LessThan0~35_cout ;
wire \ALU|LessThan0~37_cout ;
wire \ALU|LessThan0~39_cout ;
wire \ALU|LessThan0~41_cout ;
wire \ALU|LessThan0~43_cout ;
wire \ALU|LessThan0~45_cout ;
wire \ALU|LessThan0~47_cout ;
wire \ALU|LessThan0~49_cout ;
wire \ALU|LessThan0~51_cout ;
wire \ALU|LessThan0~53_cout ;
wire \ALU|LessThan0~55_cout ;
wire \ALU|LessThan0~57_cout ;
wire \ALU|LessThan0~59_cout ;
wire \ALU|LessThan0~61_cout ;
wire \ALU|LessThan0~62_combout ;
wire \ALU|O_out~3_combout ;
wire \ALU|O_out~5_combout ;
wire \ALU|Add0~132_combout ;
wire \PC~13_combout ;
wire \NextPCID[0]~feeder_combout ;
wire \NextPCEM[0]~feeder_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \serial_in[0]~input_o ;
wire \serial_valid_in~input_o ;
wire \serial_ready_in~input_o ;
wire \DataMemory|Selector31~0_combout ;
wire \DataMemory|Selector31~1_combout ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DataMemory|Selector31~2_combout ;
wire \DataMemory|Selector31~3_combout ;
wire \RegFileWriteMux|out[0]~0_combout ;
wire \RegFileWriteMux|out[0]~1_combout ;
wire \RegisterFile|registers[10][0]~combout ;
wire \RegisterFile|registers[8][0]~combout ;
wire \RegisterFile|Mux63~0_combout ;
wire \ForwardBMux|out[0]~2_combout ;
wire \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \serial_in[1]~input_o ;
wire \MemoryShifter|MemoryShifterOut[1]~3_combout ;
wire \MemoryShifter|MemoryShifterOut[1]~4_combout ;
wire \MemoryShifter|MemoryShifterOut[1]~5_combout ;
wire \RegFileWriteMux|out[1]~4_combout ;
wire \RegFileWriteMux|out[1]~5_combout ;
wire \RegisterFile|registers[20][1]~combout ;
wire \RegisterFile|Mux30~0_combout ;
wire \ForwardAMux|out[1]~1_combout ;
wire \ALU|Add0~4_combout ;
wire \ALU|Add0~133_combout ;
wire \ALU|Add0~134_combout ;
wire \ALU|Add0~135_combout ;
wire \DataMemory|data_seg|mem0~0_combout ;
wire \DataMemory|data_seg|mem0~1_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ;
wire \DataMemory|Selector7~0_combout ;
wire \RegFileWriteMux|out[24]~15_combout ;
wire \Add2~44_combout ;
wire \DataMemory|stack_seg|Selector7~0_combout ;
wire \RegisterFile|registers[20][24]~combout ;
wire \RegisterFile|Mux7~0_combout ;
wire \ForwardAMux|out[24]~11_combout ;
wire \ALU|Add0~77_combout ;
wire \ALU|Add0~59_combout ;
wire \ALU|Add0~76_combout ;
wire \ALU|Add0~78_combout ;
wire \DataMemory|Equal0~0_combout ;
wire \DataMemory|Equal0~2_combout ;
wire \DataMemory|Equal0~1_combout ;
wire \DataMemory|Equal0~3_combout ;
wire \DataMemory|Equal0~4_combout ;
wire \DataMemory|Equal0~5_combout ;
wire \DataMemory|Equal0~6_combout ;
wire \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMemory|Selector0~0_combout ;
wire \RegFileWriteMux|out[31]~8_combout ;
wire \BranchAddress[30]~57 ;
wire \BranchAddress[31]~58_combout ;
wire \PC[31]~4_combout ;
wire \NextPC[30]~57 ;
wire \NextPC[31]~58_combout ;
wire \Add2~57 ;
wire \Add2~58_combout ;
wire \DataMemory|stack_seg|Selector0~0_combout ;
wire \RegisterFile|registers[20][31]~combout ;
wire \RegisterFile|Mux0~0_combout ;
wire \ForwardAMux|out[31]~4_combout ;
wire \comb~1_combout ;
wire \ALU|Equal0~8_combout ;
wire \ALU|Equal0~9_combout ;
wire \ALU|Equal0~0_combout ;
wire \ALU|Equal0~1_combout ;
wire \ALU|Equal0~2_combout ;
wire \ALU|Equal0~3_combout ;
wire \ALU|Equal0~4_combout ;
wire \ALU|Equal0~5_combout ;
wire \ALU|Equal0~6_combout ;
wire \ALU|Equal0~7_combout ;
wire \ALU|LEZ~combout ;
wire \comb~2_combout ;
wire \comb~0_combout ;
wire \ALU|Equal1~5_combout ;
wire \ALU|Equal1~1_combout ;
wire \ALU|Equal1~2_combout ;
wire \ALU|Equal1~3_combout ;
wire \ALU|Equal1~0_combout ;
wire \ALU|Equal1~4_combout ;
wire \ALU|Equal1~6_combout ;
wire \ALU|Equal1~18_combout ;
wire \ALU|Mux32~0_combout ;
wire \ALU|Equal1~15_combout ;
wire \ALU|Equal1~16_combout ;
wire \ALU|Equal1~10_combout ;
wire \ALU|LogicOut~0_combout ;
wire \ALU|Equal1~7_combout ;
wire \ALU|Equal1~8_combout ;
wire \ALU|Equal1~11_combout ;
wire \ALU|Equal1~9_combout ;
wire \ALU|Equal1~12_combout ;
wire \ALU|LogicOut~1_combout ;
wire \ALU|Equal1~13_combout ;
wire \ALU|Equal1~14_combout ;
wire \ALU|Equal1~17_combout ;
wire \ALU|Mux32~1_combout ;
wire \ALU|Mux32~2_combout ;
wire \ALU|Mux32~3_combout ;
wire \ALU|Mux32~4_combout ;
wire \ALU|Mux32~5_combout ;
wire \comb~3_combout ;
wire \PCFromRegisterMux|out[4]~17_combout ;
wire \PC~55_combout ;
wire \NextPC[4]~5 ;
wire \NextPC[5]~7 ;
wire \NextPC[6]~8_combout ;
wire \BranchAddress[6]~8_combout ;
wire \PCFromRegisterMux|out[6]~11_combout ;
wire \InstructionMemory|rom~26_combout ;
wire \InstructionMemory|rom~17_combout ;
wire \NoOpInjectMux|out[4]~7_combout ;
wire \Controller|ALUFunction[4]~6_combout ;
wire \ALUFunctionEM[4]~feeder_combout ;
wire \ALU|O_out~0_combout ;
wire \ALU|Add0~169_combout ;
wire \ALU|Add0~170_combout ;
wire \ALU|Add0~19_combout ;
wire \ALU|Add0~171_combout ;
wire \PCFromRegisterMux|out[4]~18_combout ;
wire \InstructionMemory|out~2_combout ;
wire \InstructionMemory|out~3_combout ;
wire \InstructionMemory|out~4_combout ;
wire \NoOpInjectMux|out[23]~3_combout ;
wire \RegisterFile|registers[20][2]~combout ;
wire \RegisterFile|Mux29~0_combout ;
wire \ForwardAMux|out[2]~0_combout ;
wire \ALU|Add0~8_combout ;
wire \ALU|Add0~9_combout ;
wire \ALU|Add0~6_combout ;
wire \ALU|Add0~10_combout ;
wire \BranchAddress[2]~0_combout ;
wire \PCFromRegisterMux|out[2]~13_combout ;
wire \PC~56_combout ;
wire \NextPC[2]~1 ;
wire \NextPC[3]~2_combout ;
wire \BranchAddress[3]~2_combout ;
wire \PCFromRegisterMux|out[3]~15_combout ;
wire \PCFromRegisterMux|out[3]~16_combout ;
wire \InstructionMemory|rom~10_combout ;
wire \InstructionMemory|rom~9_combout ;
wire \InstructionMemory|rom~11_combout ;
wire \NoOpInjectMux|out[2]~4_combout ;
wire \Controller|ALUFunction~4_combout ;
wire \ALU|Equal2~0_combout ;
wire \ALU|Add0~148_combout ;
wire \ALU|Add0~149_combout ;
wire \ALU|Add0~33_combout ;
wire \ALU|Add0~150_combout ;
wire \PC~21_combout ;
wire \NextPC[11]~18_combout ;
wire \BranchAddress[11]~18_combout ;
wire \PCFromRegisterMux|out[11]~4_combout ;
wire \PCFromRegisterMux|out[11]~5_combout ;
wire \InstructionMemory|rom~2_combout ;
wire \PCFromRegisterMux|out[8]~10_combout ;
wire \InstructionMemory|rom~3_combout ;
wire \InstructionMemory|rom~21_combout ;
wire \InstructionMemory|rom~22_combout ;
wire \NoOpInjectMux|out[0]~9_combout ;
wire \Controller|Equal0~0_combout ;
wire \Controller|Equal0~1_combout ;
wire \Controller|Equal0~2_combout ;
wire \Controller|RegWriteEnable~0_combout ;
wire \RegWriteEnableEM~q ;
wire \RegWriteEnableWB~q ;
wire \RegisterFile|registers[20][5]~combout ;
wire \RegisterFile|Mux26~0_combout ;
wire \ForwardAMux|out[5]~30_combout ;
wire \ALU|Add0~21_combout ;
wire \ALU|Add0~166_combout ;
wire \ALU|Add0~167_combout ;
wire \ALU|Add0~168_combout ;
wire \BranchAddress[5]~6_combout ;
wire \PCFromRegisterMux|out[5]~19_combout ;
wire \PCFromRegisterMux|out[5]~20_combout ;
wire \InstructionMemory|rom~5_combout ;
wire \InstructionMemory|rom~15_combout ;
wire \InstructionMemory|rom~16_combout ;
wire \NoOpInjectMux|out[3]~6_combout ;
wire \ControlHazardUnit|always0~2_combout ;
wire \Controller|RegDst~0_combout ;
wire \InstructMux|out[3]~0_combout ;
wire \ForwardingUnit|Equal2~0_combout ;
wire \RegisterFile|registers[20][6]~combout ;
wire \RegisterFile|Mux25~0_combout ;
wire \ForwardAMux|out[6]~29_combout ;
wire \ALU|Add0~163_combout ;
wire \ALU|Add0~164_combout ;
wire \ALU|Add0~23_combout ;
wire \ALU|Add0~165_combout ;
wire \PCFromRegisterMux|out[6]~12_combout ;
wire \InstructionMemory|rom~13_combout ;
wire \InstructionMemory|rom~12_combout ;
wire \InstructionMemory|rom~14_combout ;
wire \NoOpInjectMux|out[1]~5_combout ;
wire \ControlHazardUnit|always0~1_combout ;
wire \ALUFunctionEM[4]~2_combout ;
wire \JumpEM~q ;
wire \PCFromRegisterMux|out[2]~14_combout ;
wire \InstructionMemory|out~1_combout ;
wire \NoOpInjectMux|out[26]~1_combout ;
wire \ControlHazardUnit|always0~4_combout ;
wire \ControlHazardUnit|always0~3_combout ;
wire \ControlHazardUnit|always0~5_combout ;
wire \InstructionMemory|rom~7_combout ;
wire \NoOpInjectMux|out[29]~2_combout ;
wire \ForwardingUnit|ForwardB~1_combout ;
wire \ForwardingUnit|ForwardB~2_combout ;
wire \DataMemory|ser|sbyte~0_combout ;
wire \DataMemory|ser|sbyte[0]~1_combout ;
wire \DataMemory|ser|sbyte[0]~2_combout ;
wire \DataMemory|ser|sbyte~3_combout ;
wire \DataMemory|ser|sbyte~4_combout ;
wire \DataMemory|ser|sbyte~5_combout ;
wire \DataMemory|ser|sbyte~6_combout ;
wire \DataMemory|ser|sbyte~7_combout ;
wire \DataMemory|ser|sbyte~8_combout ;
wire \DataMemory|ser|sbyte~9_combout ;
wire \DataMemory|ser|sbyte[0]~10_combout ;
wire \DataMemory|ser|write_en~q ;
wire [31:0] ALUResultWB;
wire [31:0] \InstructionMemory|out ;
wire [31:0] MemoryShifterOutWB;
wire [31:0] ReadData2EM;
wire [5:0] ALUFunctionEM;
wire [31:0] \RegisterFile|reg_2_out ;
wire [4:0] ForceWriteToR31MuxOutWB;
wire [31:0] PC;
wire [7:0] \DataMemory|ser|sbyte ;
wire [31:0] NextPCWB;
wire [31:0] JumpAddressEM;
wire [31:0] CurrentInstructionEM;
wire [31:0] ReadData1EM;
wire [31:0] ImmediateFunctionTypeMuxOutEM;
wire [31:0] NextPCEM;
wire [4:0] ForceWriteToR31MuxOutEM;
wire [31:0] CurrentInstructionID;
wire [31:0] \RegisterFile|reg_1_out ;
wire [31:0] NextPCID;

wire [8:0] \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;

assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [4];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [5];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [6];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [7];
assign \DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [8];

assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [4];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [5];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a0  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [6];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [7];
assign \DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [8];

assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];

assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];

assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];

assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \serial_out[0]~output (
	.i(\DataMemory|ser|sbyte [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[0]~output .bus_hold = "false";
defparam \serial_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N23
cycloneive_io_obuf \serial_out[1]~output (
	.i(\DataMemory|ser|sbyte [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[1]~output .bus_hold = "false";
defparam \serial_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \serial_out[2]~output (
	.i(\DataMemory|ser|sbyte [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[2]~output .bus_hold = "false";
defparam \serial_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N23
cycloneive_io_obuf \serial_out[3]~output (
	.i(\DataMemory|ser|sbyte [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[3]~output .bus_hold = "false";
defparam \serial_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \serial_out[4]~output (
	.i(\DataMemory|ser|sbyte [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[4]~output .bus_hold = "false";
defparam \serial_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \serial_out[5]~output (
	.i(\DataMemory|ser|sbyte [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[5]~output .bus_hold = "false";
defparam \serial_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N9
cycloneive_io_obuf \serial_out[6]~output (
	.i(\DataMemory|ser|sbyte [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[6]~output .bus_hold = "false";
defparam \serial_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \serial_out[7]~output (
	.i(\DataMemory|ser|sbyte [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_out[7]~output .bus_hold = "false";
defparam \serial_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N2
cycloneive_io_obuf \serial_rden_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_rden_out~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_rden_out~output .bus_hold = "false";
defparam \serial_rden_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \serial_wren_out~output (
	.i(\DataMemory|ser|write_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\serial_wren_out~output_o ),
	.obar());
// synopsys translate_off
defparam \serial_wren_out~output .bus_hold = "false";
defparam \serial_wren_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \Controller|Equal6~0 (
// Equation(s):
// \Controller|Equal6~0_combout  = (CurrentInstructionID[29] & CurrentInstructionID[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[29]),
	.datad(CurrentInstructionID[26]),
	.cin(gnd),
	.combout(\Controller|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal6~0 .lut_mask = 16'hF000;
defparam \Controller|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = (\reset~input_o ) # (\PCFromRegisterMux|out[3]~16_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCFromRegisterMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC~19 .lut_mask = 16'hFFAA;
defparam \PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \Controller|ALUFunction[3]~5 (
// Equation(s):
// \Controller|ALUFunction[3]~5_combout  = (!CurrentInstructionID[26] & (!CurrentInstructionID[29] & CurrentInstructionID[3]))

	.dataa(gnd),
	.datab(CurrentInstructionID[26]),
	.datac(CurrentInstructionID[29]),
	.datad(CurrentInstructionID[3]),
	.cin(gnd),
	.combout(\Controller|ALUFunction[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ALUFunction[3]~5 .lut_mask = 16'h0300;
defparam \Controller|ALUFunction[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \PC[30]~16 (
// Equation(s):
// \PC[30]~16_combout  = ((\reset~input_o ) # (!\Controller|ALUFunction[3]~5_combout )) # (!\ControlHazardUnit|always0~1_combout )

	.dataa(\ControlHazardUnit|always0~1_combout ),
	.datab(\Controller|ALUFunction[3]~5_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC[30]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC[30]~16 .lut_mask = 16'hFF77;
defparam \PC[30]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \PC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneive_lcell_comb \InstructionMemory|rom~19 (
// Equation(s):
// \InstructionMemory|rom~19_combout  = (\PCFromRegisterMux|out[6]~12_combout  & (\PCFromRegisterMux|out[5]~20_combout  $ (((!\PCFromRegisterMux|out[3]~16_combout  & !\PCFromRegisterMux|out[4]~18_combout ))))) # (!\PCFromRegisterMux|out[6]~12_combout  & 
// (!\PCFromRegisterMux|out[3]~16_combout  & (!\PCFromRegisterMux|out[5]~20_combout  & \PCFromRegisterMux|out[4]~18_combout )))

	.dataa(\PCFromRegisterMux|out[3]~16_combout ),
	.datab(\PCFromRegisterMux|out[6]~12_combout ),
	.datac(\PCFromRegisterMux|out[5]~20_combout ),
	.datad(\PCFromRegisterMux|out[4]~18_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~19 .lut_mask = 16'hC184;
defparam \InstructionMemory|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneive_lcell_comb \InstructionMemory|rom~18 (
// Equation(s):
// \InstructionMemory|rom~18_combout  = (!\PCFromRegisterMux|out[6]~12_combout  & (!\PCFromRegisterMux|out[5]~20_combout  & (\PCFromRegisterMux|out[3]~16_combout  $ (\PCFromRegisterMux|out[4]~18_combout ))))

	.dataa(\PCFromRegisterMux|out[3]~16_combout ),
	.datab(\PCFromRegisterMux|out[6]~12_combout ),
	.datac(\PCFromRegisterMux|out[5]~20_combout ),
	.datad(\PCFromRegisterMux|out[4]~18_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~18 .lut_mask = 16'h0102;
defparam \InstructionMemory|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneive_lcell_comb \InstructionMemory|rom~20 (
// Equation(s):
// \InstructionMemory|rom~20_combout  = (\InstructionMemory|rom~3_combout  & ((\PCFromRegisterMux|out[2]~14_combout  & (!\InstructionMemory|rom~19_combout )) # (!\PCFromRegisterMux|out[2]~14_combout  & ((\InstructionMemory|rom~18_combout )))))

	.dataa(\InstructionMemory|rom~19_combout ),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~18_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~20 .lut_mask = 16'h7040;
defparam \InstructionMemory|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N9
dffeas \InstructionMemory|out[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[29] .is_wysiwyg = "true";
defparam \InstructionMemory|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \NoOpInjectMux|out[5]~8 (
// Equation(s):
// \NoOpInjectMux|out[5]~8_combout  = (!\ControlHazardUnit|always0~5_combout  & \InstructionMemory|out [29])

	.dataa(gnd),
	.datab(\ControlHazardUnit|always0~5_combout ),
	.datac(gnd),
	.datad(\InstructionMemory|out [29]),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[5]~8 .lut_mask = 16'h3300;
defparam \NoOpInjectMux|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N9
dffeas \CurrentInstructionID[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[5] .is_wysiwyg = "true";
defparam \CurrentInstructionID[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \Controller|ALUFunction~9 (
// Equation(s):
// \Controller|ALUFunction~9_combout  = (CurrentInstructionID[5]) # ((\ALUFunctionEM[4]~2_combout ) # ((CurrentInstructionID[26]) # (CurrentInstructionID[29])))

	.dataa(CurrentInstructionID[5]),
	.datab(\ALUFunctionEM[4]~2_combout ),
	.datac(CurrentInstructionID[26]),
	.datad(CurrentInstructionID[29]),
	.cin(gnd),
	.combout(\Controller|ALUFunction~9_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ALUFunction~9 .lut_mask = 16'hFFFE;
defparam \Controller|ALUFunction~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N31
dffeas \ALUFunctionEM[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Controller|ALUFunction~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUFunctionEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUFunctionEM[5] .is_wysiwyg = "true";
defparam \ALUFunctionEM[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \PC~54 (
// Equation(s):
// \PC~54_combout  = (\reset~input_o ) # ((\PCFromRegisterMux|out[6]~11_combout  & ((\ALU|Add0~165_combout ) # (!\JumpEM~q ))))

	.dataa(\reset~input_o ),
	.datab(\JumpEM~q ),
	.datac(\ALU|Add0~165_combout ),
	.datad(\PCFromRegisterMux|out[6]~11_combout ),
	.cin(gnd),
	.combout(\PC~54_combout ),
	.cout());
// synopsys translate_off
defparam \PC~54 .lut_mask = 16'hFBAA;
defparam \PC~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N21
dffeas \PC[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N0
cycloneive_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = (\reset~input_o ) # (\PCFromRegisterMux|out[5]~20_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\PCFromRegisterMux|out[5]~20_combout ),
	.cin(gnd),
	.combout(\PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC~18 .lut_mask = 16'hFFCC;
defparam \PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N1
dffeas \PC[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N4
cycloneive_lcell_comb \NextPC[3]~2 (
// Equation(s):
// \NextPC[3]~2_combout  = (PC[3] & (!\NextPC[2]~1 )) # (!PC[3] & ((\NextPC[2]~1 ) # (GND)))
// \NextPC[3]~3  = CARRY((!\NextPC[2]~1 ) # (!PC[3]))

	.dataa(gnd),
	.datab(PC[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[2]~1 ),
	.combout(\NextPC[3]~2_combout ),
	.cout(\NextPC[3]~3 ));
// synopsys translate_off
defparam \NextPC[3]~2 .lut_mask = 16'h3C3F;
defparam \NextPC[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N6
cycloneive_lcell_comb \NextPC[4]~4 (
// Equation(s):
// \NextPC[4]~4_combout  = (PC[4] & (\NextPC[3]~3  $ (GND))) # (!PC[4] & (!\NextPC[3]~3  & VCC))
// \NextPC[4]~5  = CARRY((PC[4] & !\NextPC[3]~3 ))

	.dataa(PC[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[3]~3 ),
	.combout(\NextPC[4]~4_combout ),
	.cout(\NextPC[4]~5 ));
// synopsys translate_off
defparam \NextPC[4]~4 .lut_mask = 16'hA50A;
defparam \NextPC[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N7
dffeas \NextPCID[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[4] .is_wysiwyg = "true";
defparam \NextPCID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N7
dffeas \NextPCEM[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[4] .is_wysiwyg = "true";
defparam \NextPCEM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N7
dffeas \CurrentInstructionEM[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionEM[2] .is_wysiwyg = "true";
defparam \CurrentInstructionEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N5
dffeas \NextPCID[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[3] .is_wysiwyg = "true";
defparam \NextPCID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \NextPCEM[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[3] .is_wysiwyg = "true";
defparam \NextPCEM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N27
dffeas \CurrentInstructionEM[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionEM[1] .is_wysiwyg = "true";
defparam \CurrentInstructionEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N23
dffeas \JumpAddressEM[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(JumpAddressEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \JumpAddressEM[2] .is_wysiwyg = "true";
defparam \JumpAddressEM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N2
cycloneive_lcell_comb \NextPC[2]~0 (
// Equation(s):
// \NextPC[2]~0_combout  = PC[2] $ (VCC)
// \NextPC[2]~1  = CARRY(PC[2])

	.dataa(gnd),
	.datab(PC[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\NextPC[2]~0_combout ),
	.cout(\NextPC[2]~1 ));
// synopsys translate_off
defparam \NextPC[2]~0 .lut_mask = 16'h33CC;
defparam \NextPC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N3
dffeas \NextPCID[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[2] .is_wysiwyg = "true";
defparam \NextPCID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N3
dffeas \NextPCEM[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[2] .is_wysiwyg = "true";
defparam \NextPCEM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \BranchAddress[2]~0 (
// Equation(s):
// \BranchAddress[2]~0_combout  = (JumpAddressEM[2] & (NextPCEM[2] $ (VCC))) # (!JumpAddressEM[2] & (NextPCEM[2] & VCC))
// \BranchAddress[2]~1  = CARRY((JumpAddressEM[2] & NextPCEM[2]))

	.dataa(JumpAddressEM[2]),
	.datab(NextPCEM[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BranchAddress[2]~0_combout ),
	.cout(\BranchAddress[2]~1 ));
// synopsys translate_off
defparam \BranchAddress[2]~0 .lut_mask = 16'h6688;
defparam \BranchAddress[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \BranchAddress[3]~2 (
// Equation(s):
// \BranchAddress[3]~2_combout  = (NextPCEM[3] & ((CurrentInstructionEM[1] & (\BranchAddress[2]~1  & VCC)) # (!CurrentInstructionEM[1] & (!\BranchAddress[2]~1 )))) # (!NextPCEM[3] & ((CurrentInstructionEM[1] & (!\BranchAddress[2]~1 )) # 
// (!CurrentInstructionEM[1] & ((\BranchAddress[2]~1 ) # (GND)))))
// \BranchAddress[3]~3  = CARRY((NextPCEM[3] & (!CurrentInstructionEM[1] & !\BranchAddress[2]~1 )) # (!NextPCEM[3] & ((!\BranchAddress[2]~1 ) # (!CurrentInstructionEM[1]))))

	.dataa(NextPCEM[3]),
	.datab(CurrentInstructionEM[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[2]~1 ),
	.combout(\BranchAddress[3]~2_combout ),
	.cout(\BranchAddress[3]~3 ));
// synopsys translate_off
defparam \BranchAddress[3]~2 .lut_mask = 16'h9617;
defparam \BranchAddress[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \BranchAddress[4]~4 (
// Equation(s):
// \BranchAddress[4]~4_combout  = ((NextPCEM[4] $ (CurrentInstructionEM[2] $ (!\BranchAddress[3]~3 )))) # (GND)
// \BranchAddress[4]~5  = CARRY((NextPCEM[4] & ((CurrentInstructionEM[2]) # (!\BranchAddress[3]~3 ))) # (!NextPCEM[4] & (CurrentInstructionEM[2] & !\BranchAddress[3]~3 )))

	.dataa(NextPCEM[4]),
	.datab(CurrentInstructionEM[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[3]~3 ),
	.combout(\BranchAddress[4]~4_combout ),
	.cout(\BranchAddress[4]~5 ));
// synopsys translate_off
defparam \BranchAddress[4]~4 .lut_mask = 16'h698E;
defparam \BranchAddress[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \ControlHazardUnit|always0~0 (
// Equation(s):
// \ControlHazardUnit|always0~0_combout  = (CurrentInstructionID[26]) # (CurrentInstructionID[29])

	.dataa(CurrentInstructionID[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(CurrentInstructionID[29]),
	.cin(gnd),
	.combout(\ControlHazardUnit|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControlHazardUnit|always0~0 .lut_mask = 16'hFFAA;
defparam \ControlHazardUnit|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \Controller|ALUFunction~7 (
// Equation(s):
// \Controller|ALUFunction~7_combout  = (CurrentInstructionID[0] & (!\ControlHazardUnit|always0~0_combout  & ((!\ControlHazardUnit|always0~1_combout ) # (!\Controller|ALUFunction[3]~5_combout ))))

	.dataa(CurrentInstructionID[0]),
	.datab(\ControlHazardUnit|always0~0_combout ),
	.datac(\Controller|ALUFunction[3]~5_combout ),
	.datad(\ControlHazardUnit|always0~1_combout ),
	.cin(gnd),
	.combout(\Controller|ALUFunction~7_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ALUFunction~7 .lut_mask = 16'h0222;
defparam \Controller|ALUFunction~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \ALUFunctionEM[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Controller|ALUFunction~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUFunctionEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUFunctionEM[0] .is_wysiwyg = "true";
defparam \ALUFunctionEM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \Controller|ALUFunction~8 (
// Equation(s):
// \Controller|ALUFunction~8_combout  = (\ALUFunctionEM[4]~2_combout ) # ((!CurrentInstructionID[26] & (CurrentInstructionID[1] & !CurrentInstructionID[29])))

	.dataa(CurrentInstructionID[26]),
	.datab(CurrentInstructionID[1]),
	.datac(\ALUFunctionEM[4]~2_combout ),
	.datad(CurrentInstructionID[29]),
	.cin(gnd),
	.combout(\Controller|ALUFunction~8_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ALUFunction~8 .lut_mask = 16'hF0F4;
defparam \Controller|ALUFunction~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N1
dffeas \ALUFunctionEM[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Controller|ALUFunction~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUFunctionEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUFunctionEM[1] .is_wysiwyg = "true";
defparam \ALUFunctionEM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \Controller|WriteRegFromPC~0 (
// Equation(s):
// \Controller|WriteRegFromPC~0_combout  = (\ControlHazardUnit|always0~1_combout  & (\Controller|ALUFunction[3]~5_combout  & (\Controller|Equal0~2_combout  & CurrentInstructionID[0])))

	.dataa(\ControlHazardUnit|always0~1_combout ),
	.datab(\Controller|ALUFunction[3]~5_combout ),
	.datac(\Controller|Equal0~2_combout ),
	.datad(CurrentInstructionID[0]),
	.cin(gnd),
	.combout(\Controller|WriteRegFromPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|WriteRegFromPC~0 .lut_mask = 16'h8000;
defparam \Controller|WriteRegFromPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas WriteRegFromPC_EM(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Controller|WriteRegFromPC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WriteRegFromPC_EM~q ),
	.prn(vcc));
// synopsys translate_off
defparam WriteRegFromPC_EM.is_wysiwyg = "true";
defparam WriteRegFromPC_EM.power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N7
dffeas WriteRegFromPC_WB(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WriteRegFromPC_EM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WriteRegFromPC_WB~q ),
	.prn(vcc));
// synopsys translate_off
defparam WriteRegFromPC_WB.is_wysiwyg = "true";
defparam WriteRegFromPC_WB.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneive_lcell_comb \Controller|Equal6~1 (
// Equation(s):
// \Controller|Equal6~1_combout  = (CurrentInstructionID[26] & !CurrentInstructionID[29])

	.dataa(CurrentInstructionID[26]),
	.datab(gnd),
	.datac(CurrentInstructionID[29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Controller|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal6~1 .lut_mask = 16'h0A0A;
defparam \Controller|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N1
dffeas MemoryToRegEM(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Controller|Equal6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemoryToRegEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam MemoryToRegEM.is_wysiwyg = "true";
defparam MemoryToRegEM.power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N9
dffeas MemoryToRegWB(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemoryToRegEM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemoryToRegWB~q ),
	.prn(vcc));
// synopsys translate_off
defparam MemoryToRegWB.is_wysiwyg = "true";
defparam MemoryToRegWB.power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \ALUFunctionEM[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Controller|ALUFunction[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUFunctionEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUFunctionEM[3] .is_wysiwyg = "true";
defparam \ALUFunctionEM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \ALU|Equal3~0 (
// Equation(s):
// \ALU|Equal3~0_combout  = (!ALUFunctionEM[4] & (ALUFunctionEM[2] & (ALUFunctionEM[5] & !ALUFunctionEM[3])))

	.dataa(ALUFunctionEM[4]),
	.datab(ALUFunctionEM[2]),
	.datac(ALUFunctionEM[5]),
	.datad(ALUFunctionEM[3]),
	.cin(gnd),
	.combout(\ALU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal3~0 .lut_mask = 16'h0040;
defparam \ALU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \ALUResultWB[24]~feeder (
// Equation(s):
// \ALUResultWB[24]~feeder_combout  = \ALU|Add0~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU|Add0~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUResultWB[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUResultWB[24]~feeder .lut_mask = 16'hF0F0;
defparam \ALUResultWB[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N23
dffeas \ALUResultWB[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALUResultWB[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[24] .is_wysiwyg = "true";
defparam \ALUResultWB[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas MemoryWE_EM(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Controller|Equal6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemoryWE_EM~q ),
	.prn(vcc));
// synopsys translate_off
defparam MemoryWE_EM.is_wysiwyg = "true";
defparam MemoryWE_EM.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = (!\reset~input_o  & ((\JumpEM~q  & ((\ALU|Add0~135_combout ))) # (!\JumpEM~q  & (NextPCEM[1]))))

	.dataa(\reset~input_o ),
	.datab(NextPCEM[1]),
	.datac(\ALU|Add0~135_combout ),
	.datad(\JumpEM~q ),
	.cin(gnd),
	.combout(\PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC~22 .lut_mask = 16'h5044;
defparam \PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \PC[1]~14 (
// Equation(s):
// \PC[1]~14_combout  = (\reset~input_o ) # ((!\ControlHazardUnit|always0~2_combout  & ((\JumpEM~q ) # (!\comb~3_combout ))))

	.dataa(\reset~input_o ),
	.datab(\JumpEM~q ),
	.datac(\comb~3_combout ),
	.datad(\ControlHazardUnit|always0~2_combout ),
	.cin(gnd),
	.combout(\PC[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC[1]~14 .lut_mask = 16'hAAEF;
defparam \PC[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N27
dffeas \PC[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \NextPCID[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[1] .is_wysiwyg = "true";
defparam \NextPCID[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \NextPCEM[1]~feeder (
// Equation(s):
// \NextPCEM[1]~feeder_combout  = NextPCID[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(NextPCID[1]),
	.cin(gnd),
	.combout(\NextPCEM[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NextPCEM[1]~feeder .lut_mask = 16'hFF00;
defparam \NextPCEM[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \NextPCEM[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPCEM[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[1] .is_wysiwyg = "true";
defparam \NextPCEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N15
dffeas \NextPCWB[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[1]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[1] .is_wysiwyg = "true";
defparam \NextPCWB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneive_lcell_comb \InstructionMemory|rom~4 (
// Equation(s):
// \InstructionMemory|rom~4_combout  = (\PCFromRegisterMux|out[5]~20_combout  & ((\PCFromRegisterMux|out[4]~18_combout ) # ((\PCFromRegisterMux|out[2]~14_combout  & \PCFromRegisterMux|out[3]~16_combout ))))

	.dataa(\PCFromRegisterMux|out[5]~20_combout ),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\PCFromRegisterMux|out[4]~18_combout ),
	.datad(\PCFromRegisterMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~4 .lut_mask = 16'hA8A0;
defparam \InstructionMemory|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneive_lcell_comb \InstructionMemory|out~0 (
// Equation(s):
// \InstructionMemory|out~0_combout  = (!\reset~input_o  & (\InstructionMemory|rom~3_combout  & ((!\InstructionMemory|rom~4_combout ) # (!\PCFromRegisterMux|out[6]~12_combout ))))

	.dataa(\PCFromRegisterMux|out[6]~12_combout ),
	.datab(\reset~input_o ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~4_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~0 .lut_mask = 16'h1030;
defparam \InstructionMemory|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N9
dffeas \InstructionMemory|out[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[11] .is_wysiwyg = "true";
defparam \InstructionMemory|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N16
cycloneive_lcell_comb \NoOpInjectMux|out[17]~0 (
// Equation(s):
// \NoOpInjectMux|out[17]~0_combout  = (!\ControlHazardUnit|always0~5_combout  & \InstructionMemory|out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ControlHazardUnit|always0~5_combout ),
	.datad(\InstructionMemory|out [11]),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[17]~0 .lut_mask = 16'h0F00;
defparam \NoOpInjectMux|out[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N17
dffeas \CurrentInstructionID[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[17] .is_wysiwyg = "true";
defparam \CurrentInstructionID[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
cycloneive_lcell_comb \InstructMux|out[1]~1 (
// Equation(s):
// \InstructMux|out[1]~1_combout  = (!\Controller|RegDst~0_combout  & CurrentInstructionID[17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Controller|RegDst~0_combout ),
	.datad(CurrentInstructionID[17]),
	.cin(gnd),
	.combout(\InstructMux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstructMux|out[1]~1 .lut_mask = 16'h0F00;
defparam \InstructMux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N17
dffeas \ForceWriteToR31MuxOutEM[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructMux|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ForceWriteToR31MuxOutEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ForceWriteToR31MuxOutEM[1] .is_wysiwyg = "true";
defparam \ForceWriteToR31MuxOutEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N19
dffeas \ForceWriteToR31MuxOutWB[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ForceWriteToR31MuxOutEM[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ForceWriteToR31MuxOutWB[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ForceWriteToR31MuxOutWB[1] .is_wysiwyg = "true";
defparam \ForceWriteToR31MuxOutWB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N18
cycloneive_lcell_comb \InstructionMemory|rom~6 (
// Equation(s):
// \InstructionMemory|rom~6_combout  = (!\PCFromRegisterMux|out[5]~20_combout  & (\PCFromRegisterMux|out[4]~18_combout  $ (((\PCFromRegisterMux|out[2]~14_combout ) # (\PCFromRegisterMux|out[3]~16_combout )))))

	.dataa(\PCFromRegisterMux|out[5]~20_combout ),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\PCFromRegisterMux|out[4]~18_combout ),
	.datad(\PCFromRegisterMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~6 .lut_mask = 16'h0514;
defparam \InstructionMemory|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneive_lcell_comb \InstructionMemory|out~5 (
// Equation(s):
// \InstructionMemory|out~5_combout  = (!\reset~input_o  & (\InstructionMemory|rom~6_combout  & (\InstructionMemory|rom~3_combout  & !\PCFromRegisterMux|out[6]~12_combout )))

	.dataa(\reset~input_o ),
	.datab(\InstructionMemory|rom~6_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\PCFromRegisterMux|out[6]~12_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~5 .lut_mask = 16'h0040;
defparam \InstructionMemory|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N27
dffeas \InstructionMemory|out[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[21] .is_wysiwyg = "true";
defparam \InstructionMemory|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \NoOpInjectMux|out[13]~10 (
// Equation(s):
// \NoOpInjectMux|out[13]~10_combout  = (\InstructionMemory|out [21] & !\ControlHazardUnit|always0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|out [21]),
	.datad(\ControlHazardUnit|always0~5_combout ),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[13]~10 .lut_mask = 16'h00F0;
defparam \NoOpInjectMux|out[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \CurrentInstructionID[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[13]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[13] .is_wysiwyg = "true";
defparam \CurrentInstructionID[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
cycloneive_lcell_comb \ForceWriteToR31Mux|out[2]~0 (
// Equation(s):
// \ForceWriteToR31Mux|out[2]~0_combout  = (CurrentInstructionID[13] & \Controller|RegDst~0_combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[13]),
	.datac(\Controller|RegDst~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ForceWriteToR31Mux|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForceWriteToR31Mux|out[2]~0 .lut_mask = 16'hC0C0;
defparam \ForceWriteToR31Mux|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N19
dffeas \ForceWriteToR31MuxOutEM[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ForceWriteToR31Mux|out[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ForceWriteToR31MuxOutEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ForceWriteToR31MuxOutEM[2] .is_wysiwyg = "true";
defparam \ForceWriteToR31MuxOutEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N17
dffeas \ForceWriteToR31MuxOutWB[2] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(ForceWriteToR31MuxOutEM[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ForceWriteToR31MuxOutWB[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ForceWriteToR31MuxOutWB[2] .is_wysiwyg = "true";
defparam \ForceWriteToR31MuxOutWB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneive_lcell_comb \RegisterFile|Decoder0~2 (
// Equation(s):
// \RegisterFile|Decoder0~2_combout  = (\RegWriteEnableWB~q  & (!ForceWriteToR31MuxOutWB[1] & (ForceWriteToR31MuxOutWB[2] & !ForceWriteToR31MuxOutWB[3])))

	.dataa(\RegWriteEnableWB~q ),
	.datab(ForceWriteToR31MuxOutWB[1]),
	.datac(ForceWriteToR31MuxOutWB[2]),
	.datad(ForceWriteToR31MuxOutWB[3]),
	.cin(gnd),
	.combout(\RegisterFile|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Decoder0~2 .lut_mask = 16'h0020;
defparam \RegisterFile|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \RegisterFile|Decoder0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegisterFile|Decoder0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegisterFile|Decoder0~2clkctrl_outclk ));
// synopsys translate_off
defparam \RegisterFile|Decoder0~2clkctrl .clock_type = "global clock";
defparam \RegisterFile|Decoder0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \RegisterFile|registers[20][0] (
// Equation(s):
// \RegisterFile|registers[20][0]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[0]~1_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][0]~combout )))))

	.dataa(\RegFileWriteMux|out[0]~1_combout ),
	.datab(\RegisterFile|registers[20][0]~combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][0]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][0] .lut_mask = 16'h0A0C;
defparam \RegisterFile|registers[20][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \RegisterFile|Mux31~0 (
// Equation(s):
// \RegisterFile|Mux31~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][0]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][0]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux31~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N15
dffeas \RegisterFile|reg_1_out[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[0] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N29
dffeas \ReadData1EM[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[0] .is_wysiwyg = "true";
defparam \ReadData1EM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneive_lcell_comb \ForwardAMux|out[0]~2 (
// Equation(s):
// \ForwardAMux|out[0]~2_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\RegFileWriteMux|out[0]~1_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[0])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[0]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[0]),
	.datad(\RegFileWriteMux|out[0]~1_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[0]~2 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N9
dffeas ALUSrcEM(
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ControlHazardUnit|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUSrcEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam ALUSrcEM.is_wysiwyg = "true";
defparam ALUSrcEM.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \ALUMux|out[0]~47 (
// Equation(s):
// \ALUMux|out[0]~47_combout  = (\ALUSrcEM~q  & (JumpAddressEM[2])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[0]~2_combout )))

	.dataa(JumpAddressEM[2]),
	.datab(gnd),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardBMux|out[0]~2_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[0]~47 .lut_mask = 16'hAFA0;
defparam \ALUMux|out[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \ALU|O_out~1 (
// Equation(s):
// \ALU|O_out~1_combout  = (\ForwardAMux|out[0]~2_combout  & (ALUFunctionEM[1] $ (((\ALUMux|out[0]~47_combout ) # (ALUFunctionEM[0]))))) # (!\ForwardAMux|out[0]~2_combout  & ((ALUFunctionEM[1] & (\ALUMux|out[0]~47_combout  $ (ALUFunctionEM[0]))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[0]~47_combout  & ALUFunctionEM[0]))))

	.dataa(\ForwardAMux|out[0]~2_combout ),
	.datab(ALUFunctionEM[1]),
	.datac(\ALUMux|out[0]~47_combout ),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|O_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~1 .lut_mask = 16'h3668;
defparam \ALU|O_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \ALU|O_out~2 (
// Equation(s):
// \ALU|O_out~2_combout  = (\ALU|Equal3~0_combout  & \ALU|O_out~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|O_out~1_combout ),
	.cin(gnd),
	.combout(\ALU|O_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~2 .lut_mask = 16'hF000;
defparam \ALU|O_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneive_lcell_comb \ALU|AdderInputB[0]~20 (
// Equation(s):
// \ALU|AdderInputB[0]~20_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (JumpAddressEM[2])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[0]~2_combout )))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ALUSrcEM~q ),
	.datac(JumpAddressEM[2]),
	.datad(\ForwardBMux|out[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[0]~20 .lut_mask = 16'h596A;
defparam \ALU|AdderInputB[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_cout  = CARRY(ALUFunctionEM[1])

	.dataa(gnd),
	.datab(ALUFunctionEM[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|Add0~1_cout ));
// synopsys translate_off
defparam \ALU|Add0~1 .lut_mask = 16'h00CC;
defparam \ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = (\ForwardAMux|out[0]~2_combout  & ((\ALU|AdderInputB[0]~20_combout  & (\ALU|Add0~1_cout  & VCC)) # (!\ALU|AdderInputB[0]~20_combout  & (!\ALU|Add0~1_cout )))) # (!\ForwardAMux|out[0]~2_combout  & ((\ALU|AdderInputB[0]~20_combout  & 
// (!\ALU|Add0~1_cout )) # (!\ALU|AdderInputB[0]~20_combout  & ((\ALU|Add0~1_cout ) # (GND)))))
// \ALU|Add0~3  = CARRY((\ForwardAMux|out[0]~2_combout  & (!\ALU|AdderInputB[0]~20_combout  & !\ALU|Add0~1_cout )) # (!\ForwardAMux|out[0]~2_combout  & ((!\ALU|Add0~1_cout ) # (!\ALU|AdderInputB[0]~20_combout ))))

	.dataa(\ForwardAMux|out[0]~2_combout ),
	.datab(\ALU|AdderInputB[0]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~1_cout ),
	.combout(\ALU|Add0~2_combout ),
	.cout(\ALU|Add0~3 ));
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h9617;
defparam \ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \ALU|O_out~4 (
// Equation(s):
// \ALU|O_out~4_combout  = (ALUFunctionEM[5] & (ALUFunctionEM[3] & !ALUFunctionEM[4]))

	.dataa(ALUFunctionEM[5]),
	.datab(gnd),
	.datac(ALUFunctionEM[3]),
	.datad(ALUFunctionEM[4]),
	.cin(gnd),
	.combout(\ALU|O_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~4 .lut_mask = 16'h00A0;
defparam \ALU|O_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N27
dffeas \ImmediateFunctionTypeMuxOutEM[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ImmediateFunctionTypeMuxOutEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ImmediateFunctionTypeMuxOutEM[16] .is_wysiwyg = "true";
defparam \ImmediateFunctionTypeMuxOutEM[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \ALUMux|out[16]~20 (
// Equation(s):
// \ALUMux|out[16]~20_combout  = (ImmediateFunctionTypeMuxOutEM[16] & \ALUSrcEM~q )

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(gnd),
	.datac(\ALUSrcEM~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux|out[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[16]~20 .lut_mask = 16'hA0A0;
defparam \ALUMux|out[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneive_lcell_comb \RegisterFile|Decoder0~0 (
// Equation(s):
// \RegisterFile|Decoder0~0_combout  = (\RegWriteEnableWB~q  & (!ForceWriteToR31MuxOutWB[2] & (ForceWriteToR31MuxOutWB[1] & ForceWriteToR31MuxOutWB[3])))

	.dataa(\RegWriteEnableWB~q ),
	.datab(ForceWriteToR31MuxOutWB[2]),
	.datac(ForceWriteToR31MuxOutWB[1]),
	.datad(ForceWriteToR31MuxOutWB[3]),
	.cin(gnd),
	.combout(\RegisterFile|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Decoder0~0 .lut_mask = 16'h2000;
defparam \RegisterFile|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \RegisterFile|Decoder0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegisterFile|Decoder0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegisterFile|Decoder0~0clkctrl_outclk ));
// synopsys translate_off
defparam \RegisterFile|Decoder0~0clkctrl .clock_type = "global clock";
defparam \RegisterFile|Decoder0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
cycloneive_lcell_comb \RegisterFile|registers[10][31] (
// Equation(s):
// \RegisterFile|registers[10][31]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\DataMemory|stack_seg|Selector0~0_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & 
// (\RegisterFile|registers[10][31]~combout ))))

	.dataa(\RegisterFile|registers[10][31]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\DataMemory|stack_seg|Selector0~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][31]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][31] .lut_mask = 16'h3202;
defparam \RegisterFile|registers[10][31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneive_lcell_comb \RegisterFile|Decoder0~1 (
// Equation(s):
// \RegisterFile|Decoder0~1_combout  = (!ForceWriteToR31MuxOutWB[1] & (!ForceWriteToR31MuxOutWB[2] & (\RegWriteEnableWB~q  & ForceWriteToR31MuxOutWB[3])))

	.dataa(ForceWriteToR31MuxOutWB[1]),
	.datab(ForceWriteToR31MuxOutWB[2]),
	.datac(\RegWriteEnableWB~q ),
	.datad(ForceWriteToR31MuxOutWB[3]),
	.cin(gnd),
	.combout(\RegisterFile|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Decoder0~1 .lut_mask = 16'h1000;
defparam \RegisterFile|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \RegisterFile|Decoder0~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RegisterFile|Decoder0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RegisterFile|Decoder0~1clkctrl_outclk ));
// synopsys translate_off
defparam \RegisterFile|Decoder0~1clkctrl .clock_type = "global clock";
defparam \RegisterFile|Decoder0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
cycloneive_lcell_comb \RegisterFile|registers[8][31] (
// Equation(s):
// \RegisterFile|registers[8][31]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\DataMemory|stack_seg|Selector0~0_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][31]~combout 
// ))))

	.dataa(\RegisterFile|registers[8][31]~combout ),
	.datab(\DataMemory|stack_seg|Selector0~0_combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][31]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][31] .lut_mask = 16'h0C0A;
defparam \RegisterFile|registers[8][31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
cycloneive_lcell_comb \RegisterFile|Mux32~0 (
// Equation(s):
// \RegisterFile|Mux32~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][31]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][31]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][31]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][31]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux32~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N9
dffeas \RegisterFile|reg_2_out[31] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[31] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y17_N11
dffeas \ReadData2EM[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[31] .is_wysiwyg = "true";
defparam \ReadData2EM[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneive_lcell_comb \ALUMux|out[31]~21 (
// Equation(s):
// \ALUMux|out[31]~21_combout  = (!\ALUSrcEM~q  & (!\ForwardingUnit|ForwardB~2_combout  & ReadData2EM[31]))

	.dataa(\ALUSrcEM~q ),
	.datab(gnd),
	.datac(\ForwardingUnit|ForwardB~2_combout ),
	.datad(ReadData2EM[31]),
	.cin(gnd),
	.combout(\ALUMux|out[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[31]~21 .lut_mask = 16'h0500;
defparam \ALUMux|out[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N31
dffeas \JumpAddressEM[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(JumpAddressEM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \JumpAddressEM[19] .is_wysiwyg = "true";
defparam \JumpAddressEM[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneive_lcell_comb \ForwardingUnit|ForwardB~0 (
// Equation(s):
// \ForwardingUnit|ForwardB~0_combout  = (ForceWriteToR31MuxOutWB[3] & (JumpAddressEM[19] & ForceWriteToR31MuxOutWB[1])) # (!ForceWriteToR31MuxOutWB[3] & (!JumpAddressEM[19] & !ForceWriteToR31MuxOutWB[1]))

	.dataa(gnd),
	.datab(ForceWriteToR31MuxOutWB[3]),
	.datac(JumpAddressEM[19]),
	.datad(ForceWriteToR31MuxOutWB[1]),
	.cin(gnd),
	.combout(\ForwardingUnit|ForwardB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit|ForwardB~0 .lut_mask = 16'hC003;
defparam \ForwardingUnit|ForwardB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneive_lcell_comb \ALUMux|out[24]~22 (
// Equation(s):
// \ALUMux|out[24]~22_combout  = (\ForwardingUnit|ForwardB~0_combout  & (!\ForwardingUnit|Equal2~0_combout  & (\ForwardingUnit|ForwardB~1_combout  & !\ALUSrcEM~q )))

	.dataa(\ForwardingUnit|ForwardB~0_combout ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(\ForwardingUnit|ForwardB~1_combout ),
	.datad(\ALUSrcEM~q ),
	.cin(gnd),
	.combout(\ALUMux|out[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[24]~22 .lut_mask = 16'h0020;
defparam \ALUMux|out[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneive_lcell_comb \ALUMux|out[31]~23 (
// Equation(s):
// \ALUMux|out[31]~23_combout  = (\ALUMux|out[16]~20_combout ) # ((\ALUMux|out[31]~21_combout ) # ((\ALUMux|out[24]~22_combout  & \DataMemory|stack_seg|Selector0~0_combout )))

	.dataa(\ALUMux|out[16]~20_combout ),
	.datab(\ALUMux|out[31]~21_combout ),
	.datac(\ALUMux|out[24]~22_combout ),
	.datad(\DataMemory|stack_seg|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[31]~23 .lut_mask = 16'hFEEE;
defparam \ALUMux|out[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \RegisterFile|registers[10][30] (
// Equation(s):
// \RegisterFile|registers[10][30]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\DataMemory|stack_seg|Selector1~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & 
// ((\RegisterFile|registers[10][30]~combout )))))

	.dataa(\DataMemory|stack_seg|Selector1~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[10][30]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][30]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][30] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[10][30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneive_lcell_comb \RegisterFile|registers[8][30] (
// Equation(s):
// \RegisterFile|registers[8][30]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\DataMemory|stack_seg|Selector1~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][30]~combout 
// )))))

	.dataa(\DataMemory|stack_seg|Selector1~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[8][30]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][30]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][30] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[8][30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \RegisterFile|Mux33~0 (
// Equation(s):
// \RegisterFile|Mux33~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][30]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][30]~combout )))

	.dataa(\RegisterFile|registers[10][30]~combout ),
	.datab(gnd),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][30]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux33~0 .lut_mask = 16'hAFA0;
defparam \RegisterFile|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N13
dffeas \RegisterFile|reg_2_out[30] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[30] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N27
dffeas \ReadData2EM[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[30] .is_wysiwyg = "true";
defparam \ReadData2EM[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneive_lcell_comb \ALUMux|out[30]~24 (
// Equation(s):
// \ALUMux|out[30]~24_combout  = (ReadData2EM[30] & (!\ForwardingUnit|ForwardB~2_combout  & !\ALUSrcEM~q ))

	.dataa(ReadData2EM[30]),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(gnd),
	.datad(\ALUSrcEM~q ),
	.cin(gnd),
	.combout(\ALUMux|out[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[30]~24 .lut_mask = 16'h0022;
defparam \ALUMux|out[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneive_lcell_comb \ALUMux|out[30]~25 (
// Equation(s):
// \ALUMux|out[30]~25_combout  = (\ALUMux|out[16]~20_combout ) # ((\ALUMux|out[30]~24_combout ) # ((\ALUMux|out[24]~22_combout  & \DataMemory|stack_seg|Selector1~0_combout )))

	.dataa(\ALUMux|out[16]~20_combout ),
	.datab(\ALUMux|out[24]~22_combout ),
	.datac(\DataMemory|stack_seg|Selector1~0_combout ),
	.datad(\ALUMux|out[30]~24_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[30]~25 .lut_mask = 16'hFFEA;
defparam \ALUMux|out[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \ALU|Add0~129 (
// Equation(s):
// \ALU|Add0~129_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ForwardAMux|out[30]~5_combout ) # (\ALUMux|out[30]~25_combout ))))) # (!ALUFunctionEM[0] & ((ALUFunctionEM[1] & (\ForwardAMux|out[30]~5_combout  $ (\ALUMux|out[30]~25_combout ))) # 
// (!ALUFunctionEM[1] & (\ForwardAMux|out[30]~5_combout  & \ALUMux|out[30]~25_combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(ALUFunctionEM[1]),
	.datac(\ForwardAMux|out[30]~5_combout ),
	.datad(\ALUMux|out[30]~25_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~129 .lut_mask = 16'h3668;
defparam \ALU|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \ALU|Add0~130 (
// Equation(s):
// \ALU|Add0~130_combout  = (\ALU|Add0~129_combout  & (!\ALU|Equal2~0_combout  & \ALU|Equal3~0_combout ))

	.dataa(\ALU|Add0~129_combout ),
	.datab(gnd),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~130_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~130 .lut_mask = 16'h0A00;
defparam \ALU|Add0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneive_lcell_comb \ALU|Add0~131 (
// Equation(s):
// \ALU|Add0~131_combout  = (\ForwardAMux|out[30]~5_combout  & (\ALU|O_out~0_combout  & !\ALU|Equal2~0_combout ))

	.dataa(\ForwardAMux|out[30]~5_combout ),
	.datab(\ALU|O_out~0_combout ),
	.datac(gnd),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~131 .lut_mask = 16'h0088;
defparam \ALU|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneive_lcell_comb \ALU|AdderInputB[30]~23 (
// Equation(s):
// \ALU|AdderInputB[30]~23_combout  = \ALUMux|out[30]~25_combout  $ (ALUFunctionEM[1])

	.dataa(gnd),
	.datab(\ALUMux|out[30]~25_combout ),
	.datac(gnd),
	.datad(ALUFunctionEM[1]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[30]~23 .lut_mask = 16'h33CC;
defparam \ALU|AdderInputB[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = (\ForwardAMux|out[31]~4_combout  & (!\ALU|Equal2~0_combout  & \ALU|O_out~0_combout ))

	.dataa(\ForwardAMux|out[31]~4_combout ),
	.datab(gnd),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|O_out~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h0A00;
defparam \ALU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneive_lcell_comb \ALU|AdderInputB[31]~22 (
// Equation(s):
// \ALU|AdderInputB[31]~22_combout  = ALUFunctionEM[1] $ (\ALUMux|out[31]~23_combout )

	.dataa(ALUFunctionEM[1]),
	.datab(gnd),
	.datac(\ALUMux|out[31]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|AdderInputB[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[31]~22 .lut_mask = 16'h5A5A;
defparam \ALU|AdderInputB[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \ALU|Add0~71 (
// Equation(s):
// \ALU|Add0~71_combout  = (\ForwardAMux|out[30]~5_combout  & ((\ALU|AdderInputB[30]~23_combout  & (\ALU|Add0~70  & VCC)) # (!\ALU|AdderInputB[30]~23_combout  & (!\ALU|Add0~70 )))) # (!\ForwardAMux|out[30]~5_combout  & ((\ALU|AdderInputB[30]~23_combout  & 
// (!\ALU|Add0~70 )) # (!\ALU|AdderInputB[30]~23_combout  & ((\ALU|Add0~70 ) # (GND)))))
// \ALU|Add0~72  = CARRY((\ForwardAMux|out[30]~5_combout  & (!\ALU|AdderInputB[30]~23_combout  & !\ALU|Add0~70 )) # (!\ForwardAMux|out[30]~5_combout  & ((!\ALU|Add0~70 ) # (!\ALU|AdderInputB[30]~23_combout ))))

	.dataa(\ForwardAMux|out[30]~5_combout ),
	.datab(\ALU|AdderInputB[30]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~70 ),
	.combout(\ALU|Add0~71_combout ),
	.cout(\ALU|Add0~72 ));
// synopsys translate_off
defparam \ALU|Add0~71 .lut_mask = 16'h9617;
defparam \ALU|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \ALU|Add0~73 (
// Equation(s):
// \ALU|Add0~73_combout  = \ForwardAMux|out[31]~4_combout  $ (\ALU|Add0~72  $ (!\ALU|AdderInputB[31]~22_combout ))

	.dataa(\ForwardAMux|out[31]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU|AdderInputB[31]~22_combout ),
	.cin(\ALU|Add0~72 ),
	.combout(\ALU|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~73 .lut_mask = 16'h5AA5;
defparam \ALU|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \ALU|Add0~16 (
// Equation(s):
// \ALU|Add0~16_combout  = (\ForwardAMux|out[31]~4_combout  & (ALUFunctionEM[1] $ (((\ALUMux|out[31]~23_combout ) # (ALUFunctionEM[0]))))) # (!\ForwardAMux|out[31]~4_combout  & ((ALUFunctionEM[1] & (\ALUMux|out[31]~23_combout  $ (ALUFunctionEM[0]))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[31]~23_combout  & ALUFunctionEM[0]))))

	.dataa(\ForwardAMux|out[31]~4_combout ),
	.datab(ALUFunctionEM[1]),
	.datac(\ALUMux|out[31]~23_combout ),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~16 .lut_mask = 16'h3668;
defparam \ALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_combout  = (\ALU|Add0~16_combout  & (!\ALU|Equal2~0_combout  & \ALU|Equal3~0_combout ))

	.dataa(\ALU|Add0~16_combout ),
	.datab(gnd),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~17 .lut_mask = 16'h0A00;
defparam \ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneive_lcell_comb \ALU|Add0~75 (
// Equation(s):
// \ALU|Add0~75_combout  = (\ALU|Add0~18_combout ) # ((\ALU|Add0~17_combout ) # ((\ALU|Equal2~0_combout  & \ALU|Add0~73_combout )))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\ALU|Add0~18_combout ),
	.datac(\ALU|Add0~73_combout ),
	.datad(\ALU|Add0~17_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~75 .lut_mask = 16'hFFEC;
defparam \ALU|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N7
dffeas \ALUResultWB[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[18] .is_wysiwyg = "true";
defparam \ALUResultWB[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneive_lcell_comb \RegisterFile|registers[10][18] (
// Equation(s):
// \RegisterFile|registers[10][18]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[18]~27_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][18]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[18]~27_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegisterFile|registers[10][18]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][18]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][18] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[10][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N18
cycloneive_lcell_comb \RegisterFile|registers[8][18] (
// Equation(s):
// \RegisterFile|registers[8][18]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[18]~27_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][18]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][18]~combout ),
	.datac(\RegFileWriteMux|out[18]~27_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][18]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][18] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N22
cycloneive_lcell_comb \RegisterFile|Mux45~0 (
// Equation(s):
// \RegisterFile|Mux45~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][18]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][18]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][18]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][18]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux45~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N23
dffeas \RegisterFile|reg_2_out[18] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[18] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N11
dffeas \ReadData2EM[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[18] .is_wysiwyg = "true";
defparam \ReadData2EM[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneive_lcell_comb \ForwardBMux|out[18]~9 (
// Equation(s):
// \ForwardBMux|out[18]~9_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[18]~27_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[18]))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(gnd),
	.datac(ReadData2EM[18]),
	.datad(\RegFileWriteMux|out[18]~27_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[18]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[18]~9 .lut_mask = 16'hFA50;
defparam \ForwardBMux|out[18]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \RegisterFile|registers[10][3] (
// Equation(s):
// \RegisterFile|registers[10][3]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[3]~7_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][3]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[3]~7_combout ),
	.datac(\RegisterFile|registers[10][3]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][3]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][3] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[10][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \RegisterFile|registers[8][3] (
// Equation(s):
// \RegisterFile|registers[8][3]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[3]~7_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][3]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[3]~7_combout ),
	.datac(\RegisterFile|registers[8][3]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][3]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][3] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \RegisterFile|Mux60~0 (
// Equation(s):
// \RegisterFile|Mux60~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][3]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][3]~combout )))

	.dataa(CurrentInstructionID[17]),
	.datab(\RegisterFile|registers[10][3]~combout ),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][3]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux60~0 .lut_mask = 16'hDD88;
defparam \RegisterFile|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N3
dffeas \RegisterFile|reg_2_out[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[3] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N17
dffeas \ReadData2EM[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[3] .is_wysiwyg = "true";
defparam \ReadData2EM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneive_lcell_comb \ForwardBMux|out[3]~3 (
// Equation(s):
// \ForwardBMux|out[3]~3_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[3]~7_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[3]))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(gnd),
	.datac(ReadData2EM[3]),
	.datad(\RegFileWriteMux|out[3]~7_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[3]~3 .lut_mask = 16'hFA50;
defparam \ForwardBMux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N23
dffeas \CurrentInstructionEM[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionEM[3] .is_wysiwyg = "true";
defparam \CurrentInstructionEM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneive_lcell_comb \ALUMux|out[3]~19 (
// Equation(s):
// \ALUMux|out[3]~19_combout  = (\ALUSrcEM~q  & ((CurrentInstructionEM[3]))) # (!\ALUSrcEM~q  & (\ForwardBMux|out[3]~3_combout ))

	.dataa(\ALUSrcEM~q ),
	.datab(\ForwardBMux|out[3]~3_combout ),
	.datac(CurrentInstructionEM[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[3]~19 .lut_mask = 16'hE4E4;
defparam \ALUMux|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
cycloneive_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ForwardAMux|out[3]~3_combout ) # (\ALUMux|out[3]~19_combout ))))) # (!ALUFunctionEM[0] & ((\ForwardAMux|out[3]~3_combout  & (\ALUMux|out[3]~19_combout  $ (ALUFunctionEM[1]))) # 
// (!\ForwardAMux|out[3]~3_combout  & (\ALUMux|out[3]~19_combout  & ALUFunctionEM[1]))))

	.dataa(ALUFunctionEM[0]),
	.datab(\ForwardAMux|out[3]~3_combout ),
	.datac(\ALUMux|out[3]~19_combout ),
	.datad(ALUFunctionEM[1]),
	.cin(gnd),
	.combout(\ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~13 .lut_mask = 16'h16E8;
defparam \ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
cycloneive_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = (\ALU|O_out~0_combout  & ((\ForwardAMux|out[3]~3_combout ) # ((\ALU|Equal3~0_combout  & \ALU|Add0~13_combout )))) # (!\ALU|O_out~0_combout  & (((\ALU|Equal3~0_combout  & \ALU|Add0~13_combout ))))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ForwardAMux|out[3]~3_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|Add0~13_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'hF888;
defparam \ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N26
cycloneive_lcell_comb \DataMemory|Selector24~0 (
// Equation(s):
// \DataMemory|Selector24~0_combout  = (\ALU|Add0~10_combout  & ((\ALU|Equal2~0_combout  & (!\ALU|Add0~11_combout )) # (!\ALU|Equal2~0_combout  & ((!\ALU|Add0~14_combout )))))

	.dataa(\ALU|Add0~11_combout ),
	.datab(\ALU|Add0~14_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector24~0 .lut_mask = 16'h5300;
defparam \DataMemory|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N12
cycloneive_lcell_comb \MemoryShifterOutWB[3]~2 (
// Equation(s):
// \MemoryShifterOutWB[3]~2_combout  = (\DataMemory|Equal1~5_combout  & (\ALU|Add0~75_combout  & (!\DataMemory|Selector24~0_combout ))) # (!\DataMemory|Equal1~5_combout  & (((!\DataMemory|Equal0~6_combout ))))

	.dataa(\ALU|Add0~75_combout ),
	.datab(\DataMemory|Selector24~0_combout ),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifterOutWB[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifterOutWB[3]~2 .lut_mask = 16'h202F;
defparam \MemoryShifterOutWB[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N7
dffeas \NextPCWB[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[4]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[4] .is_wysiwyg = "true";
defparam \NextPCWB[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N5
dffeas \NextPCWB[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[3]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[3] .is_wysiwyg = "true";
defparam \NextPCWB[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N3
dffeas \NextPCWB[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[2]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[2] .is_wysiwyg = "true";
defparam \NextPCWB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = NextPCWB[2] $ (VCC)
// \Add2~1  = CARRY(NextPCWB[2])

	.dataa(gnd),
	.datab(NextPCWB[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h33CC;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (NextPCWB[3] & (!\Add2~1 )) # (!NextPCWB[3] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!NextPCWB[3]))

	.dataa(gnd),
	.datab(NextPCWB[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h3C3F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (NextPCWB[4] & (\Add2~3  $ (GND))) # (!NextPCWB[4] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((NextPCWB[4] & !\Add2~3 ))

	.dataa(NextPCWB[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA50A;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N15
cycloneive_io_ibuf \serial_in[4]~input (
	.i(serial_in[4]),
	.ibar(gnd),
	.o(\serial_in[4]~input_o ));
// synopsys translate_off
defparam \serial_in[4]~input .bus_hold = "false";
defparam \serial_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneive_lcell_comb \InstructionMemory|rom~23 (
// Equation(s):
// \InstructionMemory|rom~23_combout  = (\PCFromRegisterMux|out[6]~12_combout  & (((!\PCFromRegisterMux|out[3]~16_combout  & !\PCFromRegisterMux|out[4]~18_combout )) # (!\PCFromRegisterMux|out[5]~20_combout ))) # (!\PCFromRegisterMux|out[6]~12_combout  & 
// ((\PCFromRegisterMux|out[4]~18_combout  & ((!\PCFromRegisterMux|out[5]~20_combout ) # (!\PCFromRegisterMux|out[3]~16_combout ))) # (!\PCFromRegisterMux|out[4]~18_combout  & ((\PCFromRegisterMux|out[5]~20_combout )))))

	.dataa(\PCFromRegisterMux|out[6]~12_combout ),
	.datab(\PCFromRegisterMux|out[3]~16_combout ),
	.datac(\PCFromRegisterMux|out[4]~18_combout ),
	.datad(\PCFromRegisterMux|out[5]~20_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~23_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~23 .lut_mask = 16'h17FA;
defparam \InstructionMemory|rom~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneive_lcell_comb \InstructionMemory|rom~24 (
// Equation(s):
// \InstructionMemory|rom~24_combout  = (\PCFromRegisterMux|out[2]~14_combout  & (\InstructionMemory|rom~3_combout  & \InstructionMemory|rom~23_combout ))

	.dataa(gnd),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~23_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~24_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~24 .lut_mask = 16'hC000;
defparam \InstructionMemory|rom~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N1
dffeas \InstructionMemory|out[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[30] .is_wysiwyg = "true";
defparam \InstructionMemory|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
cycloneive_lcell_comb \NoOpInjectMux|out[6]~11 (
// Equation(s):
// \NoOpInjectMux|out[6]~11_combout  = (\InstructionMemory|out [30] & !\ControlHazardUnit|always0~5_combout )

	.dataa(\InstructionMemory|out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ControlHazardUnit|always0~5_combout ),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[6]~11 .lut_mask = 16'h00AA;
defparam \NoOpInjectMux|out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N27
dffeas \CurrentInstructionID[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[6]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[6] .is_wysiwyg = "true";
defparam \CurrentInstructionID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N29
dffeas \JumpAddressEM[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(JumpAddressEM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \JumpAddressEM[8] .is_wysiwyg = "true";
defparam \JumpAddressEM[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneive_lcell_comb \PCFromRegisterMux|out[9]~6 (
// Equation(s):
// \PCFromRegisterMux|out[9]~6_combout  = (!\JumpEM~q  & !\comb~3_combout )

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(gnd),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[9]~6 .lut_mask = 16'h0033;
defparam \PCFromRegisterMux|out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N3
dffeas \CurrentInstructionEM[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionEM[5] .is_wysiwyg = "true";
defparam \CurrentInstructionEM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N11
dffeas \NextPCID[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[6]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[6] .is_wysiwyg = "true";
defparam \NextPCID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas \NextPCEM[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[6] .is_wysiwyg = "true";
defparam \NextPCEM[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N11
dffeas \CurrentInstructionEM[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionEM[4] .is_wysiwyg = "true";
defparam \CurrentInstructionEM[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N8
cycloneive_lcell_comb \NextPC[5]~6 (
// Equation(s):
// \NextPC[5]~6_combout  = (PC[5] & (!\NextPC[4]~5 )) # (!PC[5] & ((\NextPC[4]~5 ) # (GND)))
// \NextPC[5]~7  = CARRY((!\NextPC[4]~5 ) # (!PC[5]))

	.dataa(gnd),
	.datab(PC[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[4]~5 ),
	.combout(\NextPC[5]~6_combout ),
	.cout(\NextPC[5]~7 ));
// synopsys translate_off
defparam \NextPC[5]~6 .lut_mask = 16'h3C3F;
defparam \NextPC[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N9
dffeas \NextPCID[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[5] .is_wysiwyg = "true";
defparam \NextPCID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N9
dffeas \NextPCEM[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[5] .is_wysiwyg = "true";
defparam \NextPCEM[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \BranchAddress[5]~6 (
// Equation(s):
// \BranchAddress[5]~6_combout  = (CurrentInstructionEM[3] & ((NextPCEM[5] & (\BranchAddress[4]~5  & VCC)) # (!NextPCEM[5] & (!\BranchAddress[4]~5 )))) # (!CurrentInstructionEM[3] & ((NextPCEM[5] & (!\BranchAddress[4]~5 )) # (!NextPCEM[5] & 
// ((\BranchAddress[4]~5 ) # (GND)))))
// \BranchAddress[5]~7  = CARRY((CurrentInstructionEM[3] & (!NextPCEM[5] & !\BranchAddress[4]~5 )) # (!CurrentInstructionEM[3] & ((!\BranchAddress[4]~5 ) # (!NextPCEM[5]))))

	.dataa(CurrentInstructionEM[3]),
	.datab(NextPCEM[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[4]~5 ),
	.combout(\BranchAddress[5]~6_combout ),
	.cout(\BranchAddress[5]~7 ));
// synopsys translate_off
defparam \BranchAddress[5]~6 .lut_mask = 16'h9617;
defparam \BranchAddress[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \BranchAddress[6]~8 (
// Equation(s):
// \BranchAddress[6]~8_combout  = ((NextPCEM[6] $ (CurrentInstructionEM[4] $ (!\BranchAddress[5]~7 )))) # (GND)
// \BranchAddress[6]~9  = CARRY((NextPCEM[6] & ((CurrentInstructionEM[4]) # (!\BranchAddress[5]~7 ))) # (!NextPCEM[6] & (CurrentInstructionEM[4] & !\BranchAddress[5]~7 )))

	.dataa(NextPCEM[6]),
	.datab(CurrentInstructionEM[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[5]~7 ),
	.combout(\BranchAddress[6]~8_combout ),
	.cout(\BranchAddress[6]~9 ));
// synopsys translate_off
defparam \BranchAddress[6]~8 .lut_mask = 16'h698E;
defparam \BranchAddress[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \BranchAddress[7]~10 (
// Equation(s):
// \BranchAddress[7]~10_combout  = (NextPCEM[7] & ((CurrentInstructionEM[5] & (\BranchAddress[6]~9  & VCC)) # (!CurrentInstructionEM[5] & (!\BranchAddress[6]~9 )))) # (!NextPCEM[7] & ((CurrentInstructionEM[5] & (!\BranchAddress[6]~9 )) # 
// (!CurrentInstructionEM[5] & ((\BranchAddress[6]~9 ) # (GND)))))
// \BranchAddress[7]~11  = CARRY((NextPCEM[7] & (!CurrentInstructionEM[5] & !\BranchAddress[6]~9 )) # (!NextPCEM[7] & ((!\BranchAddress[6]~9 ) # (!CurrentInstructionEM[5]))))

	.dataa(NextPCEM[7]),
	.datab(CurrentInstructionEM[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[6]~9 ),
	.combout(\BranchAddress[7]~10_combout ),
	.cout(\BranchAddress[7]~11 ));
// synopsys translate_off
defparam \BranchAddress[7]~10 .lut_mask = 16'h9617;
defparam \BranchAddress[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \PCFromRegisterMux|out[7]~7 (
// Equation(s):
// \PCFromRegisterMux|out[7]~7_combout  = (\JumpEM~q ) # ((\BranchAddress[7]~10_combout  & !\comb~3_combout ))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\BranchAddress[7]~10_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[7]~7 .lut_mask = 16'hCCFC;
defparam \PCFromRegisterMux|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \PCFromRegisterMux|out[7]~8 (
// Equation(s):
// \PCFromRegisterMux|out[7]~8_combout  = (\PCFromRegisterMux|out[9]~6_combout  & (((\PCFromRegisterMux|out[7]~7_combout )))) # (!\PCFromRegisterMux|out[9]~6_combout  & ((\PCFromRegisterMux|out[7]~7_combout  & ((\ALU|Add0~162_combout ))) # 
// (!\PCFromRegisterMux|out[7]~7_combout  & (\NextPC[7]~10_combout ))))

	.dataa(\NextPC[7]~10_combout ),
	.datab(\ALU|Add0~162_combout ),
	.datac(\PCFromRegisterMux|out[9]~6_combout ),
	.datad(\PCFromRegisterMux|out[7]~7_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[7]~8 .lut_mask = 16'hFC0A;
defparam \PCFromRegisterMux|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = (\reset~input_o ) # (\PCFromRegisterMux|out[7]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\PCFromRegisterMux|out[7]~8_combout ),
	.cin(gnd),
	.combout(\PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \PC~17 .lut_mask = 16'hFFF0;
defparam \PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N3
dffeas \PC[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N10
cycloneive_lcell_comb \NextPC[6]~8 (
// Equation(s):
// \NextPC[6]~8_combout  = (PC[6] & (\NextPC[5]~7  $ (GND))) # (!PC[6] & (!\NextPC[5]~7  & VCC))
// \NextPC[6]~9  = CARRY((PC[6] & !\NextPC[5]~7 ))

	.dataa(PC[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[5]~7 ),
	.combout(\NextPC[6]~8_combout ),
	.cout(\NextPC[6]~9 ));
// synopsys translate_off
defparam \NextPC[6]~8 .lut_mask = 16'hA50A;
defparam \NextPC[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N12
cycloneive_lcell_comb \NextPC[7]~10 (
// Equation(s):
// \NextPC[7]~10_combout  = (PC[7] & (!\NextPC[6]~9 )) # (!PC[7] & ((\NextPC[6]~9 ) # (GND)))
// \NextPC[7]~11  = CARRY((!\NextPC[6]~9 ) # (!PC[7]))

	.dataa(PC[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[6]~9 ),
	.combout(\NextPC[7]~10_combout ),
	.cout(\NextPC[7]~11 ));
// synopsys translate_off
defparam \NextPC[7]~10 .lut_mask = 16'h5A5F;
defparam \NextPC[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N13
dffeas \NextPCID[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[7] .is_wysiwyg = "true";
defparam \NextPCID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N13
dffeas \NextPCEM[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[7] .is_wysiwyg = "true";
defparam \NextPCEM[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \BranchAddress[8]~12 (
// Equation(s):
// \BranchAddress[8]~12_combout  = ((NextPCEM[8] $ (JumpAddressEM[8] $ (!\BranchAddress[7]~11 )))) # (GND)
// \BranchAddress[8]~13  = CARRY((NextPCEM[8] & ((JumpAddressEM[8]) # (!\BranchAddress[7]~11 ))) # (!NextPCEM[8] & (JumpAddressEM[8] & !\BranchAddress[7]~11 )))

	.dataa(NextPCEM[8]),
	.datab(JumpAddressEM[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[7]~11 ),
	.combout(\BranchAddress[8]~12_combout ),
	.cout(\BranchAddress[8]~13 ));
// synopsys translate_off
defparam \BranchAddress[8]~12 .lut_mask = 16'h698E;
defparam \BranchAddress[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \PCFromRegisterMux|out[8]~9 (
// Equation(s):
// \PCFromRegisterMux|out[8]~9_combout  = (\JumpEM~q ) # ((\comb~3_combout  & ((\NextPC[8]~12_combout ))) # (!\comb~3_combout  & (\BranchAddress[8]~12_combout )))

	.dataa(\BranchAddress[8]~12_combout ),
	.datab(\JumpEM~q ),
	.datac(\NextPC[8]~12_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[8]~9 .lut_mask = 16'hFCEE;
defparam \PCFromRegisterMux|out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \PC~53 (
// Equation(s):
// \PC~53_combout  = (\reset~input_o ) # ((\PCFromRegisterMux|out[8]~9_combout  & ((\ALU|Add0~159_combout ) # (!\JumpEM~q ))))

	.dataa(\reset~input_o ),
	.datab(\JumpEM~q ),
	.datac(\ALU|Add0~159_combout ),
	.datad(\PCFromRegisterMux|out[8]~9_combout ),
	.cin(gnd),
	.combout(\PC~53_combout ),
	.cout());
// synopsys translate_off
defparam \PC~53 .lut_mask = 16'hFBAA;
defparam \PC~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \PC[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N14
cycloneive_lcell_comb \NextPC[8]~12 (
// Equation(s):
// \NextPC[8]~12_combout  = (PC[8] & (\NextPC[7]~11  $ (GND))) # (!PC[8] & (!\NextPC[7]~11  & VCC))
// \NextPC[8]~13  = CARRY((PC[8] & !\NextPC[7]~11 ))

	.dataa(PC[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[7]~11 ),
	.combout(\NextPC[8]~12_combout ),
	.cout(\NextPC[8]~13 ));
// synopsys translate_off
defparam \NextPC[8]~12 .lut_mask = 16'hA50A;
defparam \NextPC[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N15
dffeas \NextPCID[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[8]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[8] .is_wysiwyg = "true";
defparam \NextPCID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N15
dffeas \NextPCEM[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[8] .is_wysiwyg = "true";
defparam \NextPCEM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N15
dffeas \NextPCWB[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[8]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[8] .is_wysiwyg = "true";
defparam \NextPCWB[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N13
dffeas \NextPCWB[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[7]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[7] .is_wysiwyg = "true";
defparam \NextPCWB[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N11
dffeas \NextPCWB[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[6]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[6] .is_wysiwyg = "true";
defparam \NextPCWB[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N9
dffeas \NextPCWB[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[5]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[5] .is_wysiwyg = "true";
defparam \NextPCWB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (NextPCWB[5] & (!\Add2~5 )) # (!NextPCWB[5] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!NextPCWB[5]))

	.dataa(gnd),
	.datab(NextPCWB[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h3C3F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (NextPCWB[6] & (\Add2~7  $ (GND))) # (!NextPCWB[6] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((NextPCWB[6] & !\Add2~7 ))

	.dataa(NextPCWB[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hA50A;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (NextPCWB[7] & (!\Add2~9 )) # (!NextPCWB[7] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!NextPCWB[7]))

	.dataa(gnd),
	.datab(NextPCWB[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h3C3F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (NextPCWB[8] & (\Add2~11  $ (GND))) # (!NextPCWB[8] & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((NextPCWB[8] & !\Add2~11 ))

	.dataa(gnd),
	.datab(NextPCWB[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \ALUResultWB[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~159_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[8] .is_wysiwyg = "true";
defparam \ALUResultWB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cycloneive_lcell_comb \RegisterFile|registers[10][9] (
// Equation(s):
// \RegisterFile|registers[10][9]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegFileWriteMux|out[9]~44_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][9]~combout ))))

	.dataa(\RegisterFile|registers[10][9]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegFileWriteMux|out[9]~44_combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][9]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][9] .lut_mask = 16'h3022;
defparam \RegisterFile|registers[10][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N2
cycloneive_lcell_comb \RegisterFile|registers[8][9] (
// Equation(s):
// \RegisterFile|registers[8][9]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[9]~44_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][9]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][9]~combout ),
	.datac(\RegFileWriteMux|out[9]~44_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][9]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][9] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N4
cycloneive_lcell_comb \RegisterFile|Mux54~0 (
// Equation(s):
// \RegisterFile|Mux54~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][9]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][9]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][9]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][9]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux54~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N5
dffeas \RegisterFile|reg_2_out[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[9] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N5
dffeas \ReadData2EM[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[9] .is_wysiwyg = "true";
defparam \ReadData2EM[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneive_lcell_comb \ForwardBMux|out[9]~23 (
// Equation(s):
// \ForwardBMux|out[9]~23_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[9]~44_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[9]))

	.dataa(ReadData2EM[9]),
	.datab(\RegFileWriteMux|out[9]~44_combout ),
	.datac(gnd),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[9]~23 .lut_mask = 16'hCCAA;
defparam \ForwardBMux|out[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N27
dffeas \ALUResultWB[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[10] .is_wysiwyg = "true";
defparam \ALUResultWB[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N0
cycloneive_lcell_comb \RegisterFile|registers[10][10] (
// Equation(s):
// \RegisterFile|registers[10][10]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\ALUMux|out[10]~41_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][10]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[10][10]~combout ),
	.datac(\ALUMux|out[10]~41_combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][10]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][10] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[10][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cycloneive_lcell_comb \RegisterFile|registers[8][10] (
// Equation(s):
// \RegisterFile|registers[8][10]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\ALUMux|out[10]~41_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][10]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][10]~combout ),
	.datac(\ALUMux|out[10]~41_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][10]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][10] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cycloneive_lcell_comb \RegisterFile|Mux53~0 (
// Equation(s):
// \RegisterFile|Mux53~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][10]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][10]~combout )))

	.dataa(\RegisterFile|registers[10][10]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][10]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux53~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N23
dffeas \RegisterFile|reg_2_out[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[10] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N25
dffeas \ReadData2EM[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[10] .is_wysiwyg = "true";
defparam \ReadData2EM[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N14
cycloneive_lcell_comb \ForwardBMux|out[10]~22 (
// Equation(s):
// \ForwardBMux|out[10]~22_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\ALUMux|out[10]~41_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[10])))

	.dataa(\ALUMux|out[10]~41_combout ),
	.datab(gnd),
	.datac(ReadData2EM[10]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[10]~22 .lut_mask = 16'hAAF0;
defparam \ForwardBMux|out[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneive_lcell_comb \DataMemory|Equal1~6 (
// Equation(s):
// \DataMemory|Equal1~6_combout  = (!\ALU|Add0~75_combout  & \DataMemory|Equal1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU|Add0~75_combout ),
	.datad(\DataMemory|Equal1~5_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~6 .lut_mask = 16'h0F00;
defparam \DataMemory|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneive_lcell_comb \InstructionMemory|rom~8 (
// Equation(s):
// \InstructionMemory|rom~8_combout  = (!\PCFromRegisterMux|out[6]~12_combout  & (!\PCFromRegisterMux|out[5]~20_combout  & !\PCFromRegisterMux|out[4]~18_combout ))

	.dataa(gnd),
	.datab(\PCFromRegisterMux|out[6]~12_combout ),
	.datac(\PCFromRegisterMux|out[5]~20_combout ),
	.datad(\PCFromRegisterMux|out[4]~18_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~8 .lut_mask = 16'h0003;
defparam \InstructionMemory|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \InstructionMemory|rom~25 (
// Equation(s):
// \InstructionMemory|rom~25_combout  = (!\PCFromRegisterMux|out[3]~16_combout  & (!\PCFromRegisterMux|out[2]~14_combout  & (\InstructionMemory|rom~3_combout  & \InstructionMemory|rom~8_combout )))

	.dataa(\PCFromRegisterMux|out[3]~16_combout ),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~8_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~25_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~25 .lut_mask = 16'h1000;
defparam \InstructionMemory|rom~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \InstructionMemory|out[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[22] .is_wysiwyg = "true";
defparam \InstructionMemory|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
cycloneive_lcell_comb \NoOpInjectMux|out[14]~12 (
// Equation(s):
// \NoOpInjectMux|out[14]~12_combout  = (\InstructionMemory|out [22] & !\ControlHazardUnit|always0~5_combout )

	.dataa(\InstructionMemory|out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ControlHazardUnit|always0~5_combout ),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[14]~12 .lut_mask = 16'h00AA;
defparam \NoOpInjectMux|out[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N1
dffeas \CurrentInstructionID[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[14]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[14] .is_wysiwyg = "true";
defparam \CurrentInstructionID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \JumpAddressEM[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(JumpAddressEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \JumpAddressEM[16] .is_wysiwyg = "true";
defparam \JumpAddressEM[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \ALU|AdderInputB[14]~30 (
// Equation(s):
// \ALU|AdderInputB[14]~30_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (JumpAddressEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[14]~14_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ALUFunctionEM[1]),
	.datac(JumpAddressEM[16]),
	.datad(\ForwardBMux|out[14]~14_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[14]~30 .lut_mask = 16'h396C;
defparam \ALU|AdderInputB[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneive_lcell_comb \RegisterFile|registers[20][14] (
// Equation(s):
// \RegisterFile|registers[20][14]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[14]~35_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][14]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[14]~35_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][14]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][14]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][14] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneive_lcell_comb \RegisterFile|Mux17~0 (
// Equation(s):
// \RegisterFile|Mux17~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][14]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][14]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux17~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N9
dffeas \RegisterFile|reg_1_out[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[14] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N29
dffeas \ReadData1EM[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[14] .is_wysiwyg = "true";
defparam \ReadData1EM[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \ForwardAMux|out[14]~21 (
// Equation(s):
// \ForwardAMux|out[14]~21_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & (\RegFileWriteMux|out[14]~35_combout )) # (!\ForwardingUnit|Equal2~0_combout  & ((ReadData1EM[14]))))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[14]))))

	.dataa(\RegFileWriteMux|out[14]~35_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[14]),
	.datad(\ForwardingUnit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[14]~21 .lut_mask = 16'hB8F0;
defparam \ForwardAMux|out[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneive_lcell_comb \RegisterFile|registers[20][13] (
// Equation(s):
// \RegisterFile|registers[20][13]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[13]~37_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][13]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[13]~37_combout ),
	.datac(\RegisterFile|registers[20][13]~combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][13]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][13] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[20][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \RegisterFile|Mux18~0 (
// Equation(s):
// \RegisterFile|Mux18~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][13]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][13]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux18~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N17
dffeas \RegisterFile|reg_1_out[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[13] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N11
dffeas \ReadData1EM[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[13] .is_wysiwyg = "true";
defparam \ReadData1EM[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \ForwardAMux|out[13]~22 (
// Equation(s):
// \ForwardAMux|out[13]~22_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[13]~37_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[13])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[13]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[13]),
	.datad(\RegFileWriteMux|out[13]~37_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[13]~22 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \ALU|AdderInputB[13]~31 (
// Equation(s):
// \ALU|AdderInputB[13]~31_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[13]~15_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(ALUFunctionEM[1]),
	.datad(\ForwardBMux|out[13]~15_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[13]~31 .lut_mask = 16'h2D78;
defparam \ALU|AdderInputB[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
cycloneive_lcell_comb \RegisterFile|registers[20][12] (
// Equation(s):
// \RegisterFile|registers[20][12]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[12]~39_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][12]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[12]~39_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][12]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][12]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][12] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[20][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
cycloneive_lcell_comb \RegisterFile|Mux19~0 (
// Equation(s):
// \RegisterFile|Mux19~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][12]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][12]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux19~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N1
dffeas \RegisterFile|reg_1_out[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[12] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \ReadData1EM[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[12] .is_wysiwyg = "true";
defparam \ReadData1EM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \ForwardAMux|out[12]~23 (
// Equation(s):
// \ForwardAMux|out[12]~23_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & (\RegFileWriteMux|out[12]~39_combout )) # (!\ForwardingUnit|Equal2~0_combout  & ((ReadData1EM[12]))))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[12]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\RegFileWriteMux|out[12]~39_combout ),
	.datac(ReadData1EM[12]),
	.datad(\ForwardingUnit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[12]~23 .lut_mask = 16'hD8F0;
defparam \ForwardAMux|out[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \ALUMux|out[12]~39 (
// Equation(s):
// \ALUMux|out[12]~39_combout  = (!\ALUSrcEM~q  & ((\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[12]~39_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[12])))))

	.dataa(\ALUSrcEM~q ),
	.datab(\RegFileWriteMux|out[12]~39_combout ),
	.datac(ReadData2EM[12]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[12]~39 .lut_mask = 16'h4450;
defparam \ALUMux|out[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneive_lcell_comb \ALU|AdderInputB[12]~32 (
// Equation(s):
// \ALU|AdderInputB[12]~32_combout  = ALUFunctionEM[1] $ (\ALUMux|out[12]~39_combout )

	.dataa(gnd),
	.datab(ALUFunctionEM[1]),
	.datac(gnd),
	.datad(\ALUMux|out[12]~39_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[12]~32 .lut_mask = 16'h33CC;
defparam \ALU|AdderInputB[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \ALUMux|out[11]~40 (
// Equation(s):
// \ALUMux|out[11]~40_combout  = (!\ALUSrcEM~q  & ((\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[11]~41_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[11]))))

	.dataa(\ALUSrcEM~q ),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[11]),
	.datad(\RegFileWriteMux|out[11]~41_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[11]~40 .lut_mask = 16'h5410;
defparam \ALUMux|out[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \ALU|AdderInputB[11]~33 (
// Equation(s):
// \ALU|AdderInputB[11]~33_combout  = \ALUMux|out[11]~40_combout  $ (ALUFunctionEM[1])

	.dataa(\ALUMux|out[11]~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(ALUFunctionEM[1]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[11]~33 .lut_mask = 16'h55AA;
defparam \ALU|AdderInputB[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \RegisterFile|registers[20][11] (
// Equation(s):
// \RegisterFile|registers[20][11]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[11]~41_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][11]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[11]~41_combout ),
	.datac(\RegisterFile|registers[20][11]~combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][11]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][11] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[20][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \RegisterFile|Mux20~0 (
// Equation(s):
// \RegisterFile|Mux20~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][11]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][11]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux20~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N23
dffeas \RegisterFile|reg_1_out[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[11] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N15
dffeas \ReadData1EM[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[11] .is_wysiwyg = "true";
defparam \ReadData1EM[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \ForwardAMux|out[11]~24 (
// Equation(s):
// \ForwardAMux|out[11]~24_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\RegFileWriteMux|out[11]~41_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[11])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[11]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[11]),
	.datad(\RegFileWriteMux|out[11]~41_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[11]~24 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneive_lcell_comb \ALUMux|out[10]~42 (
// Equation(s):
// \ALUMux|out[10]~42_combout  = (!\ALUSrcEM~q  & ((\ForwardingUnit|ForwardB~2_combout  & ((\ALUMux|out[10]~41_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[10]))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\ALUSrcEM~q ),
	.datac(ReadData2EM[10]),
	.datad(\ALUMux|out[10]~41_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[10]~42 .lut_mask = 16'h3210;
defparam \ALUMux|out[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneive_lcell_comb \ALU|AdderInputB[10]~34 (
// Equation(s):
// \ALU|AdderInputB[10]~34_combout  = ALUFunctionEM[1] $ (\ALUMux|out[10]~42_combout )

	.dataa(ALUFunctionEM[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUMux|out[10]~42_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[10]~34 .lut_mask = 16'h55AA;
defparam \ALU|AdderInputB[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \ALUMux|out[9]~43 (
// Equation(s):
// \ALUMux|out[9]~43_combout  = (!\ALUSrcEM~q  & ((\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[9]~44_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[9]))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\ALUSrcEM~q ),
	.datac(ReadData2EM[9]),
	.datad(\RegFileWriteMux|out[9]~44_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[9]~43 .lut_mask = 16'h3210;
defparam \ALUMux|out[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneive_lcell_comb \ALU|AdderInputB[9]~35 (
// Equation(s):
// \ALU|AdderInputB[9]~35_combout  = ALUFunctionEM[1] $ (\ALUMux|out[9]~43_combout )

	.dataa(ALUFunctionEM[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUMux|out[9]~43_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[9]~35 .lut_mask = 16'h55AA;
defparam \ALU|AdderInputB[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N20
cycloneive_lcell_comb \RegisterFile|registers[10][8] (
// Equation(s):
// \RegisterFile|registers[10][8]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegFileWriteMux|out[8]~46_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][8]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[10][8]~combout ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegFileWriteMux|out[8]~46_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][8]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][8] .lut_mask = 16'h5404;
defparam \RegisterFile|registers[10][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N2
cycloneive_lcell_comb \RegisterFile|registers[8][8] (
// Equation(s):
// \RegisterFile|registers[8][8]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[8]~46_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][8]~combout )))))

	.dataa(\RegFileWriteMux|out[8]~46_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[8][8]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][8]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][8] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[8][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N30
cycloneive_lcell_comb \RegisterFile|Mux55~0 (
// Equation(s):
// \RegisterFile|Mux55~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][8]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][8]~combout )))

	.dataa(\RegisterFile|registers[10][8]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][8]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux55~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N31
dffeas \RegisterFile|reg_2_out[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[8] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N31
dffeas \ReadData2EM[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[8] .is_wysiwyg = "true";
defparam \ReadData2EM[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneive_lcell_comb \ALUMux|out[8]~44 (
// Equation(s):
// \ALUMux|out[8]~44_combout  = (!\ALUSrcEM~q  & ((\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[8]~46_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[8]))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\ALUSrcEM~q ),
	.datac(ReadData2EM[8]),
	.datad(\RegFileWriteMux|out[8]~46_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[8]~44 .lut_mask = 16'h3210;
defparam \ALUMux|out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \ALU|AdderInputB[8]~36 (
// Equation(s):
// \ALU|AdderInputB[8]~36_combout  = ALUFunctionEM[1] $ (\ALUMux|out[8]~44_combout )

	.dataa(ALUFunctionEM[1]),
	.datab(gnd),
	.datac(\ALUMux|out[8]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|AdderInputB[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[8]~36 .lut_mask = 16'h5A5A;
defparam \ALU|AdderInputB[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N8
cycloneive_lcell_comb \RegisterFile|registers[10][7] (
// Equation(s):
// \RegisterFile|registers[10][7]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\ALUMux|out[7]~45_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][7]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\ALUMux|out[7]~45_combout ),
	.datac(\RegisterFile|registers[10][7]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][7]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][7] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[10][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cycloneive_lcell_comb \RegisterFile|registers[8][7] (
// Equation(s):
// \RegisterFile|registers[8][7]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\ALUMux|out[7]~45_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][7]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\ALUMux|out[7]~45_combout ),
	.datac(\RegisterFile|registers[8][7]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][7]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][7] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneive_lcell_comb \RegisterFile|Mux56~0 (
// Equation(s):
// \RegisterFile|Mux56~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][7]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][7]~combout )))

	.dataa(\RegisterFile|registers[10][7]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][7]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux56~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N15
dffeas \RegisterFile|reg_2_out[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[7] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N27
dffeas \ReadData2EM[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[7] .is_wysiwyg = "true";
defparam \ReadData2EM[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \ALUMux|out[7]~46 (
// Equation(s):
// \ALUMux|out[7]~46_combout  = (!\ALUSrcEM~q  & ((\ForwardingUnit|ForwardB~2_combout  & ((\ALUMux|out[7]~45_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[7]))))

	.dataa(ReadData2EM[7]),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(\ALUSrcEM~q ),
	.datad(\ALUMux|out[7]~45_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[7]~46 .lut_mask = 16'h0E02;
defparam \ALUMux|out[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \ALU|AdderInputB[7]~37 (
// Equation(s):
// \ALU|AdderInputB[7]~37_combout  = \ALUMux|out[7]~46_combout  $ (ALUFunctionEM[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUMux|out[7]~46_combout ),
	.datad(ALUFunctionEM[1]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[7]~37 .lut_mask = 16'h0FF0;
defparam \ALU|AdderInputB[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N29
dffeas \ALUResultWB[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~165_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[6] .is_wysiwyg = "true";
defparam \ALUResultWB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N8
cycloneive_lcell_comb \ForwardBMux|out[7]~25 (
// Equation(s):
// \ForwardBMux|out[7]~25_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\ALUMux|out[7]~45_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[7])))

	.dataa(\ALUMux|out[7]~45_combout ),
	.datab(gnd),
	.datac(ReadData2EM[7]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[7]~25 .lut_mask = 16'hAAF0;
defparam \ForwardBMux|out[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \ForwardBMux|out[8]~24 (
// Equation(s):
// \ForwardBMux|out[8]~24_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[8]~46_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[8]))

	.dataa(ReadData2EM[8]),
	.datab(\RegFileWriteMux|out[8]~46_combout ),
	.datac(gnd),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[8]~24 .lut_mask = 16'hCCAA;
defparam \ForwardBMux|out[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cycloneive_ram_block \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\DataMemory|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\ForwardBMux|out[8]~24_combout ,\ForwardBMux|out[7]~25_combout ,\ForwardBMux|out[6]~16_combout ,\ForwardBMux|out[5]~18_combout ,\ForwardBMux|out[4]~19_combout }),
	.portaaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N29
cycloneive_io_ibuf \serial_in[5]~input (
	.i(serial_in[5]),
	.ibar(gnd),
	.o(\serial_in[5]~input_o ));
// synopsys translate_off
defparam \serial_in[5]~input .bus_hold = "false";
defparam \serial_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[5]~12 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[5]~12_combout  = (\DataMemory|Equal1~5_combout  & ((\serial_in[5]~input_o ) # ((!\ALU|Add0~75_combout )))) # (!\DataMemory|Equal1~5_combout  & (\serial_in[5]~input_o  & ((!\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|Equal1~5_combout ),
	.datab(\serial_in[5]~input_o ),
	.datac(\ALU|Add0~75_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[5]~12 .lut_mask = 16'h8ACE;
defparam \MemoryShifter|MemoryShifterOut[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneive_lcell_comb \MemoryShifterOutWB[3]~3 (
// Equation(s):
// \MemoryShifterOutWB[3]~3_combout  = (\DataMemory|Equal1~5_combout  & (!\ALU|Add0~75_combout )) # (!\DataMemory|Equal1~5_combout  & ((\DataMemory|Equal0~6_combout )))

	.dataa(gnd),
	.datab(\ALU|Add0~75_combout ),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifterOutWB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifterOutWB[3]~3 .lut_mask = 16'h3F30;
defparam \MemoryShifterOutWB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cycloneive_ram_block \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\DataMemory|data_seg|mem0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|data_seg|mem0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\ForwardBMux|out[8]~24_combout ,\ForwardBMux|out[7]~25_combout ,\ForwardBMux|out[6]~16_combout ,\ForwardBMux|out[5]~18_combout ,\ForwardBMux|out[4]~19_combout }),
	.portaaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file = "db/processor.ram0_async_memory_3ca116a3.hdl.mif";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[5]~13 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[5]~13_combout  = (\MemoryShifter|MemoryShifterOut[5]~12_combout  & ((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ) # ((!\MemoryShifterOutWB[3]~3_combout )))) # 
// (!\MemoryShifter|MemoryShifterOut[5]~12_combout  & (((\MemoryShifterOutWB[3]~3_combout  & \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\MemoryShifter|MemoryShifterOut[5]~12_combout ),
	.datac(\MemoryShifterOutWB[3]~3_combout ),
	.datad(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[5]~13 .lut_mask = 16'hBC8C;
defparam \MemoryShifter|MemoryShifterOut[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[5]~14 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[5]~14_combout  = (\MemoryShifter|MemoryShifterOut[5]~13_combout  & !\MemoryShifterOutWB[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemoryShifter|MemoryShifterOut[5]~13_combout ),
	.datad(\MemoryShifterOutWB[3]~2_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[5]~14 .lut_mask = 16'h00F0;
defparam \MemoryShifter|MemoryShifterOut[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N11
dffeas \MemoryShifterOutWB[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemoryShifter|MemoryShifterOut[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[5] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N5
dffeas \ALUResultWB[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[5] .is_wysiwyg = "true";
defparam \ALUResultWB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \RegFileWriteMux|out[5]~50 (
// Equation(s):
// \RegFileWriteMux|out[5]~50_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[5])) # (!\MemoryToRegWB~q  & ((ALUResultWB[5])))))

	.dataa(MemoryShifterOutWB[5]),
	.datab(\MemoryToRegWB~q ),
	.datac(ALUResultWB[5]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[5]~50 .lut_mask = 16'h00B8;
defparam \RegFileWriteMux|out[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \RegFileWriteMux|out[5]~51 (
// Equation(s):
// \RegFileWriteMux|out[5]~51_combout  = (\RegFileWriteMux|out[5]~50_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~6_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\RegFileWriteMux|out[5]~50_combout ),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[5]~51 .lut_mask = 16'hFCF0;
defparam \RegFileWriteMux|out[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
cycloneive_lcell_comb \RegisterFile|registers[10][5] (
// Equation(s):
// \RegisterFile|registers[10][5]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[5]~51_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][5]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[5]~51_combout ),
	.datac(\RegisterFile|registers[10][5]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][5]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][5] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[10][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
cycloneive_lcell_comb \RegisterFile|registers[8][5] (
// Equation(s):
// \RegisterFile|registers[8][5]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[5]~51_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][5]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[5]~51_combout ),
	.datac(\RegisterFile|registers[8][5]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][5]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][5] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
cycloneive_lcell_comb \RegisterFile|Mux58~0 (
// Equation(s):
// \RegisterFile|Mux58~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][5]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][5]~combout )))

	.dataa(gnd),
	.datab(CurrentInstructionID[17]),
	.datac(\RegisterFile|registers[10][5]~combout ),
	.datad(\RegisterFile|registers[8][5]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux58~0 .lut_mask = 16'hF3C0;
defparam \RegisterFile|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N11
dffeas \RegisterFile|reg_2_out[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[5] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N7
dffeas \ReadData2EM[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[5] .is_wysiwyg = "true";
defparam \ReadData2EM[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \ForwardBMux|out[5]~17 (
// Equation(s):
// \ForwardBMux|out[5]~17_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\WriteRegFromPC_WB~q )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[5])))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(ReadData2EM[5]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[5]~17 .lut_mask = 16'hAAF0;
defparam \ForwardBMux|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \ForwardBMux|out[5]~18 (
// Equation(s):
// \ForwardBMux|out[5]~18_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[5]~50_combout ) # ((\Add2~6_combout  & \ForwardBMux|out[5]~17_combout )))) # (!\ForwardingUnit|ForwardB~2_combout  & (((\ForwardBMux|out[5]~17_combout ))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\RegFileWriteMux|out[5]~50_combout ),
	.datac(\Add2~6_combout ),
	.datad(\ForwardBMux|out[5]~17_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[5]~18 .lut_mask = 16'hFD88;
defparam \ForwardBMux|out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N29
cycloneive_io_ibuf \serial_in[6]~input (
	.i(serial_in[6]),
	.ibar(gnd),
	.o(\serial_in[6]~input_o ));
// synopsys translate_off
defparam \serial_in[6]~input .bus_hold = "false";
defparam \serial_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N4
cycloneive_lcell_comb \MemoryShifterOutWB[3]~1 (
// Equation(s):
// \MemoryShifterOutWB[3]~1_combout  = (\DataMemory|Equal1~5_combout ) # (!\DataMemory|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifterOutWB[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifterOutWB[3]~1 .lut_mask = 16'hF0FF;
defparam \MemoryShifterOutWB[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N6
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[6]~9 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[6]~9_combout  = (\DataMemory|Equal1~5_combout  & (!\ALU|Add0~75_combout )) # (!\DataMemory|Equal1~5_combout  & (((\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & \DataMemory|Equal0~6_combout ))))

	.dataa(\ALU|Add0~75_combout ),
	.datab(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[6]~9 .lut_mask = 16'h5C50;
defparam \MemoryShifter|MemoryShifterOut[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N16
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[6]~10 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[6]~10_combout  = (\MemoryShifterOutWB[3]~1_combout  & ((\MemoryShifter|MemoryShifterOut[6]~9_combout  & (\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 )) # (!\MemoryShifter|MemoryShifterOut[6]~9_combout  & 
// ((\serial_in[6]~input_o ))))) # (!\MemoryShifterOutWB[3]~1_combout  & (((\MemoryShifter|MemoryShifterOut[6]~9_combout ))))

	.dataa(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\serial_in[6]~input_o ),
	.datac(\MemoryShifterOutWB[3]~1_combout ),
	.datad(\MemoryShifter|MemoryShifterOut[6]~9_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[6]~10 .lut_mask = 16'hAFC0;
defparam \MemoryShifter|MemoryShifterOut[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[6]~11 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[6]~11_combout  = (!\MemoryShifterOutWB[3]~2_combout  & \MemoryShifter|MemoryShifterOut[6]~10_combout )

	.dataa(\MemoryShifterOutWB[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryShifter|MemoryShifterOut[6]~10_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[6]~11 .lut_mask = 16'h5500;
defparam \MemoryShifter|MemoryShifterOut[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N9
dffeas \MemoryShifterOutWB[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemoryShifter|MemoryShifterOut[6]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[6]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[6] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneive_lcell_comb \RegFileWriteMux|out[6]~48 (
// Equation(s):
// \RegFileWriteMux|out[6]~48_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[6]))) # (!\MemoryToRegWB~q  & (ALUResultWB[6]))))

	.dataa(\MemoryToRegWB~q ),
	.datab(ALUResultWB[6]),
	.datac(\WriteRegFromPC_WB~q ),
	.datad(MemoryShifterOutWB[6]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[6]~48 .lut_mask = 16'h0E04;
defparam \RegFileWriteMux|out[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \RegFileWriteMux|out[6]~49 (
// Equation(s):
// \RegFileWriteMux|out[6]~49_combout  = (\RegFileWriteMux|out[6]~48_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~8_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\Add2~8_combout ),
	.datad(\RegFileWriteMux|out[6]~48_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[6]~49 .lut_mask = 16'hFFC0;
defparam \RegFileWriteMux|out[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N28
cycloneive_lcell_comb \RegisterFile|registers[10][6] (
// Equation(s):
// \RegisterFile|registers[10][6]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegFileWriteMux|out[6]~49_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][6]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[10][6]~combout ),
	.datac(\RegFileWriteMux|out[6]~49_combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][6]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][6] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[10][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
cycloneive_lcell_comb \RegisterFile|registers[8][6] (
// Equation(s):
// \RegisterFile|registers[8][6]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[6]~49_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][6]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][6]~combout ),
	.datac(\RegFileWriteMux|out[6]~49_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][6]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][6] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
cycloneive_lcell_comb \RegisterFile|Mux57~0 (
// Equation(s):
// \RegisterFile|Mux57~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][6]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][6]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][6]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][6]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux57~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N17
dffeas \RegisterFile|reg_2_out[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[6] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N27
dffeas \ReadData2EM[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[6] .is_wysiwyg = "true";
defparam \ReadData2EM[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \ForwardBMux|out[6]~16 (
// Equation(s):
// \ForwardBMux|out[6]~16_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[6]~49_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[6]))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(gnd),
	.datac(ReadData2EM[6]),
	.datad(\RegFileWriteMux|out[6]~49_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[6]~16 .lut_mask = 16'hFA50;
defparam \ForwardBMux|out[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \ALU|AdderInputB[6]~38 (
// Equation(s):
// \ALU|AdderInputB[6]~38_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (JumpAddressEM[8])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[6]~16_combout )))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ALUSrcEM~q ),
	.datac(JumpAddressEM[8]),
	.datad(\ForwardBMux|out[6]~16_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[6]~38 .lut_mask = 16'h596A;
defparam \ALU|AdderInputB[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \ALU|AdderInputB[5]~39 (
// Equation(s):
// \ALU|AdderInputB[5]~39_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & ((CurrentInstructionEM[5]))) # (!\ALUSrcEM~q  & (\ForwardBMux|out[5]~18_combout ))))

	.dataa(\ALUSrcEM~q ),
	.datab(\ForwardBMux|out[5]~18_combout ),
	.datac(CurrentInstructionEM[5]),
	.datad(ALUFunctionEM[1]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[5]~39 .lut_mask = 16'h1BE4;
defparam \ALU|AdderInputB[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \ALU|AdderInputB[4]~40 (
// Equation(s):
// \ALU|AdderInputB[4]~40_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (CurrentInstructionEM[4])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[4]~19_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ALUFunctionEM[1]),
	.datac(CurrentInstructionEM[4]),
	.datad(\ForwardBMux|out[4]~19_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[4]~40 .lut_mask = 16'h396C;
defparam \ALU|AdderInputB[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
cycloneive_lcell_comb \RegisterFile|registers[20][4] (
// Equation(s):
// \RegisterFile|registers[20][4]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[4]~53_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][4]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[4]~53_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][4]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][4]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][4] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
cycloneive_lcell_comb \RegisterFile|Mux27~0 (
// Equation(s):
// \RegisterFile|Mux27~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][4]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][4]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux27~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N31
dffeas \RegisterFile|reg_1_out[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[4] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N13
dffeas \ReadData1EM[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[4] .is_wysiwyg = "true";
defparam \ReadData1EM[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \ForwardAMux|out[4]~31 (
// Equation(s):
// \ForwardAMux|out[4]~31_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\RegFileWriteMux|out[4]~53_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[4])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[4]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[4]),
	.datad(\RegFileWriteMux|out[4]~53_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[4]~31 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneive_lcell_comb \ALU|AdderInputB[3]~21 (
// Equation(s):
// \ALU|AdderInputB[3]~21_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (CurrentInstructionEM[3])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[3]~3_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ALUFunctionEM[1]),
	.datac(CurrentInstructionEM[3]),
	.datad(\ForwardBMux|out[3]~3_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[3]~21 .lut_mask = 16'h396C;
defparam \ALU|AdderInputB[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N19
dffeas \ALUResultWB[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[2] .is_wysiwyg = "true";
defparam \ALUResultWB[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \serial_in[2]~input (
	.i(serial_in[2]),
	.ibar(gnd),
	.o(\serial_in[2]~input_o ));
// synopsys translate_off
defparam \serial_in[2]~input .bus_hold = "false";
defparam \serial_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \RegisterFile|registers[10][1] (
// Equation(s):
// \RegisterFile|registers[10][1]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[1]~5_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][1]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[1]~5_combout ),
	.datac(\RegisterFile|registers[10][1]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][1]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][1] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[10][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \RegisterFile|registers[8][1] (
// Equation(s):
// \RegisterFile|registers[8][1]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[1]~5_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][1]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[1]~5_combout ),
	.datac(\RegisterFile|registers[8][1]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][1]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][1] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \RegisterFile|Mux62~0 (
// Equation(s):
// \RegisterFile|Mux62~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][1]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][1]~combout )))

	.dataa(\RegisterFile|registers[10][1]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][1]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux62~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \RegisterFile|reg_2_out[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[1] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N21
dffeas \ReadData2EM[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[1] .is_wysiwyg = "true";
defparam \ReadData2EM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneive_lcell_comb \ForwardBMux|out[1]~1 (
// Equation(s):
// \ForwardBMux|out[1]~1_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[1]~5_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[1])))

	.dataa(gnd),
	.datab(\RegFileWriteMux|out[1]~5_combout ),
	.datac(ReadData2EM[1]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[1]~1 .lut_mask = 16'hCCF0;
defparam \ForwardBMux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \RegisterFile|registers[20][27] (
// Equation(s):
// \RegisterFile|registers[20][27]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\DataMemory|stack_seg|Selector4~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & 
// ((\RegisterFile|registers[20][27]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\DataMemory|stack_seg|Selector4~0_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][27]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][27]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][27] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \RegisterFile|Mux4~0 (
// Equation(s):
// \RegisterFile|Mux4~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][27]~combout )

	.dataa(CurrentInstructionID[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][27]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux4~0 .lut_mask = 16'hAA00;
defparam \RegisterFile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \RegisterFile|reg_1_out[27] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[27] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \ReadData1EM[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[27] .is_wysiwyg = "true";
defparam \ReadData1EM[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \ForwardAMux|out[27]~8 (
// Equation(s):
// \ForwardAMux|out[27]~8_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\DataMemory|stack_seg|Selector4~0_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[27])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[27]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[27]),
	.datad(\DataMemory|stack_seg|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[27]~8 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \ALUMux|out[27]~31 (
// Equation(s):
// \ALUMux|out[27]~31_combout  = (ReadData2EM[27] & (!\ALUSrcEM~q  & !\ForwardingUnit|ForwardB~2_combout ))

	.dataa(gnd),
	.datab(ReadData2EM[27]),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[27]~31 .lut_mask = 16'h000C;
defparam \ALUMux|out[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \ALUMux|out[27]~32 (
// Equation(s):
// \ALUMux|out[27]~32_combout  = (\ALUMux|out[16]~20_combout ) # ((\ALUMux|out[27]~31_combout ) # ((\ALUMux|out[24]~22_combout  & \DataMemory|stack_seg|Selector4~0_combout )))

	.dataa(\ALUMux|out[16]~20_combout ),
	.datab(\ALUMux|out[24]~22_combout ),
	.datac(\ALUMux|out[27]~31_combout ),
	.datad(\DataMemory|stack_seg|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[27]~32 .lut_mask = 16'hFEFA;
defparam \ALUMux|out[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \ALU|Add0~86 (
// Equation(s):
// \ALU|Add0~86_combout  = (\ForwardAMux|out[27]~8_combout  & (ALUFunctionEM[1] $ (((\ALUMux|out[27]~32_combout ) # (ALUFunctionEM[0]))))) # (!\ForwardAMux|out[27]~8_combout  & ((ALUFunctionEM[1] & (\ALUMux|out[27]~32_combout  $ (ALUFunctionEM[0]))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[27]~32_combout  & ALUFunctionEM[0]))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ForwardAMux|out[27]~8_combout ),
	.datac(\ALUMux|out[27]~32_combout ),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~86 .lut_mask = 16'h5668;
defparam \ALU|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \ALU|AdderInputB[27]~26 (
// Equation(s):
// \ALU|AdderInputB[27]~26_combout  = ALUFunctionEM[1] $ (\ALUMux|out[27]~32_combout )

	.dataa(ALUFunctionEM[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUMux|out[27]~32_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[27]~26 .lut_mask = 16'h55AA;
defparam \ALU|AdderInputB[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \ALUMux|out[21]~59 (
// Equation(s):
// \ALUMux|out[21]~59_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[21]~6_combout )))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(\ALUSrcEM~q ),
	.datac(\ForwardBMux|out[21]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux|out[21]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[21]~59 .lut_mask = 16'hB8B8;
defparam \ALUMux|out[21]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneive_lcell_comb \RegisterFile|registers[20][21] (
// Equation(s):
// \RegisterFile|registers[20][21]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegFileWriteMux|out[21]~21_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegisterFile|registers[20][21]~combout 
// ))))

	.dataa(\RegisterFile|registers[20][21]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegFileWriteMux|out[21]~21_combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][21]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][21] .lut_mask = 16'h3022;
defparam \RegisterFile|registers[20][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneive_lcell_comb \RegisterFile|Mux10~0 (
// Equation(s):
// \RegisterFile|Mux10~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][21]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][21]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux10~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N9
dffeas \RegisterFile|reg_1_out[21] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[21] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \ReadData1EM[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[21] .is_wysiwyg = "true";
defparam \ReadData1EM[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \ForwardAMux|out[21]~14 (
// Equation(s):
// \ForwardAMux|out[21]~14_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[21]~21_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[21])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[21]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[21]),
	.datad(\RegFileWriteMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[21]~14 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \ALU|Add0~90 (
// Equation(s):
// \ALU|Add0~90_combout  = (\ALU|Equal3~0_combout  & (ALUFunctionEM[0] & ALUFunctionEM[1]))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(ALUFunctionEM[0]),
	.datac(ALUFunctionEM[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~90 .lut_mask = 16'h8080;
defparam \ALU|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneive_lcell_comb \ALU|Add0~118 (
// Equation(s):
// \ALU|Add0~118_combout  = (\ForwardAMux|out[21]~14_combout  & (\ALU|O_out~0_combout )) # (!\ForwardAMux|out[21]~14_combout  & (((\ALU|Add0~90_combout  & !\ALUMux|out[21]~59_combout ))))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ALU|Add0~90_combout ),
	.datac(\ForwardAMux|out[21]~14_combout ),
	.datad(\ALUMux|out[21]~59_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~118 .lut_mask = 16'hA0AC;
defparam \ALU|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \ALU|Add0~92 (
// Equation(s):
// \ALU|Add0~92_combout  = (\ALU|Equal3~0_combout  & (!ALUFunctionEM[0] & ALUFunctionEM[1]))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(ALUFunctionEM[0]),
	.datac(ALUFunctionEM[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~92 .lut_mask = 16'h2020;
defparam \ALU|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneive_lcell_comb \ALU|Add0~119 (
// Equation(s):
// \ALU|Add0~119_combout  = (\ALU|Add0~118_combout ) # ((\ALU|Add0~92_combout  & (\ALUMux|out[21]~59_combout  $ (\ForwardAMux|out[21]~14_combout ))))

	.dataa(\ALUMux|out[21]~59_combout ),
	.datab(\ForwardAMux|out[21]~14_combout ),
	.datac(\ALU|Add0~118_combout ),
	.datad(\ALU|Add0~92_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~119 .lut_mask = 16'hF6F0;
defparam \ALU|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \ALU|Add0~88 (
// Equation(s):
// \ALU|Add0~88_combout  = (!ALUFunctionEM[1] & \ALU|Equal3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(ALUFunctionEM[1]),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~88 .lut_mask = 16'h0F00;
defparam \ALU|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \ALU|Add0~117 (
// Equation(s):
// \ALU|Add0~117_combout  = (\ALU|Add0~88_combout  & ((\ALUMux|out[21]~59_combout  & ((\ForwardAMux|out[21]~14_combout ) # (ALUFunctionEM[0]))) # (!\ALUMux|out[21]~59_combout  & (\ForwardAMux|out[21]~14_combout  & ALUFunctionEM[0]))))

	.dataa(\ALUMux|out[21]~59_combout ),
	.datab(\ForwardAMux|out[21]~14_combout ),
	.datac(\ALU|Add0~88_combout ),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~117 .lut_mask = 16'hE080;
defparam \ALU|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \ALU|AdderInputB[21]~43 (
// Equation(s):
// \ALU|AdderInputB[21]~43_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & ((ImmediateFunctionTypeMuxOutEM[16]))) # (!\ALUSrcEM~q  & (\ForwardBMux|out[21]~6_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ALUSrcEM~q ),
	.datac(\ForwardBMux|out[21]~6_combout ),
	.datad(ImmediateFunctionTypeMuxOutEM[16]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[21]~43 .lut_mask = 16'h569A;
defparam \ALU|AdderInputB[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \ALU|AdderInputB[20]~44 (
// Equation(s):
// \ALU|AdderInputB[20]~44_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[20]~7_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(ALUFunctionEM[1]),
	.datad(\ForwardBMux|out[20]~7_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[20]~44 .lut_mask = 16'h2D78;
defparam \ALU|AdderInputB[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N18
cycloneive_lcell_comb \RegisterFile|registers[20][20] (
// Equation(s):
// \RegisterFile|registers[20][20]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[20]~23_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][20]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[20]~23_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][20]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][20]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][20] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[20][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneive_lcell_comb \RegisterFile|Mux11~0 (
// Equation(s):
// \RegisterFile|Mux11~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][20]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][20]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux11~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N1
dffeas \RegisterFile|reg_1_out[20] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[20] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N5
dffeas \ReadData1EM[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[20] .is_wysiwyg = "true";
defparam \ReadData1EM[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneive_lcell_comb \ForwardAMux|out[20]~15 (
// Equation(s):
// \ForwardAMux|out[20]~15_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\RegFileWriteMux|out[20]~23_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[20])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[20]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[20]),
	.datad(\RegFileWriteMux|out[20]~23_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[20]~15 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N10
cycloneive_lcell_comb \RegisterFile|registers[20][19] (
// Equation(s):
// \RegisterFile|registers[20][19]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegFileWriteMux|out[19]~25_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegisterFile|registers[20][19]~combout 
// ))))

	.dataa(\RegisterFile|registers[20][19]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegFileWriteMux|out[19]~25_combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][19]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][19] .lut_mask = 16'h3022;
defparam \RegisterFile|registers[20][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N20
cycloneive_lcell_comb \RegisterFile|Mux12~0 (
// Equation(s):
// \RegisterFile|Mux12~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][19]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][19]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux12~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N21
dffeas \RegisterFile|reg_1_out[19] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[19] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N13
dffeas \ReadData1EM[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[19] .is_wysiwyg = "true";
defparam \ReadData1EM[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \ForwardAMux|out[19]~16 (
// Equation(s):
// \ForwardAMux|out[19]~16_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\RegFileWriteMux|out[19]~25_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[19])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[19]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[19]),
	.datad(\RegFileWriteMux|out[19]~25_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[19]~16 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneive_lcell_comb \ALU|AdderInputB[19]~45 (
// Equation(s):
// \ALU|AdderInputB[19]~45_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[19]~8_combout )))))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(ALUFunctionEM[1]),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardBMux|out[19]~8_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[19]~45 .lut_mask = 16'h636C;
defparam \ALU|AdderInputB[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \ALU|AdderInputB[18]~46 (
// Equation(s):
// \ALU|AdderInputB[18]~46_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[18]~9_combout )))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ALUSrcEM~q ),
	.datac(ImmediateFunctionTypeMuxOutEM[16]),
	.datad(\ForwardBMux|out[18]~9_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[18]~46 .lut_mask = 16'h596A;
defparam \ALU|AdderInputB[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_lcell_comb \ALUMux|out[17]~55 (
// Equation(s):
// \ALUMux|out[17]~55_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[17]~10_combout )))

	.dataa(\ALUSrcEM~q ),
	.datab(gnd),
	.datac(ImmediateFunctionTypeMuxOutEM[16]),
	.datad(\ForwardBMux|out[17]~10_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[17]~55 .lut_mask = 16'hF5A0;
defparam \ALUMux|out[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N20
cycloneive_lcell_comb \RegisterFile|registers[20][17] (
// Equation(s):
// \RegisterFile|registers[20][17]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegFileWriteMux|out[17]~29_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegisterFile|registers[20][17]~combout 
// ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[20][17]~combout ),
	.datac(\RegFileWriteMux|out[17]~29_combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][17]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][17] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[20][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N24
cycloneive_lcell_comb \RegisterFile|Mux14~0 (
// Equation(s):
// \RegisterFile|Mux14~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][17]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][17]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux14~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N25
dffeas \RegisterFile|reg_1_out[17] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[17] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N23
dffeas \ReadData1EM[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[17] .is_wysiwyg = "true";
defparam \ReadData1EM[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneive_lcell_comb \ForwardAMux|out[17]~18 (
// Equation(s):
// \ForwardAMux|out[17]~18_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\RegFileWriteMux|out[17]~29_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[17])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[17]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[17]),
	.datad(\RegFileWriteMux|out[17]~29_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[17]~18 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneive_lcell_comb \ALU|Add0~102 (
// Equation(s):
// \ALU|Add0~102_combout  = (\ForwardAMux|out[17]~18_combout  & (\ALU|O_out~0_combout )) # (!\ForwardAMux|out[17]~18_combout  & (((\ALU|Add0~90_combout  & !\ALUMux|out[17]~55_combout ))))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ALU|Add0~90_combout ),
	.datac(\ForwardAMux|out[17]~18_combout ),
	.datad(\ALUMux|out[17]~55_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~102 .lut_mask = 16'hA0AC;
defparam \ALU|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneive_lcell_comb \ALU|Add0~103 (
// Equation(s):
// \ALU|Add0~103_combout  = (\ALU|Add0~102_combout ) # ((\ALU|Add0~92_combout  & (\ALUMux|out[17]~55_combout  $ (\ForwardAMux|out[17]~18_combout ))))

	.dataa(\ALU|Add0~92_combout ),
	.datab(\ALUMux|out[17]~55_combout ),
	.datac(\ALU|Add0~102_combout ),
	.datad(\ForwardAMux|out[17]~18_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~103 .lut_mask = 16'hF2F8;
defparam \ALU|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneive_lcell_comb \ALU|Add0~101 (
// Equation(s):
// \ALU|Add0~101_combout  = (\ALU|Add0~88_combout  & ((ALUFunctionEM[0] & ((\ForwardAMux|out[17]~18_combout ) # (\ALUMux|out[17]~55_combout ))) # (!ALUFunctionEM[0] & (\ForwardAMux|out[17]~18_combout  & \ALUMux|out[17]~55_combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(\ForwardAMux|out[17]~18_combout ),
	.datac(\ALUMux|out[17]~55_combout ),
	.datad(\ALU|Add0~88_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~101 .lut_mask = 16'hE800;
defparam \ALU|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y18_N0
cycloneive_ram_block \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\DataMemory|data_seg|mem0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|data_seg|mem0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ForwardBMux|out[17]~10_combout ,\ForwardBMux|out[16]~12_combout ,\ForwardBMux|out[15]~13_combout ,\ForwardBMux|out[14]~14_combout ,\ForwardBMux|out[13]~15_combout ,\ForwardBMux|out[12]~20_combout ,\ForwardBMux|out[11]~21_combout ,\ForwardBMux|out[10]~22_combout ,
\ForwardBMux|out[9]~23_combout }),
	.portaaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .init_file = "db/processor.ram1_async_memory_3ca116a3.hdl.mif";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_5ii1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cycloneive_ram_block \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\DataMemory|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ForwardBMux|out[17]~10_combout ,\ForwardBMux|out[16]~12_combout ,\ForwardBMux|out[15]~13_combout ,\ForwardBMux|out[14]~14_combout ,\ForwardBMux|out[13]~15_combout ,\ForwardBMux|out[12]~20_combout ,\ForwardBMux|out[11]~21_combout ,\ForwardBMux|out[10]~22_combout ,
\ForwardBMux|out[9]~23_combout }),
	.portaaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
cycloneive_lcell_comb \DataMemory|Selector16~0 (
// Equation(s):
// \DataMemory|Selector16~0_combout  = (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7  & (\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7  & (\DataMemory|Equal1~6_combout )))

	.dataa(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector16~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N23
dffeas \MemoryShifterOutWB[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[15]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[15] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
cycloneive_lcell_comb \RegisterFile|registers[20][15] (
// Equation(s):
// \RegisterFile|registers[20][15]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[15]~33_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][15]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[15]~33_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][15]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][15]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][15] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[20][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
cycloneive_lcell_comb \RegisterFile|Mux16~0 (
// Equation(s):
// \RegisterFile|Mux16~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][15]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][15]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux16~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N27
dffeas \RegisterFile|reg_1_out[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[15] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N15
dffeas \ReadData1EM[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[15] .is_wysiwyg = "true";
defparam \ReadData1EM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \ForwardAMux|out[15]~20 (
// Equation(s):
// \ForwardAMux|out[15]~20_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & (\RegFileWriteMux|out[15]~33_combout )) # (!\RegWriteEnableWB~q  & ((ReadData1EM[15]))))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[15]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegFileWriteMux|out[15]~33_combout ),
	.datac(ReadData1EM[15]),
	.datad(\RegWriteEnableWB~q ),
	.cin(gnd),
	.combout(\ForwardAMux|out[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[15]~20 .lut_mask = 16'hD8F0;
defparam \ForwardAMux|out[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \ALUMux|out[15]~62 (
// Equation(s):
// \ALUMux|out[15]~62_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[15]~13_combout )))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(gnd),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardBMux|out[15]~13_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[15]~62 .lut_mask = 16'hAFA0;
defparam \ALUMux|out[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \ALU|Add0~136 (
// Equation(s):
// \ALU|Add0~136_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ALUMux|out[15]~62_combout ) # (\ForwardAMux|out[15]~20_combout ))))) # (!ALUFunctionEM[0] & ((\ALUMux|out[15]~62_combout  & (ALUFunctionEM[1] $ (\ForwardAMux|out[15]~20_combout ))) # 
// (!\ALUMux|out[15]~62_combout  & (ALUFunctionEM[1] & \ForwardAMux|out[15]~20_combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(\ALUMux|out[15]~62_combout ),
	.datac(ALUFunctionEM[1]),
	.datad(\ForwardAMux|out[15]~20_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~136 .lut_mask = 16'h1E68;
defparam \ALU|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \ALU|Add0~137 (
// Equation(s):
// \ALU|Add0~137_combout  = (\ForwardAMux|out[15]~20_combout  & ((\ALU|O_out~0_combout ) # ((\ALU|Add0~136_combout  & \ALU|Equal3~0_combout )))) # (!\ForwardAMux|out[15]~20_combout  & (\ALU|Add0~136_combout  & ((\ALU|Equal3~0_combout ))))

	.dataa(\ForwardAMux|out[15]~20_combout ),
	.datab(\ALU|Add0~136_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~137 .lut_mask = 16'hECA0;
defparam \ALU|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneive_lcell_comb \ALU|AdderInputB[15]~49 (
// Equation(s):
// \ALU|AdderInputB[15]~49_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[15]~13_combout )))))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(ALUFunctionEM[1]),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardBMux|out[15]~13_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[15]~49 .lut_mask = 16'h636C;
defparam \ALU|AdderInputB[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \ALU|Add0~39 (
// Equation(s):
// \ALU|Add0~39_combout  = (\ALU|AdderInputB[14]~30_combout  & ((\ForwardAMux|out[14]~21_combout  & (\ALU|Add0~38  & VCC)) # (!\ForwardAMux|out[14]~21_combout  & (!\ALU|Add0~38 )))) # (!\ALU|AdderInputB[14]~30_combout  & ((\ForwardAMux|out[14]~21_combout  & 
// (!\ALU|Add0~38 )) # (!\ForwardAMux|out[14]~21_combout  & ((\ALU|Add0~38 ) # (GND)))))
// \ALU|Add0~40  = CARRY((\ALU|AdderInputB[14]~30_combout  & (!\ForwardAMux|out[14]~21_combout  & !\ALU|Add0~38 )) # (!\ALU|AdderInputB[14]~30_combout  & ((!\ALU|Add0~38 ) # (!\ForwardAMux|out[14]~21_combout ))))

	.dataa(\ALU|AdderInputB[14]~30_combout ),
	.datab(\ForwardAMux|out[14]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~38 ),
	.combout(\ALU|Add0~39_combout ),
	.cout(\ALU|Add0~40 ));
// synopsys translate_off
defparam \ALU|Add0~39 .lut_mask = 16'h9617;
defparam \ALU|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \ALU|Add0~41 (
// Equation(s):
// \ALU|Add0~41_combout  = ((\ForwardAMux|out[15]~20_combout  $ (\ALU|AdderInputB[15]~49_combout  $ (!\ALU|Add0~40 )))) # (GND)
// \ALU|Add0~42  = CARRY((\ForwardAMux|out[15]~20_combout  & ((\ALU|AdderInputB[15]~49_combout ) # (!\ALU|Add0~40 ))) # (!\ForwardAMux|out[15]~20_combout  & (\ALU|AdderInputB[15]~49_combout  & !\ALU|Add0~40 )))

	.dataa(\ForwardAMux|out[15]~20_combout ),
	.datab(\ALU|AdderInputB[15]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~40 ),
	.combout(\ALU|Add0~41_combout ),
	.cout(\ALU|Add0~42 ));
// synopsys translate_off
defparam \ALU|Add0~41 .lut_mask = 16'h698E;
defparam \ALU|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \ALU|Add0~138 (
// Equation(s):
// \ALU|Add0~138_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~41_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~137_combout ))

	.dataa(\ALU|Add0~137_combout ),
	.datab(gnd),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~41_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~138 .lut_mask = 16'hFA0A;
defparam \ALU|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N25
dffeas \ALUResultWB[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[15] .is_wysiwyg = "true";
defparam \ALUResultWB[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \RegFileWriteMux|out[15]~32 (
// Equation(s):
// \RegFileWriteMux|out[15]~32_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[15])) # (!\MemoryToRegWB~q  & ((ALUResultWB[15])))))

	.dataa(MemoryShifterOutWB[15]),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(ALUResultWB[15]),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[15]~32 .lut_mask = 16'h2230;
defparam \RegFileWriteMux|out[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \ALU|Add0~37 (
// Equation(s):
// \ALU|Add0~37_combout  = ((\ForwardAMux|out[13]~22_combout  $ (\ALU|AdderInputB[13]~31_combout  $ (!\ALU|Add0~36 )))) # (GND)
// \ALU|Add0~38  = CARRY((\ForwardAMux|out[13]~22_combout  & ((\ALU|AdderInputB[13]~31_combout ) # (!\ALU|Add0~36 ))) # (!\ForwardAMux|out[13]~22_combout  & (\ALU|AdderInputB[13]~31_combout  & !\ALU|Add0~36 )))

	.dataa(\ForwardAMux|out[13]~22_combout ),
	.datab(\ALU|AdderInputB[13]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~36 ),
	.combout(\ALU|Add0~37_combout ),
	.cout(\ALU|Add0~38 ));
// synopsys translate_off
defparam \ALU|Add0~37 .lut_mask = 16'h698E;
defparam \ALU|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \ALUMux|out[13]~49 (
// Equation(s):
// \ALUMux|out[13]~49_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[13]~15_combout )))

	.dataa(\ALUSrcEM~q ),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(gnd),
	.datad(\ForwardBMux|out[13]~15_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[13]~49 .lut_mask = 16'hDD88;
defparam \ALUMux|out[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \ALU|Add0~142 (
// Equation(s):
// \ALU|Add0~142_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ALUMux|out[13]~49_combout ) # (\ForwardAMux|out[13]~22_combout ))))) # (!ALUFunctionEM[0] & ((ALUFunctionEM[1] & (\ALUMux|out[13]~49_combout  $ (\ForwardAMux|out[13]~22_combout ))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[13]~49_combout  & \ForwardAMux|out[13]~22_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(ALUFunctionEM[0]),
	.datac(\ALUMux|out[13]~49_combout ),
	.datad(\ForwardAMux|out[13]~22_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~142 .lut_mask = 16'h5668;
defparam \ALU|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneive_lcell_comb \ALU|Add0~143 (
// Equation(s):
// \ALU|Add0~143_combout  = (\ALU|O_out~0_combout  & ((\ForwardAMux|out[13]~22_combout ) # ((\ALU|Equal3~0_combout  & \ALU|Add0~142_combout )))) # (!\ALU|O_out~0_combout  & (((\ALU|Equal3~0_combout  & \ALU|Add0~142_combout ))))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ForwardAMux|out[13]~22_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|Add0~142_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~143 .lut_mask = 16'hF888;
defparam \ALU|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneive_lcell_comb \ALU|Add0~144 (
// Equation(s):
// \ALU|Add0~144_combout  = (\ALU|Equal2~0_combout  & (\ALU|Add0~37_combout )) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~143_combout )))

	.dataa(gnd),
	.datab(\ALU|Add0~37_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~143_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~144 .lut_mask = 16'hCFC0;
defparam \ALU|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \ALU|Add0~35 (
// Equation(s):
// \ALU|Add0~35_combout  = (\ForwardAMux|out[12]~23_combout  & ((\ALU|AdderInputB[12]~32_combout  & (\ALU|Add0~34  & VCC)) # (!\ALU|AdderInputB[12]~32_combout  & (!\ALU|Add0~34 )))) # (!\ForwardAMux|out[12]~23_combout  & ((\ALU|AdderInputB[12]~32_combout  & 
// (!\ALU|Add0~34 )) # (!\ALU|AdderInputB[12]~32_combout  & ((\ALU|Add0~34 ) # (GND)))))
// \ALU|Add0~36  = CARRY((\ForwardAMux|out[12]~23_combout  & (!\ALU|AdderInputB[12]~32_combout  & !\ALU|Add0~34 )) # (!\ForwardAMux|out[12]~23_combout  & ((!\ALU|Add0~34 ) # (!\ALU|AdderInputB[12]~32_combout ))))

	.dataa(\ForwardAMux|out[12]~23_combout ),
	.datab(\ALU|AdderInputB[12]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~34 ),
	.combout(\ALU|Add0~35_combout ),
	.cout(\ALU|Add0~36 ));
// synopsys translate_off
defparam \ALU|Add0~35 .lut_mask = 16'h9617;
defparam \ALU|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \ALU|Add0~145 (
// Equation(s):
// \ALU|Add0~145_combout  = (\ForwardAMux|out[12]~23_combout  & (ALUFunctionEM[1] $ (((ALUFunctionEM[0]) # (\ALUMux|out[12]~39_combout ))))) # (!\ForwardAMux|out[12]~23_combout  & ((ALUFunctionEM[1] & (ALUFunctionEM[0] $ (\ALUMux|out[12]~39_combout ))) # 
// (!ALUFunctionEM[1] & (ALUFunctionEM[0] & \ALUMux|out[12]~39_combout ))))

	.dataa(\ForwardAMux|out[12]~23_combout ),
	.datab(ALUFunctionEM[1]),
	.datac(ALUFunctionEM[0]),
	.datad(\ALUMux|out[12]~39_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~145 .lut_mask = 16'h3668;
defparam \ALU|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \ALU|Add0~146 (
// Equation(s):
// \ALU|Add0~146_combout  = (\ForwardAMux|out[12]~23_combout  & ((\ALU|O_out~0_combout ) # ((\ALU|Add0~145_combout  & \ALU|Equal3~0_combout )))) # (!\ForwardAMux|out[12]~23_combout  & (\ALU|Add0~145_combout  & ((\ALU|Equal3~0_combout ))))

	.dataa(\ForwardAMux|out[12]~23_combout ),
	.datab(\ALU|Add0~145_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~146 .lut_mask = 16'hECA0;
defparam \ALU|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneive_lcell_comb \ALU|Add0~147 (
// Equation(s):
// \ALU|Add0~147_combout  = (\ALU|Equal2~0_combout  & (\ALU|Add0~35_combout )) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~146_combout )))

	.dataa(\ALU|Add0~35_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~146_combout ),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~147 .lut_mask = 16'hAAF0;
defparam \ALU|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \ALU|Add0~31 (
// Equation(s):
// \ALU|Add0~31_combout  = (\ALU|AdderInputB[10]~34_combout  & ((\ForwardAMux|out[10]~25_combout  & (\ALU|Add0~30  & VCC)) # (!\ForwardAMux|out[10]~25_combout  & (!\ALU|Add0~30 )))) # (!\ALU|AdderInputB[10]~34_combout  & ((\ForwardAMux|out[10]~25_combout  & 
// (!\ALU|Add0~30 )) # (!\ForwardAMux|out[10]~25_combout  & ((\ALU|Add0~30 ) # (GND)))))
// \ALU|Add0~32  = CARRY((\ALU|AdderInputB[10]~34_combout  & (!\ForwardAMux|out[10]~25_combout  & !\ALU|Add0~30 )) # (!\ALU|AdderInputB[10]~34_combout  & ((!\ALU|Add0~30 ) # (!\ForwardAMux|out[10]~25_combout ))))

	.dataa(\ALU|AdderInputB[10]~34_combout ),
	.datab(\ForwardAMux|out[10]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~30 ),
	.combout(\ALU|Add0~31_combout ),
	.cout(\ALU|Add0~32 ));
// synopsys translate_off
defparam \ALU|Add0~31 .lut_mask = 16'h9617;
defparam \ALU|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \PCFromRegisterMux|out[10]~2 (
// Equation(s):
// \PCFromRegisterMux|out[10]~2_combout  = (\JumpEM~q  & ((\ALU|Equal2~0_combout  & ((\ALU|Add0~31_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~152_combout ))))

	.dataa(\ALU|Add0~152_combout ),
	.datab(\ALU|Equal2~0_combout ),
	.datac(\ALU|Add0~31_combout ),
	.datad(\JumpEM~q ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[10]~2 .lut_mask = 16'hE200;
defparam \PCFromRegisterMux|out[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_combout  = ((\ALU|AdderInputB[9]~35_combout  $ (\ForwardAMux|out[9]~26_combout  $ (!\ALU|Add0~28 )))) # (GND)
// \ALU|Add0~30  = CARRY((\ALU|AdderInputB[9]~35_combout  & ((\ForwardAMux|out[9]~26_combout ) # (!\ALU|Add0~28 ))) # (!\ALU|AdderInputB[9]~35_combout  & (\ForwardAMux|out[9]~26_combout  & !\ALU|Add0~28 )))

	.dataa(\ALU|AdderInputB[9]~35_combout ),
	.datab(\ForwardAMux|out[9]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~28 ),
	.combout(\ALU|Add0~29_combout ),
	.cout(\ALU|Add0~30 ));
// synopsys translate_off
defparam \ALU|Add0~29 .lut_mask = 16'h698E;
defparam \ALU|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \PCFromRegisterMux|out[9]~0 (
// Equation(s):
// \PCFromRegisterMux|out[9]~0_combout  = (\JumpEM~q  & ((\ALU|Equal2~0_combout  & ((\ALU|Add0~29_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~155_combout ))))

	.dataa(\ALU|Add0~155_combout ),
	.datab(\ALU|Equal2~0_combout ),
	.datac(\ALU|Add0~29_combout ),
	.datad(\JumpEM~q ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[9]~0 .lut_mask = 16'hE200;
defparam \PCFromRegisterMux|out[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \BranchAddress[9]~14 (
// Equation(s):
// \BranchAddress[9]~14_combout  = (NextPCEM[9] & (!\BranchAddress[8]~13 )) # (!NextPCEM[9] & ((\BranchAddress[8]~13 ) # (GND)))
// \BranchAddress[9]~15  = CARRY((!\BranchAddress[8]~13 ) # (!NextPCEM[9]))

	.dataa(gnd),
	.datab(NextPCEM[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[8]~13 ),
	.combout(\BranchAddress[9]~14_combout ),
	.cout(\BranchAddress[9]~15 ));
// synopsys translate_off
defparam \BranchAddress[9]~14 .lut_mask = 16'h3C3F;
defparam \BranchAddress[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \PCFromRegisterMux|out[9]~1 (
// Equation(s):
// \PCFromRegisterMux|out[9]~1_combout  = (!\JumpEM~q  & ((\comb~3_combout  & (\NextPC[9]~14_combout )) # (!\comb~3_combout  & ((\BranchAddress[9]~14_combout )))))

	.dataa(\NextPC[9]~14_combout ),
	.datab(\JumpEM~q ),
	.datac(\BranchAddress[9]~14_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[9]~1 .lut_mask = 16'h2230;
defparam \PCFromRegisterMux|out[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = (\reset~input_o ) # ((\PCFromRegisterMux|out[9]~0_combout ) # (\PCFromRegisterMux|out[9]~1_combout ))

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\PCFromRegisterMux|out[9]~0_combout ),
	.datad(\PCFromRegisterMux|out[9]~1_combout ),
	.cin(gnd),
	.combout(\PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC~15 .lut_mask = 16'hFFFC;
defparam \PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \PC[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N16
cycloneive_lcell_comb \NextPC[9]~14 (
// Equation(s):
// \NextPC[9]~14_combout  = (PC[9] & (!\NextPC[8]~13 )) # (!PC[9] & ((\NextPC[8]~13 ) # (GND)))
// \NextPC[9]~15  = CARRY((!\NextPC[8]~13 ) # (!PC[9]))

	.dataa(PC[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[8]~13 ),
	.combout(\NextPC[9]~14_combout ),
	.cout(\NextPC[9]~15 ));
// synopsys translate_off
defparam \NextPC[9]~14 .lut_mask = 16'h5A5F;
defparam \NextPC[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N17
dffeas \NextPCID[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[9]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[9] .is_wysiwyg = "true";
defparam \NextPCID[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \NextPCEM[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[9] .is_wysiwyg = "true";
defparam \NextPCEM[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \BranchAddress[10]~16 (
// Equation(s):
// \BranchAddress[10]~16_combout  = (NextPCEM[10] & (\BranchAddress[9]~15  $ (GND))) # (!NextPCEM[10] & (!\BranchAddress[9]~15  & VCC))
// \BranchAddress[10]~17  = CARRY((NextPCEM[10] & !\BranchAddress[9]~15 ))

	.dataa(gnd),
	.datab(NextPCEM[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[9]~15 ),
	.combout(\BranchAddress[10]~16_combout ),
	.cout(\BranchAddress[10]~17 ));
// synopsys translate_off
defparam \BranchAddress[10]~16 .lut_mask = 16'hC30C;
defparam \BranchAddress[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \PCFromRegisterMux|out[10]~3 (
// Equation(s):
// \PCFromRegisterMux|out[10]~3_combout  = (!\JumpEM~q  & ((\comb~3_combout  & (\NextPC[10]~16_combout )) # (!\comb~3_combout  & ((\BranchAddress[10]~16_combout )))))

	.dataa(\NextPC[10]~16_combout ),
	.datab(\JumpEM~q ),
	.datac(\BranchAddress[10]~16_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[10]~3 .lut_mask = 16'h2230;
defparam \PCFromRegisterMux|out[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = (\PCFromRegisterMux|out[10]~2_combout ) # ((\PCFromRegisterMux|out[10]~3_combout ) # (\reset~input_o ))

	.dataa(gnd),
	.datab(\PCFromRegisterMux|out[10]~2_combout ),
	.datac(\PCFromRegisterMux|out[10]~3_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \PC~20 .lut_mask = 16'hFFFC;
defparam \PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \PC[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cycloneive_lcell_comb \NextPC[10]~16 (
// Equation(s):
// \NextPC[10]~16_combout  = (PC[10] & (\NextPC[9]~15  $ (GND))) # (!PC[10] & (!\NextPC[9]~15  & VCC))
// \NextPC[10]~17  = CARRY((PC[10] & !\NextPC[9]~15 ))

	.dataa(PC[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[9]~15 ),
	.combout(\NextPC[10]~16_combout ),
	.cout(\NextPC[10]~17 ));
// synopsys translate_off
defparam \NextPC[10]~16 .lut_mask = 16'hA50A;
defparam \NextPC[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N19
dffeas \NextPCID[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[10]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[10] .is_wysiwyg = "true";
defparam \NextPCID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \NextPCEM[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[10] .is_wysiwyg = "true";
defparam \NextPCEM[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \BranchAddress[11]~18 (
// Equation(s):
// \BranchAddress[11]~18_combout  = (NextPCEM[11] & (!\BranchAddress[10]~17 )) # (!NextPCEM[11] & ((\BranchAddress[10]~17 ) # (GND)))
// \BranchAddress[11]~19  = CARRY((!\BranchAddress[10]~17 ) # (!NextPCEM[11]))

	.dataa(gnd),
	.datab(NextPCEM[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[10]~17 ),
	.combout(\BranchAddress[11]~18_combout ),
	.cout(\BranchAddress[11]~19 ));
// synopsys translate_off
defparam \BranchAddress[11]~18 .lut_mask = 16'h3C3F;
defparam \BranchAddress[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \BranchAddress[12]~20 (
// Equation(s):
// \BranchAddress[12]~20_combout  = (NextPCEM[12] & (\BranchAddress[11]~19  $ (GND))) # (!NextPCEM[12] & (!\BranchAddress[11]~19  & VCC))
// \BranchAddress[12]~21  = CARRY((NextPCEM[12] & !\BranchAddress[11]~19 ))

	.dataa(NextPCEM[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[11]~19 ),
	.combout(\BranchAddress[12]~20_combout ),
	.cout(\BranchAddress[12]~21 ));
// synopsys translate_off
defparam \BranchAddress[12]~20 .lut_mask = 16'hA50A;
defparam \BranchAddress[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = (!\JumpEM~q  & ((\comb~3_combout  & (\NextPC[12]~20_combout )) # (!\comb~3_combout  & ((\BranchAddress[12]~20_combout )))))

	.dataa(\JumpEM~q ),
	.datab(\NextPC[12]~20_combout ),
	.datac(\BranchAddress[12]~20_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~51_combout ),
	.cout());
// synopsys translate_off
defparam \PC~51 .lut_mask = 16'h4450;
defparam \PC~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \PC~52 (
// Equation(s):
// \PC~52_combout  = (\reset~input_o ) # ((\PC~51_combout ) # ((\ALU|Add0~147_combout  & \JumpEM~q )))

	.dataa(\reset~input_o ),
	.datab(\ALU|Add0~147_combout ),
	.datac(\JumpEM~q ),
	.datad(\PC~51_combout ),
	.cin(gnd),
	.combout(\PC~52_combout ),
	.cout());
// synopsys translate_off
defparam \PC~52 .lut_mask = 16'hFFEA;
defparam \PC~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \PC[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N20
cycloneive_lcell_comb \NextPC[11]~18 (
// Equation(s):
// \NextPC[11]~18_combout  = (PC[11] & (!\NextPC[10]~17 )) # (!PC[11] & ((\NextPC[10]~17 ) # (GND)))
// \NextPC[11]~19  = CARRY((!\NextPC[10]~17 ) # (!PC[11]))

	.dataa(PC[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[10]~17 ),
	.combout(\NextPC[11]~18_combout ),
	.cout(\NextPC[11]~19 ));
// synopsys translate_off
defparam \NextPC[11]~18 .lut_mask = 16'h5A5F;
defparam \NextPC[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N22
cycloneive_lcell_comb \NextPC[12]~20 (
// Equation(s):
// \NextPC[12]~20_combout  = (PC[12] & (\NextPC[11]~19  $ (GND))) # (!PC[12] & (!\NextPC[11]~19  & VCC))
// \NextPC[12]~21  = CARRY((PC[12] & !\NextPC[11]~19 ))

	.dataa(gnd),
	.datab(PC[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[11]~19 ),
	.combout(\NextPC[12]~20_combout ),
	.cout(\NextPC[12]~21 ));
// synopsys translate_off
defparam \NextPC[12]~20 .lut_mask = 16'hC30C;
defparam \NextPC[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N23
dffeas \NextPCID[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[12] .is_wysiwyg = "true";
defparam \NextPCID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \NextPCEM[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[12] .is_wysiwyg = "true";
defparam \NextPCEM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \BranchAddress[13]~22 (
// Equation(s):
// \BranchAddress[13]~22_combout  = (NextPCEM[13] & (!\BranchAddress[12]~21 )) # (!NextPCEM[13] & ((\BranchAddress[12]~21 ) # (GND)))
// \BranchAddress[13]~23  = CARRY((!\BranchAddress[12]~21 ) # (!NextPCEM[13]))

	.dataa(gnd),
	.datab(NextPCEM[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[12]~21 ),
	.combout(\BranchAddress[13]~22_combout ),
	.cout(\BranchAddress[13]~23 ));
// synopsys translate_off
defparam \BranchAddress[13]~22 .lut_mask = 16'h3C3F;
defparam \BranchAddress[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \PC~49 (
// Equation(s):
// \PC~49_combout  = (!\JumpEM~q  & ((\comb~3_combout  & ((\NextPC[13]~22_combout ))) # (!\comb~3_combout  & (\BranchAddress[13]~22_combout ))))

	.dataa(\BranchAddress[13]~22_combout ),
	.datab(\JumpEM~q ),
	.datac(\NextPC[13]~22_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~49_combout ),
	.cout());
// synopsys translate_off
defparam \PC~49 .lut_mask = 16'h3022;
defparam \PC~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \PC~50 (
// Equation(s):
// \PC~50_combout  = (\reset~input_o ) # ((\PC~49_combout ) # ((\JumpEM~q  & \ALU|Add0~144_combout )))

	.dataa(\reset~input_o ),
	.datab(\JumpEM~q ),
	.datac(\ALU|Add0~144_combout ),
	.datad(\PC~49_combout ),
	.cin(gnd),
	.combout(\PC~50_combout ),
	.cout());
// synopsys translate_off
defparam \PC~50 .lut_mask = 16'hFFEA;
defparam \PC~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \PC[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cycloneive_lcell_comb \NextPC[13]~22 (
// Equation(s):
// \NextPC[13]~22_combout  = (PC[13] & (!\NextPC[12]~21 )) # (!PC[13] & ((\NextPC[12]~21 ) # (GND)))
// \NextPC[13]~23  = CARRY((!\NextPC[12]~21 ) # (!PC[13]))

	.dataa(PC[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[12]~21 ),
	.combout(\NextPC[13]~22_combout ),
	.cout(\NextPC[13]~23 ));
// synopsys translate_off
defparam \NextPC[13]~22 .lut_mask = 16'h5A5F;
defparam \NextPC[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N25
dffeas \NextPCID[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[13]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[13] .is_wysiwyg = "true";
defparam \NextPCID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N25
dffeas \NextPCEM[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[13] .is_wysiwyg = "true";
defparam \NextPCEM[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \BranchAddress[14]~24 (
// Equation(s):
// \BranchAddress[14]~24_combout  = (NextPCEM[14] & (\BranchAddress[13]~23  $ (GND))) # (!NextPCEM[14] & (!\BranchAddress[13]~23  & VCC))
// \BranchAddress[14]~25  = CARRY((NextPCEM[14] & !\BranchAddress[13]~23 ))

	.dataa(NextPCEM[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[13]~23 ),
	.combout(\BranchAddress[14]~24_combout ),
	.cout(\BranchAddress[14]~25 ));
// synopsys translate_off
defparam \BranchAddress[14]~24 .lut_mask = 16'hA50A;
defparam \BranchAddress[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \BranchAddress[15]~26 (
// Equation(s):
// \BranchAddress[15]~26_combout  = (ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[15] & (\BranchAddress[14]~25  & VCC)) # (!NextPCEM[15] & (!\BranchAddress[14]~25 )))) # (!ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[15] & (!\BranchAddress[14]~25 )) # 
// (!NextPCEM[15] & ((\BranchAddress[14]~25 ) # (GND)))))
// \BranchAddress[15]~27  = CARRY((ImmediateFunctionTypeMuxOutEM[16] & (!NextPCEM[15] & !\BranchAddress[14]~25 )) # (!ImmediateFunctionTypeMuxOutEM[16] & ((!\BranchAddress[14]~25 ) # (!NextPCEM[15]))))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(NextPCEM[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[14]~25 ),
	.combout(\BranchAddress[15]~26_combout ),
	.cout(\BranchAddress[15]~27 ));
// synopsys translate_off
defparam \BranchAddress[15]~26 .lut_mask = 16'h9617;
defparam \BranchAddress[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \PC~45 (
// Equation(s):
// \PC~45_combout  = (\JumpEM~q ) # ((\comb~3_combout  & (\NextPC[15]~26_combout )) # (!\comb~3_combout  & ((\BranchAddress[15]~26_combout ))))

	.dataa(\NextPC[15]~26_combout ),
	.datab(\BranchAddress[15]~26_combout ),
	.datac(\JumpEM~q ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~45_combout ),
	.cout());
// synopsys translate_off
defparam \PC~45 .lut_mask = 16'hFAFC;
defparam \PC~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \PC~46 (
// Equation(s):
// \PC~46_combout  = (\PC~45_combout  & ((\ALU|Add0~138_combout ) # (!\JumpEM~q )))

	.dataa(\JumpEM~q ),
	.datab(\ALU|Add0~138_combout ),
	.datac(gnd),
	.datad(\PC~45_combout ),
	.cin(gnd),
	.combout(\PC~46_combout ),
	.cout());
// synopsys translate_off
defparam \PC~46 .lut_mask = 16'hDD00;
defparam \PC~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \PC[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N26
cycloneive_lcell_comb \NextPC[14]~24 (
// Equation(s):
// \NextPC[14]~24_combout  = (PC[14] & (\NextPC[13]~23  $ (GND))) # (!PC[14] & (!\NextPC[13]~23  & VCC))
// \NextPC[14]~25  = CARRY((PC[14] & !\NextPC[13]~23 ))

	.dataa(PC[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[13]~23 ),
	.combout(\NextPC[14]~24_combout ),
	.cout(\NextPC[14]~25 ));
// synopsys translate_off
defparam \NextPC[14]~24 .lut_mask = 16'hA50A;
defparam \NextPC[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N28
cycloneive_lcell_comb \NextPC[15]~26 (
// Equation(s):
// \NextPC[15]~26_combout  = (PC[15] & (!\NextPC[14]~25 )) # (!PC[15] & ((\NextPC[14]~25 ) # (GND)))
// \NextPC[15]~27  = CARRY((!\NextPC[14]~25 ) # (!PC[15]))

	.dataa(gnd),
	.datab(PC[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[14]~25 ),
	.combout(\NextPC[15]~26_combout ),
	.cout(\NextPC[15]~27 ));
// synopsys translate_off
defparam \NextPC[15]~26 .lut_mask = 16'h3C3F;
defparam \NextPC[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N29
dffeas \NextPCID[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[15]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[15] .is_wysiwyg = "true";
defparam \NextPCID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \NextPCEM[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[15] .is_wysiwyg = "true";
defparam \NextPCEM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N29
dffeas \NextPCWB[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[15]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[15] .is_wysiwyg = "true";
defparam \NextPCWB[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N25
dffeas \NextPCWB[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[13]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[13] .is_wysiwyg = "true";
defparam \NextPCWB[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N23
dffeas \NextPCWB[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[12]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[12] .is_wysiwyg = "true";
defparam \NextPCWB[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N21
dffeas \NextPCWB[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[11]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[11] .is_wysiwyg = "true";
defparam \NextPCWB[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N19
dffeas \NextPCWB[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[10]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[10] .is_wysiwyg = "true";
defparam \NextPCWB[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N17
dffeas \NextPCWB[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[9]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[9] .is_wysiwyg = "true";
defparam \NextPCWB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (NextPCWB[9] & (!\Add2~13 )) # (!NextPCWB[9] & ((\Add2~13 ) # (GND)))
// \Add2~15  = CARRY((!\Add2~13 ) # (!NextPCWB[9]))

	.dataa(gnd),
	.datab(NextPCWB[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h3C3F;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (NextPCWB[10] & (\Add2~15  $ (GND))) # (!NextPCWB[10] & (!\Add2~15  & VCC))
// \Add2~17  = CARRY((NextPCWB[10] & !\Add2~15 ))

	.dataa(gnd),
	.datab(NextPCWB[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hC30C;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (NextPCWB[11] & (!\Add2~17 )) # (!NextPCWB[11] & ((\Add2~17 ) # (GND)))
// \Add2~19  = CARRY((!\Add2~17 ) # (!NextPCWB[11]))

	.dataa(gnd),
	.datab(NextPCWB[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h3C3F;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (NextPCWB[12] & (\Add2~19  $ (GND))) # (!NextPCWB[12] & (!\Add2~19  & VCC))
// \Add2~21  = CARRY((NextPCWB[12] & !\Add2~19 ))

	.dataa(NextPCWB[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hA50A;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (NextPCWB[13] & (!\Add2~21 )) # (!NextPCWB[13] & ((\Add2~21 ) # (GND)))
// \Add2~23  = CARRY((!\Add2~21 ) # (!NextPCWB[13]))

	.dataa(gnd),
	.datab(NextPCWB[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h3C3F;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (NextPCWB[14] & (\Add2~23  $ (GND))) # (!NextPCWB[14] & (!\Add2~23  & VCC))
// \Add2~25  = CARRY((NextPCWB[14] & !\Add2~23 ))

	.dataa(NextPCWB[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'hA50A;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (NextPCWB[15] & (!\Add2~25 )) # (!NextPCWB[15] & ((\Add2~25 ) # (GND)))
// \Add2~27  = CARRY((!\Add2~25 ) # (!NextPCWB[15]))

	.dataa(gnd),
	.datab(NextPCWB[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h3C3F;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \RegFileWriteMux|out[15]~33 (
// Equation(s):
// \RegFileWriteMux|out[15]~33_combout  = (\RegFileWriteMux|out[15]~32_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~26_combout ))

	.dataa(\RegFileWriteMux|out[15]~32_combout ),
	.datab(gnd),
	.datac(\WriteRegFromPC_WB~q ),
	.datad(\Add2~26_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[15]~33 .lut_mask = 16'hFAAA;
defparam \RegFileWriteMux|out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N2
cycloneive_lcell_comb \RegisterFile|registers[10][15] (
// Equation(s):
// \RegisterFile|registers[10][15]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[15]~33_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][15]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[15]~33_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[10][15]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][15]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][15] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[10][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
cycloneive_lcell_comb \RegisterFile|registers[8][15] (
// Equation(s):
// \RegisterFile|registers[8][15]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[15]~33_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][15]~combout )))))

	.dataa(\RegFileWriteMux|out[15]~33_combout ),
	.datab(\RegisterFile|registers[8][15]~combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][15]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][15] .lut_mask = 16'h0A0C;
defparam \RegisterFile|registers[8][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
cycloneive_lcell_comb \RegisterFile|Mux48~0 (
// Equation(s):
// \RegisterFile|Mux48~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][15]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][15]~combout )))

	.dataa(\RegisterFile|registers[10][15]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][15]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux48~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N23
dffeas \RegisterFile|reg_2_out[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[15] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N25
dffeas \ReadData2EM[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[15] .is_wysiwyg = "true";
defparam \ReadData2EM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \ForwardBMux|out[15]~13 (
// Equation(s):
// \ForwardBMux|out[15]~13_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[15]~33_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[15])))

	.dataa(gnd),
	.datab(\RegFileWriteMux|out[15]~33_combout ),
	.datac(ReadData2EM[15]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[15]~13 .lut_mask = 16'hCCF0;
defparam \ForwardBMux|out[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
cycloneive_lcell_comb \DataMemory|Selector15~0 (
// Equation(s):
// \DataMemory|Selector15~0_combout  = (\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  & ((\DataMemory|Equal1~6_combout ) # ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0  & \DataMemory|Equal0~6_combout )))) # 
// (!\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  & (\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0  & ((\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ),
	.datab(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector15~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N29
dffeas \MemoryShifterOutWB[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[16]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[16] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
cycloneive_lcell_comb \ALUMux|out[16]~54 (
// Equation(s):
// \ALUMux|out[16]~54_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[16]~12_combout )))

	.dataa(gnd),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardBMux|out[16]~12_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[16]~54 .lut_mask = 16'hCFC0;
defparam \ALUMux|out[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \BranchAddress[16]~28 (
// Equation(s):
// \BranchAddress[16]~28_combout  = ((NextPCEM[16] $ (JumpAddressEM[16] $ (!\BranchAddress[15]~27 )))) # (GND)
// \BranchAddress[16]~29  = CARRY((NextPCEM[16] & ((JumpAddressEM[16]) # (!\BranchAddress[15]~27 ))) # (!NextPCEM[16] & (JumpAddressEM[16] & !\BranchAddress[15]~27 )))

	.dataa(NextPCEM[16]),
	.datab(JumpAddressEM[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[15]~27 ),
	.combout(\BranchAddress[16]~28_combout ),
	.cout(\BranchAddress[16]~29 ));
// synopsys translate_off
defparam \BranchAddress[16]~28 .lut_mask = 16'h698E;
defparam \BranchAddress[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneive_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = (\JumpEM~q ) # ((\BranchAddress[16]~28_combout  & !\comb~3_combout ))

	.dataa(\BranchAddress[16]~28_combout ),
	.datab(gnd),
	.datac(\JumpEM~q ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~43_combout ),
	.cout());
// synopsys translate_off
defparam \PC~43 .lut_mask = 16'hF0FA;
defparam \PC~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \PC~44 (
// Equation(s):
// \PC~44_combout  = (\PCFromRegisterMux|out[9]~6_combout  & (((\PC~43_combout )))) # (!\PCFromRegisterMux|out[9]~6_combout  & ((\PC~43_combout  & ((\ALU|Add0~94_combout ))) # (!\PC~43_combout  & (\NextPC[16]~28_combout ))))

	.dataa(\NextPC[16]~28_combout ),
	.datab(\ALU|Add0~94_combout ),
	.datac(\PCFromRegisterMux|out[9]~6_combout ),
	.datad(\PC~43_combout ),
	.cin(gnd),
	.combout(\PC~44_combout ),
	.cout());
// synopsys translate_off
defparam \PC~44 .lut_mask = 16'hFC0A;
defparam \PC~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \PC[16]~feeder (
// Equation(s):
// \PC[16]~feeder_combout  = \PC~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC~44_combout ),
	.cin(gnd),
	.combout(\PC[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC[16]~feeder .lut_mask = 16'hFF00;
defparam \PC[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \PC[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N30
cycloneive_lcell_comb \NextPC[16]~28 (
// Equation(s):
// \NextPC[16]~28_combout  = (PC[16] & (\NextPC[15]~27  $ (GND))) # (!PC[16] & (!\NextPC[15]~27  & VCC))
// \NextPC[16]~29  = CARRY((PC[16] & !\NextPC[15]~27 ))

	.dataa(PC[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[15]~27 ),
	.combout(\NextPC[16]~28_combout ),
	.cout(\NextPC[16]~29 ));
// synopsys translate_off
defparam \NextPC[16]~28 .lut_mask = 16'hA50A;
defparam \NextPC[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y14_N31
dffeas \NextPCID[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[16]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[16] .is_wysiwyg = "true";
defparam \NextPCID[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N31
dffeas \NextPCEM[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[16] .is_wysiwyg = "true";
defparam \NextPCEM[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N31
dffeas \NextPCWB[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[16]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[16] .is_wysiwyg = "true";
defparam \NextPCWB[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneive_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = (NextPCWB[16] & (\Add2~27  $ (GND))) # (!NextPCWB[16] & (!\Add2~27  & VCC))
// \Add2~29  = CARRY((NextPCWB[16] & !\Add2~27 ))

	.dataa(NextPCWB[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'hA50A;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N10
cycloneive_lcell_comb \RegFileWriteMux|out[16]~31 (
// Equation(s):
// \RegFileWriteMux|out[16]~31_combout  = (\RegFileWriteMux|out[16]~30_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~28_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(\RegFileWriteMux|out[16]~30_combout ),
	.datad(\Add2~28_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[16]~31 .lut_mask = 16'hFAF0;
defparam \RegFileWriteMux|out[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N2
cycloneive_lcell_comb \RegisterFile|registers[20][16] (
// Equation(s):
// \RegisterFile|registers[20][16]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegFileWriteMux|out[16]~31_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegisterFile|registers[20][16]~combout 
// ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[20][16]~combout ),
	.datac(\RegFileWriteMux|out[16]~31_combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][16]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][16] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[20][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N14
cycloneive_lcell_comb \RegisterFile|Mux15~0 (
// Equation(s):
// \RegisterFile|Mux15~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][16]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][16]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux15~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N15
dffeas \RegisterFile|reg_1_out[16] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[16] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N29
dffeas \ReadData1EM[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[16] .is_wysiwyg = "true";
defparam \ReadData1EM[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneive_lcell_comb \ForwardAMux|out[16]~19 (
// Equation(s):
// \ForwardAMux|out[16]~19_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\RegFileWriteMux|out[16]~31_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[16])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[16]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[16]),
	.datad(\RegFileWriteMux|out[16]~31_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[16]~19 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \ALU|Add0~89 (
// Equation(s):
// \ALU|Add0~89_combout  = (\ALU|Add0~88_combout  & ((ALUFunctionEM[0] & ((\ALUMux|out[16]~54_combout ) # (\ForwardAMux|out[16]~19_combout ))) # (!ALUFunctionEM[0] & (\ALUMux|out[16]~54_combout  & \ForwardAMux|out[16]~19_combout ))))

	.dataa(\ALU|Add0~88_combout ),
	.datab(ALUFunctionEM[0]),
	.datac(\ALUMux|out[16]~54_combout ),
	.datad(\ForwardAMux|out[16]~19_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~89 .lut_mask = 16'hA880;
defparam \ALU|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \ALU|Add0~43 (
// Equation(s):
// \ALU|Add0~43_combout  = (\ALU|AdderInputB[16]~48_combout  & ((\ForwardAMux|out[16]~19_combout  & (\ALU|Add0~42  & VCC)) # (!\ForwardAMux|out[16]~19_combout  & (!\ALU|Add0~42 )))) # (!\ALU|AdderInputB[16]~48_combout  & ((\ForwardAMux|out[16]~19_combout  & 
// (!\ALU|Add0~42 )) # (!\ForwardAMux|out[16]~19_combout  & ((\ALU|Add0~42 ) # (GND)))))
// \ALU|Add0~44  = CARRY((\ALU|AdderInputB[16]~48_combout  & (!\ForwardAMux|out[16]~19_combout  & !\ALU|Add0~42 )) # (!\ALU|AdderInputB[16]~48_combout  & ((!\ALU|Add0~42 ) # (!\ForwardAMux|out[16]~19_combout ))))

	.dataa(\ALU|AdderInputB[16]~48_combout ),
	.datab(\ForwardAMux|out[16]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~42 ),
	.combout(\ALU|Add0~43_combout ),
	.cout(\ALU|Add0~44 ));
// synopsys translate_off
defparam \ALU|Add0~43 .lut_mask = 16'h9617;
defparam \ALU|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \ALU|Add0~91 (
// Equation(s):
// \ALU|Add0~91_combout  = (\ForwardAMux|out[16]~19_combout  & (\ALU|O_out~0_combout )) # (!\ForwardAMux|out[16]~19_combout  & (((!\ALUMux|out[16]~54_combout  & \ALU|Add0~90_combout ))))

	.dataa(\ForwardAMux|out[16]~19_combout ),
	.datab(\ALU|O_out~0_combout ),
	.datac(\ALUMux|out[16]~54_combout ),
	.datad(\ALU|Add0~90_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~91 .lut_mask = 16'h8D88;
defparam \ALU|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \ALU|Add0~93 (
// Equation(s):
// \ALU|Add0~93_combout  = (\ALU|Add0~91_combout ) # ((\ALU|Add0~92_combout  & (\ForwardAMux|out[16]~19_combout  $ (\ALUMux|out[16]~54_combout ))))

	.dataa(\ForwardAMux|out[16]~19_combout ),
	.datab(\ALU|Add0~92_combout ),
	.datac(\ALUMux|out[16]~54_combout ),
	.datad(\ALU|Add0~91_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~93 .lut_mask = 16'hFF48;
defparam \ALU|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \ALU|Add0~94 (
// Equation(s):
// \ALU|Add0~94_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~43_combout )))) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~89_combout ) # ((\ALU|Add0~93_combout ))))

	.dataa(\ALU|Add0~89_combout ),
	.datab(\ALU|Equal2~0_combout ),
	.datac(\ALU|Add0~43_combout ),
	.datad(\ALU|Add0~93_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~94 .lut_mask = 16'hF3E2;
defparam \ALU|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N27
dffeas \ALUResultWB[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[16] .is_wysiwyg = "true";
defparam \ALUResultWB[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N20
cycloneive_lcell_comb \RegFileWriteMux|out[16]~30 (
// Equation(s):
// \RegFileWriteMux|out[16]~30_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[16])) # (!\MemoryToRegWB~q  & ((ALUResultWB[16])))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(MemoryShifterOutWB[16]),
	.datac(\MemoryToRegWB~q ),
	.datad(ALUResultWB[16]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[16]~30 .lut_mask = 16'h4540;
defparam \RegFileWriteMux|out[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N26
cycloneive_lcell_comb \RegisterFile|registers[10][16] (
// Equation(s):
// \RegisterFile|registers[10][16]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[16]~31_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][16]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[16]~31_combout ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegisterFile|registers[10][16]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][16]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][16] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[10][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N0
cycloneive_lcell_comb \RegisterFile|registers[8][16] (
// Equation(s):
// \RegisterFile|registers[8][16]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[16]~31_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][16]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][16]~combout ),
	.datac(\RegFileWriteMux|out[16]~31_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][16]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][16] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N18
cycloneive_lcell_comb \RegisterFile|Mux47~0 (
// Equation(s):
// \RegisterFile|Mux47~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][16]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][16]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][16]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][16]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux47~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N19
dffeas \RegisterFile|reg_2_out[16] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[16] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y17_N19
dffeas \ReadData2EM[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[16] .is_wysiwyg = "true";
defparam \ReadData2EM[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneive_lcell_comb \ForwardBMux|out[16]~11 (
// Equation(s):
// \ForwardBMux|out[16]~11_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\WriteRegFromPC_WB~q )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[16])))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(ReadData2EM[16]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[16]~11 .lut_mask = 16'hAAF0;
defparam \ForwardBMux|out[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneive_lcell_comb \ForwardBMux|out[16]~12 (
// Equation(s):
// \ForwardBMux|out[16]~12_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[16]~30_combout ) # ((\Add2~28_combout  & \ForwardBMux|out[16]~11_combout )))) # (!\ForwardingUnit|ForwardB~2_combout  & (((\ForwardBMux|out[16]~11_combout 
// ))))

	.dataa(\RegFileWriteMux|out[16]~30_combout ),
	.datab(\Add2~28_combout ),
	.datac(\ForwardingUnit|ForwardB~2_combout ),
	.datad(\ForwardBMux|out[16]~11_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[16]~12 .lut_mask = 16'hEFA0;
defparam \ForwardBMux|out[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneive_lcell_comb \ALU|AdderInputB[16]~48 (
// Equation(s):
// \ALU|AdderInputB[16]~48_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[16]~12_combout )))))

	.dataa(ALUFunctionEM[1]),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardBMux|out[16]~12_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[16]~48 .lut_mask = 16'h656A;
defparam \ALU|AdderInputB[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \ALU|Add0~45 (
// Equation(s):
// \ALU|Add0~45_combout  = ((\ALU|AdderInputB[17]~47_combout  $ (\ForwardAMux|out[17]~18_combout  $ (!\ALU|Add0~44 )))) # (GND)
// \ALU|Add0~46  = CARRY((\ALU|AdderInputB[17]~47_combout  & ((\ForwardAMux|out[17]~18_combout ) # (!\ALU|Add0~44 ))) # (!\ALU|AdderInputB[17]~47_combout  & (\ForwardAMux|out[17]~18_combout  & !\ALU|Add0~44 )))

	.dataa(\ALU|AdderInputB[17]~47_combout ),
	.datab(\ForwardAMux|out[17]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~44 ),
	.combout(\ALU|Add0~45_combout ),
	.cout(\ALU|Add0~46 ));
// synopsys translate_off
defparam \ALU|Add0~45 .lut_mask = 16'h698E;
defparam \ALU|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N4
cycloneive_lcell_comb \ALU|Add0~104 (
// Equation(s):
// \ALU|Add0~104_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~45_combout )))) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~103_combout ) # ((\ALU|Add0~101_combout ))))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\ALU|Add0~103_combout ),
	.datac(\ALU|Add0~101_combout ),
	.datad(\ALU|Add0~45_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~104 .lut_mask = 16'hFE54;
defparam \ALU|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N5
dffeas \ALUResultWB[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[17] .is_wysiwyg = "true";
defparam \ALUResultWB[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N4
cycloneive_lcell_comb \DataMemory|Selector14~0 (
// Equation(s):
// \DataMemory|Selector14~0_combout  = (\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  & (\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1  & ((\DataMemory|Equal1~6_combout ))))

	.dataa(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\DataMemory|Equal0~6_combout ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector14~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N5
dffeas \MemoryShifterOutWB[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[17]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[17] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N30
cycloneive_lcell_comb \RegFileWriteMux|out[17]~28 (
// Equation(s):
// \RegFileWriteMux|out[17]~28_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[17]))) # (!\MemoryToRegWB~q  & (ALUResultWB[17]))))

	.dataa(ALUResultWB[17]),
	.datab(\MemoryToRegWB~q ),
	.datac(MemoryShifterOutWB[17]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[17]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[17]~28 .lut_mask = 16'h00E2;
defparam \RegFileWriteMux|out[17]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneive_lcell_comb \BranchAddress[17]~30 (
// Equation(s):
// \BranchAddress[17]~30_combout  = (ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[17] & (\BranchAddress[16]~29  & VCC)) # (!NextPCEM[17] & (!\BranchAddress[16]~29 )))) # (!ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[17] & (!\BranchAddress[16]~29 )) # 
// (!NextPCEM[17] & ((\BranchAddress[16]~29 ) # (GND)))))
// \BranchAddress[17]~31  = CARRY((ImmediateFunctionTypeMuxOutEM[16] & (!NextPCEM[17] & !\BranchAddress[16]~29 )) # (!ImmediateFunctionTypeMuxOutEM[16] & ((!\BranchAddress[16]~29 ) # (!NextPCEM[17]))))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(NextPCEM[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[16]~29 ),
	.combout(\BranchAddress[17]~30_combout ),
	.cout(\BranchAddress[17]~31 ));
// synopsys translate_off
defparam \BranchAddress[17]~30 .lut_mask = 16'h9617;
defparam \BranchAddress[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \PC~41 (
// Equation(s):
// \PC~41_combout  = (\JumpEM~q ) # ((\comb~3_combout  & ((\NextPC[17]~30_combout ))) # (!\comb~3_combout  & (\BranchAddress[17]~30_combout )))

	.dataa(\BranchAddress[17]~30_combout ),
	.datab(\NextPC[17]~30_combout ),
	.datac(\JumpEM~q ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~41_combout ),
	.cout());
// synopsys translate_off
defparam \PC~41 .lut_mask = 16'hFCFA;
defparam \PC~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \PC~42 (
// Equation(s):
// \PC~42_combout  = (\PC~41_combout  & ((\ALU|Add0~104_combout ) # (!\JumpEM~q )))

	.dataa(\JumpEM~q ),
	.datab(\ALU|Add0~104_combout ),
	.datac(gnd),
	.datad(\PC~41_combout ),
	.cin(gnd),
	.combout(\PC~42_combout ),
	.cout());
// synopsys translate_off
defparam \PC~42 .lut_mask = 16'hDD00;
defparam \PC~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \PC[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N0
cycloneive_lcell_comb \NextPC[17]~30 (
// Equation(s):
// \NextPC[17]~30_combout  = (PC[17] & (!\NextPC[16]~29 )) # (!PC[17] & ((\NextPC[16]~29 ) # (GND)))
// \NextPC[17]~31  = CARRY((!\NextPC[16]~29 ) # (!PC[17]))

	.dataa(gnd),
	.datab(PC[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[16]~29 ),
	.combout(\NextPC[17]~30_combout ),
	.cout(\NextPC[17]~31 ));
// synopsys translate_off
defparam \NextPC[17]~30 .lut_mask = 16'h3C3F;
defparam \NextPC[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N1
dffeas \NextPCID[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[17]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[17] .is_wysiwyg = "true";
defparam \NextPCID[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N1
dffeas \NextPCEM[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[17] .is_wysiwyg = "true";
defparam \NextPCEM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N1
dffeas \NextPCWB[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[17]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[17] .is_wysiwyg = "true";
defparam \NextPCWB[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneive_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (NextPCWB[17] & (!\Add2~29 )) # (!NextPCWB[17] & ((\Add2~29 ) # (GND)))
// \Add2~31  = CARRY((!\Add2~29 ) # (!NextPCWB[17]))

	.dataa(gnd),
	.datab(NextPCWB[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h3C3F;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N28
cycloneive_lcell_comb \RegFileWriteMux|out[17]~29 (
// Equation(s):
// \RegFileWriteMux|out[17]~29_combout  = (\RegFileWriteMux|out[17]~28_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~30_combout ))

	.dataa(\RegFileWriteMux|out[17]~28_combout ),
	.datab(gnd),
	.datac(\WriteRegFromPC_WB~q ),
	.datad(\Add2~30_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[17]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[17]~29 .lut_mask = 16'hFAAA;
defparam \RegFileWriteMux|out[17]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N8
cycloneive_lcell_comb \RegisterFile|registers[10][17] (
// Equation(s):
// \RegisterFile|registers[10][17]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[17]~29_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][17]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[17]~29_combout ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegisterFile|registers[10][17]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][17]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][17] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[10][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N6
cycloneive_lcell_comb \RegisterFile|registers[8][17] (
// Equation(s):
// \RegisterFile|registers[8][17]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[17]~29_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][17]~combout ))))

	.dataa(\RegisterFile|registers[8][17]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegFileWriteMux|out[17]~29_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][17]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][17] .lut_mask = 16'h3022;
defparam \RegisterFile|registers[8][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N16
cycloneive_lcell_comb \RegisterFile|Mux46~0 (
// Equation(s):
// \RegisterFile|Mux46~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][17]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][17]~combout )))

	.dataa(\RegisterFile|registers[10][17]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][17]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux46~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y15_N17
dffeas \RegisterFile|reg_2_out[17] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[17] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N13
dffeas \ReadData2EM[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[17] .is_wysiwyg = "true";
defparam \ReadData2EM[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneive_lcell_comb \ForwardBMux|out[17]~10 (
// Equation(s):
// \ForwardBMux|out[17]~10_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[17]~29_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[17]))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(gnd),
	.datac(ReadData2EM[17]),
	.datad(\RegFileWriteMux|out[17]~29_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[17]~10 .lut_mask = 16'hFA50;
defparam \ForwardBMux|out[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneive_lcell_comb \ALU|AdderInputB[17]~47 (
// Equation(s):
// \ALU|AdderInputB[17]~47_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[17]~10_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ALUFunctionEM[1]),
	.datac(ImmediateFunctionTypeMuxOutEM[16]),
	.datad(\ForwardBMux|out[17]~10_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[17]~47 .lut_mask = 16'h396C;
defparam \ALU|AdderInputB[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \ALU|Add0~47 (
// Equation(s):
// \ALU|Add0~47_combout  = (\ForwardAMux|out[18]~17_combout  & ((\ALU|AdderInputB[18]~46_combout  & (\ALU|Add0~46  & VCC)) # (!\ALU|AdderInputB[18]~46_combout  & (!\ALU|Add0~46 )))) # (!\ForwardAMux|out[18]~17_combout  & ((\ALU|AdderInputB[18]~46_combout  & 
// (!\ALU|Add0~46 )) # (!\ALU|AdderInputB[18]~46_combout  & ((\ALU|Add0~46 ) # (GND)))))
// \ALU|Add0~48  = CARRY((\ForwardAMux|out[18]~17_combout  & (!\ALU|AdderInputB[18]~46_combout  & !\ALU|Add0~46 )) # (!\ForwardAMux|out[18]~17_combout  & ((!\ALU|Add0~46 ) # (!\ALU|AdderInputB[18]~46_combout ))))

	.dataa(\ForwardAMux|out[18]~17_combout ),
	.datab(\ALU|AdderInputB[18]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~46 ),
	.combout(\ALU|Add0~47_combout ),
	.cout(\ALU|Add0~48 ));
// synopsys translate_off
defparam \ALU|Add0~47 .lut_mask = 16'h9617;
defparam \ALU|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \ALU|Add0~49 (
// Equation(s):
// \ALU|Add0~49_combout  = ((\ForwardAMux|out[19]~16_combout  $ (\ALU|AdderInputB[19]~45_combout  $ (!\ALU|Add0~48 )))) # (GND)
// \ALU|Add0~50  = CARRY((\ForwardAMux|out[19]~16_combout  & ((\ALU|AdderInputB[19]~45_combout ) # (!\ALU|Add0~48 ))) # (!\ForwardAMux|out[19]~16_combout  & (\ALU|AdderInputB[19]~45_combout  & !\ALU|Add0~48 )))

	.dataa(\ForwardAMux|out[19]~16_combout ),
	.datab(\ALU|AdderInputB[19]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~48 ),
	.combout(\ALU|Add0~49_combout ),
	.cout(\ALU|Add0~50 ));
// synopsys translate_off
defparam \ALU|Add0~49 .lut_mask = 16'h698E;
defparam \ALU|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \ALU|Add0~51 (
// Equation(s):
// \ALU|Add0~51_combout  = (\ALU|AdderInputB[20]~44_combout  & ((\ForwardAMux|out[20]~15_combout  & (\ALU|Add0~50  & VCC)) # (!\ForwardAMux|out[20]~15_combout  & (!\ALU|Add0~50 )))) # (!\ALU|AdderInputB[20]~44_combout  & ((\ForwardAMux|out[20]~15_combout  & 
// (!\ALU|Add0~50 )) # (!\ForwardAMux|out[20]~15_combout  & ((\ALU|Add0~50 ) # (GND)))))
// \ALU|Add0~52  = CARRY((\ALU|AdderInputB[20]~44_combout  & (!\ForwardAMux|out[20]~15_combout  & !\ALU|Add0~50 )) # (!\ALU|AdderInputB[20]~44_combout  & ((!\ALU|Add0~50 ) # (!\ForwardAMux|out[20]~15_combout ))))

	.dataa(\ALU|AdderInputB[20]~44_combout ),
	.datab(\ForwardAMux|out[20]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~50 ),
	.combout(\ALU|Add0~51_combout ),
	.cout(\ALU|Add0~52 ));
// synopsys translate_off
defparam \ALU|Add0~51 .lut_mask = 16'h9617;
defparam \ALU|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \ALU|Add0~53 (
// Equation(s):
// \ALU|Add0~53_combout  = ((\ALU|AdderInputB[21]~43_combout  $ (\ForwardAMux|out[21]~14_combout  $ (!\ALU|Add0~52 )))) # (GND)
// \ALU|Add0~54  = CARRY((\ALU|AdderInputB[21]~43_combout  & ((\ForwardAMux|out[21]~14_combout ) # (!\ALU|Add0~52 ))) # (!\ALU|AdderInputB[21]~43_combout  & (\ForwardAMux|out[21]~14_combout  & !\ALU|Add0~52 )))

	.dataa(\ALU|AdderInputB[21]~43_combout ),
	.datab(\ForwardAMux|out[21]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~52 ),
	.combout(\ALU|Add0~53_combout ),
	.cout(\ALU|Add0~54 ));
// synopsys translate_off
defparam \ALU|Add0~53 .lut_mask = 16'h698E;
defparam \ALU|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneive_lcell_comb \ALU|Add0~120 (
// Equation(s):
// \ALU|Add0~120_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~53_combout )))) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~119_combout ) # ((\ALU|Add0~117_combout ))))

	.dataa(\ALU|Add0~119_combout ),
	.datab(\ALU|Add0~117_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~53_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~120 .lut_mask = 16'hFE0E;
defparam \ALU|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \ALUMux|out[20]~58 (
// Equation(s):
// \ALUMux|out[20]~58_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[20]~7_combout )))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(gnd),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardBMux|out[20]~7_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[20]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[20]~58 .lut_mask = 16'hAFA0;
defparam \ALUMux|out[20]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N8
cycloneive_lcell_comb \ALU|Add0~114 (
// Equation(s):
// \ALU|Add0~114_combout  = (\ForwardAMux|out[20]~15_combout  & (\ALU|O_out~0_combout )) # (!\ForwardAMux|out[20]~15_combout  & (((\ALU|Add0~90_combout  & !\ALUMux|out[20]~58_combout ))))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ALU|Add0~90_combout ),
	.datac(\ForwardAMux|out[20]~15_combout ),
	.datad(\ALUMux|out[20]~58_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~114 .lut_mask = 16'hA0AC;
defparam \ALU|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N22
cycloneive_lcell_comb \ALU|Add0~115 (
// Equation(s):
// \ALU|Add0~115_combout  = (\ALU|Add0~114_combout ) # ((\ALU|Add0~92_combout  & (\ALUMux|out[20]~58_combout  $ (\ForwardAMux|out[20]~15_combout ))))

	.dataa(\ALUMux|out[20]~58_combout ),
	.datab(\ALU|Add0~92_combout ),
	.datac(\ForwardAMux|out[20]~15_combout ),
	.datad(\ALU|Add0~114_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~115 .lut_mask = 16'hFF48;
defparam \ALU|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N14
cycloneive_lcell_comb \ALU|Add0~113 (
// Equation(s):
// \ALU|Add0~113_combout  = (\ALU|Add0~88_combout  & ((ALUFunctionEM[0] & ((\ForwardAMux|out[20]~15_combout ) # (\ALUMux|out[20]~58_combout ))) # (!ALUFunctionEM[0] & (\ForwardAMux|out[20]~15_combout  & \ALUMux|out[20]~58_combout ))))

	.dataa(\ALU|Add0~88_combout ),
	.datab(ALUFunctionEM[0]),
	.datac(\ForwardAMux|out[20]~15_combout ),
	.datad(\ALUMux|out[20]~58_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~113 .lut_mask = 16'hA880;
defparam \ALU|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N2
cycloneive_lcell_comb \ALU|Add0~116 (
// Equation(s):
// \ALU|Add0~116_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~51_combout )))) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~115_combout ) # ((\ALU|Add0~113_combout ))))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\ALU|Add0~115_combout ),
	.datac(\ALU|Add0~113_combout ),
	.datad(\ALU|Add0~51_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~116 .lut_mask = 16'hFE54;
defparam \ALU|Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneive_lcell_comb \ALUMux|out[19]~57 (
// Equation(s):
// \ALUMux|out[19]~57_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[19]~8_combout )))

	.dataa(\ALUSrcEM~q ),
	.datab(gnd),
	.datac(ImmediateFunctionTypeMuxOutEM[16]),
	.datad(\ForwardBMux|out[19]~8_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[19]~57 .lut_mask = 16'hF5A0;
defparam \ALUMux|out[19]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \ALU|Add0~110 (
// Equation(s):
// \ALU|Add0~110_combout  = (\ForwardAMux|out[19]~16_combout  & (((\ALU|O_out~0_combout )))) # (!\ForwardAMux|out[19]~16_combout  & (\ALU|Add0~90_combout  & ((!\ALUMux|out[19]~57_combout ))))

	.dataa(\ForwardAMux|out[19]~16_combout ),
	.datab(\ALU|Add0~90_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALUMux|out[19]~57_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~110 .lut_mask = 16'hA0E4;
defparam \ALU|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \ALU|Add0~111 (
// Equation(s):
// \ALU|Add0~111_combout  = (\ALU|Add0~110_combout ) # ((\ALU|Add0~92_combout  & (\ForwardAMux|out[19]~16_combout  $ (\ALUMux|out[19]~57_combout ))))

	.dataa(\ALU|Add0~92_combout ),
	.datab(\ForwardAMux|out[19]~16_combout ),
	.datac(\ALUMux|out[19]~57_combout ),
	.datad(\ALU|Add0~110_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~111 .lut_mask = 16'hFF28;
defparam \ALU|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \ALU|Add0~109 (
// Equation(s):
// \ALU|Add0~109_combout  = (\ALU|Add0~88_combout  & ((ALUFunctionEM[0] & ((\ForwardAMux|out[19]~16_combout ) # (\ALUMux|out[19]~57_combout ))) # (!ALUFunctionEM[0] & (\ForwardAMux|out[19]~16_combout  & \ALUMux|out[19]~57_combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(\ForwardAMux|out[19]~16_combout ),
	.datac(\ALU|Add0~88_combout ),
	.datad(\ALUMux|out[19]~57_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~109 .lut_mask = 16'hE080;
defparam \ALU|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N24
cycloneive_lcell_comb \ALU|Add0~112 (
// Equation(s):
// \ALU|Add0~112_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~49_combout )))) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~111_combout ) # ((\ALU|Add0~109_combout ))))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\ALU|Add0~111_combout ),
	.datac(\ALU|Add0~109_combout ),
	.datad(\ALU|Add0~49_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~112 .lut_mask = 16'hFE54;
defparam \ALU|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneive_lcell_comb \BranchAddress[18]~32 (
// Equation(s):
// \BranchAddress[18]~32_combout  = ((ImmediateFunctionTypeMuxOutEM[16] $ (NextPCEM[18] $ (!\BranchAddress[17]~31 )))) # (GND)
// \BranchAddress[18]~33  = CARRY((ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[18]) # (!\BranchAddress[17]~31 ))) # (!ImmediateFunctionTypeMuxOutEM[16] & (NextPCEM[18] & !\BranchAddress[17]~31 )))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(NextPCEM[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[17]~31 ),
	.combout(\BranchAddress[18]~32_combout ),
	.cout(\BranchAddress[18]~33 ));
// synopsys translate_off
defparam \BranchAddress[18]~32 .lut_mask = 16'h698E;
defparam \BranchAddress[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = (!\JumpEM~q  & ((\comb~3_combout  & ((\NextPC[18]~32_combout ))) # (!\comb~3_combout  & (\BranchAddress[18]~32_combout ))))

	.dataa(\BranchAddress[18]~32_combout ),
	.datab(\NextPC[18]~32_combout ),
	.datac(\JumpEM~q ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~39_combout ),
	.cout());
// synopsys translate_off
defparam \PC~39 .lut_mask = 16'h0C0A;
defparam \PC~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \PC~40 (
// Equation(s):
// \PC~40_combout  = (\reset~input_o ) # ((\PC~39_combout ) # ((\ALU|Add0~108_combout  & \JumpEM~q )))

	.dataa(\reset~input_o ),
	.datab(\ALU|Add0~108_combout ),
	.datac(\JumpEM~q ),
	.datad(\PC~39_combout ),
	.cin(gnd),
	.combout(\PC~40_combout ),
	.cout());
// synopsys translate_off
defparam \PC~40 .lut_mask = 16'hFFEA;
defparam \PC~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \PC[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N2
cycloneive_lcell_comb \NextPC[18]~32 (
// Equation(s):
// \NextPC[18]~32_combout  = (PC[18] & (\NextPC[17]~31  $ (GND))) # (!PC[18] & (!\NextPC[17]~31  & VCC))
// \NextPC[18]~33  = CARRY((PC[18] & !\NextPC[17]~31 ))

	.dataa(PC[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[17]~31 ),
	.combout(\NextPC[18]~32_combout ),
	.cout(\NextPC[18]~33 ));
// synopsys translate_off
defparam \NextPC[18]~32 .lut_mask = 16'hA50A;
defparam \NextPC[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N3
dffeas \NextPCID[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[18]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[18] .is_wysiwyg = "true";
defparam \NextPCID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N3
dffeas \NextPCEM[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[18] .is_wysiwyg = "true";
defparam \NextPCEM[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_lcell_comb \BranchAddress[19]~34 (
// Equation(s):
// \BranchAddress[19]~34_combout  = (ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[19] & (\BranchAddress[18]~33  & VCC)) # (!NextPCEM[19] & (!\BranchAddress[18]~33 )))) # (!ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[19] & (!\BranchAddress[18]~33 )) # 
// (!NextPCEM[19] & ((\BranchAddress[18]~33 ) # (GND)))))
// \BranchAddress[19]~35  = CARRY((ImmediateFunctionTypeMuxOutEM[16] & (!NextPCEM[19] & !\BranchAddress[18]~33 )) # (!ImmediateFunctionTypeMuxOutEM[16] & ((!\BranchAddress[18]~33 ) # (!NextPCEM[19]))))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(NextPCEM[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[18]~33 ),
	.combout(\BranchAddress[19]~34_combout ),
	.cout(\BranchAddress[19]~35 ));
// synopsys translate_off
defparam \BranchAddress[19]~34 .lut_mask = 16'h9617;
defparam \BranchAddress[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneive_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = (\JumpEM~q ) # ((\BranchAddress[19]~34_combout  & !\comb~3_combout ))

	.dataa(\BranchAddress[19]~34_combout ),
	.datab(gnd),
	.datac(\JumpEM~q ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~37_combout ),
	.cout());
// synopsys translate_off
defparam \PC~37 .lut_mask = 16'hF0FA;
defparam \PC~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneive_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = (\PC~37_combout  & (((\ALU|Add0~112_combout ) # (\PCFromRegisterMux|out[9]~6_combout )))) # (!\PC~37_combout  & (\NextPC[19]~34_combout  & ((!\PCFromRegisterMux|out[9]~6_combout ))))

	.dataa(\NextPC[19]~34_combout ),
	.datab(\ALU|Add0~112_combout ),
	.datac(\PC~37_combout ),
	.datad(\PCFromRegisterMux|out[9]~6_combout ),
	.cin(gnd),
	.combout(\PC~38_combout ),
	.cout());
// synopsys translate_off
defparam \PC~38 .lut_mask = 16'hF0CA;
defparam \PC~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \PC[19]~feeder (
// Equation(s):
// \PC[19]~feeder_combout  = \PC~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC~38_combout ),
	.cin(gnd),
	.combout(\PC[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC[19]~feeder .lut_mask = 16'hFF00;
defparam \PC[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N31
dffeas \PC[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N4
cycloneive_lcell_comb \NextPC[19]~34 (
// Equation(s):
// \NextPC[19]~34_combout  = (PC[19] & (!\NextPC[18]~33 )) # (!PC[19] & ((\NextPC[18]~33 ) # (GND)))
// \NextPC[19]~35  = CARRY((!\NextPC[18]~33 ) # (!PC[19]))

	.dataa(PC[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[18]~33 ),
	.combout(\NextPC[19]~34_combout ),
	.cout(\NextPC[19]~35 ));
// synopsys translate_off
defparam \NextPC[19]~34 .lut_mask = 16'h5A5F;
defparam \NextPC[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N5
dffeas \NextPCID[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[19]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[19] .is_wysiwyg = "true";
defparam \NextPCID[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \NextPCEM[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[19] .is_wysiwyg = "true";
defparam \NextPCEM[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_lcell_comb \BranchAddress[20]~36 (
// Equation(s):
// \BranchAddress[20]~36_combout  = ((NextPCEM[20] $ (ImmediateFunctionTypeMuxOutEM[16] $ (!\BranchAddress[19]~35 )))) # (GND)
// \BranchAddress[20]~37  = CARRY((NextPCEM[20] & ((ImmediateFunctionTypeMuxOutEM[16]) # (!\BranchAddress[19]~35 ))) # (!NextPCEM[20] & (ImmediateFunctionTypeMuxOutEM[16] & !\BranchAddress[19]~35 )))

	.dataa(NextPCEM[20]),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[19]~35 ),
	.combout(\BranchAddress[20]~36_combout ),
	.cout(\BranchAddress[20]~37 ));
// synopsys translate_off
defparam \BranchAddress[20]~36 .lut_mask = 16'h698E;
defparam \BranchAddress[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = (!\JumpEM~q  & ((\comb~3_combout  & (\NextPC[20]~36_combout )) # (!\comb~3_combout  & ((\BranchAddress[20]~36_combout )))))

	.dataa(\NextPC[20]~36_combout ),
	.datab(\BranchAddress[20]~36_combout ),
	.datac(\JumpEM~q ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~35_combout ),
	.cout());
// synopsys translate_off
defparam \PC~35 .lut_mask = 16'h0A0C;
defparam \PC~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = (\reset~input_o ) # ((\PC~35_combout ) # ((\JumpEM~q  & \ALU|Add0~116_combout )))

	.dataa(\JumpEM~q ),
	.datab(\ALU|Add0~116_combout ),
	.datac(\reset~input_o ),
	.datad(\PC~35_combout ),
	.cin(gnd),
	.combout(\PC~36_combout ),
	.cout());
// synopsys translate_off
defparam \PC~36 .lut_mask = 16'hFFF8;
defparam \PC~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \PC[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb \NextPC[20]~36 (
// Equation(s):
// \NextPC[20]~36_combout  = (PC[20] & (\NextPC[19]~35  $ (GND))) # (!PC[20] & (!\NextPC[19]~35  & VCC))
// \NextPC[20]~37  = CARRY((PC[20] & !\NextPC[19]~35 ))

	.dataa(PC[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[19]~35 ),
	.combout(\NextPC[20]~36_combout ),
	.cout(\NextPC[20]~37 ));
// synopsys translate_off
defparam \NextPC[20]~36 .lut_mask = 16'hA50A;
defparam \NextPC[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N7
dffeas \NextPCID[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[20]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[20] .is_wysiwyg = "true";
defparam \NextPCID[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N7
dffeas \NextPCEM[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[20] .is_wysiwyg = "true";
defparam \NextPCEM[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_lcell_comb \BranchAddress[21]~38 (
// Equation(s):
// \BranchAddress[21]~38_combout  = (NextPCEM[21] & ((ImmediateFunctionTypeMuxOutEM[16] & (\BranchAddress[20]~37  & VCC)) # (!ImmediateFunctionTypeMuxOutEM[16] & (!\BranchAddress[20]~37 )))) # (!NextPCEM[21] & ((ImmediateFunctionTypeMuxOutEM[16] & 
// (!\BranchAddress[20]~37 )) # (!ImmediateFunctionTypeMuxOutEM[16] & ((\BranchAddress[20]~37 ) # (GND)))))
// \BranchAddress[21]~39  = CARRY((NextPCEM[21] & (!ImmediateFunctionTypeMuxOutEM[16] & !\BranchAddress[20]~37 )) # (!NextPCEM[21] & ((!\BranchAddress[20]~37 ) # (!ImmediateFunctionTypeMuxOutEM[16]))))

	.dataa(NextPCEM[21]),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[20]~37 ),
	.combout(\BranchAddress[21]~38_combout ),
	.cout(\BranchAddress[21]~39 ));
// synopsys translate_off
defparam \BranchAddress[21]~38 .lut_mask = 16'h9617;
defparam \BranchAddress[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = (\JumpEM~q ) # ((\comb~3_combout  & ((\NextPC[21]~38_combout ))) # (!\comb~3_combout  & (\BranchAddress[21]~38_combout )))

	.dataa(\BranchAddress[21]~38_combout ),
	.datab(\NextPC[21]~38_combout ),
	.datac(\JumpEM~q ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~33_combout ),
	.cout());
// synopsys translate_off
defparam \PC~33 .lut_mask = 16'hFCFA;
defparam \PC~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = (\PC~33_combout  & ((\ALU|Add0~120_combout ) # (!\JumpEM~q )))

	.dataa(\JumpEM~q ),
	.datab(\ALU|Add0~120_combout ),
	.datac(gnd),
	.datad(\PC~33_combout ),
	.cin(gnd),
	.combout(\PC~34_combout ),
	.cout());
// synopsys translate_off
defparam \PC~34 .lut_mask = 16'hDD00;
defparam \PC~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \PC[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb \NextPC[21]~38 (
// Equation(s):
// \NextPC[21]~38_combout  = (PC[21] & (!\NextPC[20]~37 )) # (!PC[21] & ((\NextPC[20]~37 ) # (GND)))
// \NextPC[21]~39  = CARRY((!\NextPC[20]~37 ) # (!PC[21]))

	.dataa(gnd),
	.datab(PC[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[20]~37 ),
	.combout(\NextPC[21]~38_combout ),
	.cout(\NextPC[21]~39 ));
// synopsys translate_off
defparam \NextPC[21]~38 .lut_mask = 16'h3C3F;
defparam \NextPC[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N9
dffeas \NextPCID[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[21]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[21] .is_wysiwyg = "true";
defparam \NextPCID[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N9
dffeas \NextPCEM[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[21] .is_wysiwyg = "true";
defparam \NextPCEM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N9
dffeas \NextPCWB[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[21]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[21] .is_wysiwyg = "true";
defparam \NextPCWB[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N7
dffeas \NextPCWB[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[20]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[20] .is_wysiwyg = "true";
defparam \NextPCWB[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N5
dffeas \NextPCWB[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[19]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[19] .is_wysiwyg = "true";
defparam \NextPCWB[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N3
dffeas \NextPCWB[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[18]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[18] .is_wysiwyg = "true";
defparam \NextPCWB[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N2
cycloneive_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = (NextPCWB[18] & (\Add2~31  $ (GND))) # (!NextPCWB[18] & (!\Add2~31  & VCC))
// \Add2~33  = CARRY((NextPCWB[18] & !\Add2~31 ))

	.dataa(gnd),
	.datab(NextPCWB[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~32_combout ),
	.cout(\Add2~33 ));
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'hC30C;
defparam \Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N4
cycloneive_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_combout  = (NextPCWB[19] & (!\Add2~33 )) # (!NextPCWB[19] & ((\Add2~33 ) # (GND)))
// \Add2~35  = CARRY((!\Add2~33 ) # (!NextPCWB[19]))

	.dataa(gnd),
	.datab(NextPCWB[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~33 ),
	.combout(\Add2~34_combout ),
	.cout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~34 .lut_mask = 16'h3C3F;
defparam \Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N6
cycloneive_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = (NextPCWB[20] & (\Add2~35  $ (GND))) # (!NextPCWB[20] & (!\Add2~35  & VCC))
// \Add2~37  = CARRY((NextPCWB[20] & !\Add2~35 ))

	.dataa(NextPCWB[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~35 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'hA50A;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N8
cycloneive_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (NextPCWB[21] & (!\Add2~37 )) # (!NextPCWB[21] & ((\Add2~37 ) # (GND)))
// \Add2~39  = CARRY((!\Add2~37 ) # (!NextPCWB[21]))

	.dataa(NextPCWB[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~38_combout ),
	.cout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'h5A5F;
defparam \Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cycloneive_lcell_comb \BranchAddress[22]~40 (
// Equation(s):
// \BranchAddress[22]~40_combout  = ((NextPCEM[22] $ (ImmediateFunctionTypeMuxOutEM[16] $ (!\BranchAddress[21]~39 )))) # (GND)
// \BranchAddress[22]~41  = CARRY((NextPCEM[22] & ((ImmediateFunctionTypeMuxOutEM[16]) # (!\BranchAddress[21]~39 ))) # (!NextPCEM[22] & (ImmediateFunctionTypeMuxOutEM[16] & !\BranchAddress[21]~39 )))

	.dataa(NextPCEM[22]),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[21]~39 ),
	.combout(\BranchAddress[22]~40_combout ),
	.cout(\BranchAddress[22]~41 ));
// synopsys translate_off
defparam \BranchAddress[22]~40 .lut_mask = 16'h698E;
defparam \BranchAddress[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \PC[22]~0 (
// Equation(s):
// \PC[22]~0_combout  = (\comb~3_combout  & (\NextPC[22]~40_combout )) # (!\comb~3_combout  & ((\BranchAddress[22]~40_combout )))

	.dataa(\NextPC[22]~40_combout ),
	.datab(\BranchAddress[22]~40_combout ),
	.datac(gnd),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC[22]~0 .lut_mask = 16'hAACC;
defparam \PC[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneive_lcell_comb \RegisterFile|registers[20][22] (
// Equation(s):
// \RegisterFile|registers[20][22]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[22]~19_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][22]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[22]~19_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[20][22]~combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][22]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][22] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[20][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneive_lcell_comb \RegisterFile|Mux9~0 (
// Equation(s):
// \RegisterFile|Mux9~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][22]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][22]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux9~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N13
dffeas \RegisterFile|reg_1_out[22] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[22] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N9
dffeas \ReadData1EM[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[22] .is_wysiwyg = "true";
defparam \ReadData1EM[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \ForwardAMux|out[22]~13 (
// Equation(s):
// \ForwardAMux|out[22]~13_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[22]~19_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[22])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[22]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[22]),
	.datad(\RegFileWriteMux|out[22]~19_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[22]~13 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \ALUMux|out[22]~60 (
// Equation(s):
// \ALUMux|out[22]~60_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[22]~5_combout )))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(\ForwardBMux|out[22]~5_combout ),
	.datac(\ALUSrcEM~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux|out[22]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[22]~60 .lut_mask = 16'hACAC;
defparam \ALUMux|out[22]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_lcell_comb \ALU|Add0~122 (
// Equation(s):
// \ALU|Add0~122_combout  = (\ForwardAMux|out[22]~13_combout  & (\ALU|O_out~0_combout )) # (!\ForwardAMux|out[22]~13_combout  & (((\ALU|Add0~90_combout  & !\ALUMux|out[22]~60_combout ))))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ALU|Add0~90_combout ),
	.datac(\ALUMux|out[22]~60_combout ),
	.datad(\ForwardAMux|out[22]~13_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~122 .lut_mask = 16'hAA0C;
defparam \ALU|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneive_lcell_comb \ALU|Add0~123 (
// Equation(s):
// \ALU|Add0~123_combout  = (\ALU|Add0~122_combout ) # ((\ALU|Add0~92_combout  & (\ForwardAMux|out[22]~13_combout  $ (\ALUMux|out[22]~60_combout ))))

	.dataa(\ForwardAMux|out[22]~13_combout ),
	.datab(\ALUMux|out[22]~60_combout ),
	.datac(\ALU|Add0~122_combout ),
	.datad(\ALU|Add0~92_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~123 .lut_mask = 16'hF6F0;
defparam \ALU|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_lcell_comb \ALU|AdderInputB[22]~42 (
// Equation(s):
// \ALU|AdderInputB[22]~42_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[22]~5_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(ALUFunctionEM[1]),
	.datad(\ForwardBMux|out[22]~5_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[22]~42 .lut_mask = 16'h2D78;
defparam \ALU|AdderInputB[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \ALU|Add0~55 (
// Equation(s):
// \ALU|Add0~55_combout  = (\ALU|AdderInputB[22]~42_combout  & ((\ForwardAMux|out[22]~13_combout  & (\ALU|Add0~54  & VCC)) # (!\ForwardAMux|out[22]~13_combout  & (!\ALU|Add0~54 )))) # (!\ALU|AdderInputB[22]~42_combout  & ((\ForwardAMux|out[22]~13_combout  & 
// (!\ALU|Add0~54 )) # (!\ForwardAMux|out[22]~13_combout  & ((\ALU|Add0~54 ) # (GND)))))
// \ALU|Add0~56  = CARRY((\ALU|AdderInputB[22]~42_combout  & (!\ForwardAMux|out[22]~13_combout  & !\ALU|Add0~54 )) # (!\ALU|AdderInputB[22]~42_combout  & ((!\ALU|Add0~54 ) # (!\ForwardAMux|out[22]~13_combout ))))

	.dataa(\ALU|AdderInputB[22]~42_combout ),
	.datab(\ForwardAMux|out[22]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~54 ),
	.combout(\ALU|Add0~55_combout ),
	.cout(\ALU|Add0~56 ));
// synopsys translate_off
defparam \ALU|Add0~55 .lut_mask = 16'h9617;
defparam \ALU|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \ALU|Add0~121 (
// Equation(s):
// \ALU|Add0~121_combout  = (\ALU|Add0~88_combout  & ((\ForwardAMux|out[22]~13_combout  & ((\ALUMux|out[22]~60_combout ) # (ALUFunctionEM[0]))) # (!\ForwardAMux|out[22]~13_combout  & (\ALUMux|out[22]~60_combout  & ALUFunctionEM[0]))))

	.dataa(\ForwardAMux|out[22]~13_combout ),
	.datab(\ALUMux|out[22]~60_combout ),
	.datac(\ALU|Add0~88_combout ),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~121 .lut_mask = 16'hE080;
defparam \ALU|Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneive_lcell_comb \ALU|Add0~124 (
// Equation(s):
// \ALU|Add0~124_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~55_combout )))) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~123_combout ) # ((\ALU|Add0~121_combout ))))

	.dataa(\ALU|Add0~123_combout ),
	.datab(\ALU|Equal2~0_combout ),
	.datac(\ALU|Add0~55_combout ),
	.datad(\ALU|Add0~121_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~124 .lut_mask = 16'hF3E2;
defparam \ALU|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \PC[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC[22]~0_combout ),
	.asdata(\ALU|Add0~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\JumpEM~q ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \NextPC[22]~40 (
// Equation(s):
// \NextPC[22]~40_combout  = (PC[22] & (\NextPC[21]~39  $ (GND))) # (!PC[22] & (!\NextPC[21]~39  & VCC))
// \NextPC[22]~41  = CARRY((PC[22] & !\NextPC[21]~39 ))

	.dataa(gnd),
	.datab(PC[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[21]~39 ),
	.combout(\NextPC[22]~40_combout ),
	.cout(\NextPC[22]~41 ));
// synopsys translate_off
defparam \NextPC[22]~40 .lut_mask = 16'hC30C;
defparam \NextPC[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N11
dffeas \NextPCID[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[22]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[22] .is_wysiwyg = "true";
defparam \NextPCID[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N11
dffeas \NextPCEM[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[22] .is_wysiwyg = "true";
defparam \NextPCEM[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N11
dffeas \NextPCWB[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[22]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[22] .is_wysiwyg = "true";
defparam \NextPCWB[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N10
cycloneive_lcell_comb \Add2~40 (
// Equation(s):
// \Add2~40_combout  = (NextPCWB[22] & (\Add2~39  $ (GND))) # (!NextPCWB[22] & (!\Add2~39  & VCC))
// \Add2~41  = CARRY((NextPCWB[22] & !\Add2~39 ))

	.dataa(NextPCWB[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~39 ),
	.combout(\Add2~40_combout ),
	.cout(\Add2~41 ));
// synopsys translate_off
defparam \Add2~40 .lut_mask = 16'hA50A;
defparam \Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \ALUResultWB[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[22] .is_wysiwyg = "true";
defparam \ALUResultWB[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneive_lcell_comb \BranchAddress[23]~42 (
// Equation(s):
// \BranchAddress[23]~42_combout  = (NextPCEM[23] & ((ImmediateFunctionTypeMuxOutEM[16] & (\BranchAddress[22]~41  & VCC)) # (!ImmediateFunctionTypeMuxOutEM[16] & (!\BranchAddress[22]~41 )))) # (!NextPCEM[23] & ((ImmediateFunctionTypeMuxOutEM[16] & 
// (!\BranchAddress[22]~41 )) # (!ImmediateFunctionTypeMuxOutEM[16] & ((\BranchAddress[22]~41 ) # (GND)))))
// \BranchAddress[23]~43  = CARRY((NextPCEM[23] & (!ImmediateFunctionTypeMuxOutEM[16] & !\BranchAddress[22]~41 )) # (!NextPCEM[23] & ((!\BranchAddress[22]~41 ) # (!ImmediateFunctionTypeMuxOutEM[16]))))

	.dataa(NextPCEM[23]),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[22]~41 ),
	.combout(\BranchAddress[23]~42_combout ),
	.cout(\BranchAddress[23]~43 ));
// synopsys translate_off
defparam \BranchAddress[23]~42 .lut_mask = 16'h9617;
defparam \BranchAddress[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \PC[23]~1 (
// Equation(s):
// \PC[23]~1_combout  = (\comb~3_combout  & ((\NextPC[23]~42_combout ))) # (!\comb~3_combout  & (\BranchAddress[23]~42_combout ))

	.dataa(\BranchAddress[23]~42_combout ),
	.datab(\NextPC[23]~42_combout ),
	.datac(gnd),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC[23]~1 .lut_mask = 16'hCCAA;
defparam \PC[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \RegisterFile|registers[20][23] (
// Equation(s):
// \RegisterFile|registers[20][23]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[23]~17_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][23]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datac(\RegFileWriteMux|out[23]~17_combout ),
	.datad(\RegisterFile|registers[20][23]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][23]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][23] .lut_mask = 16'h5140;
defparam \RegisterFile|registers[20][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \RegisterFile|Mux8~0 (
// Equation(s):
// \RegisterFile|Mux8~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][23]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][23]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux8~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N5
dffeas \RegisterFile|reg_1_out[23] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[23] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N27
dffeas \ReadData1EM[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[23] .is_wysiwyg = "true";
defparam \ReadData1EM[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \ForwardAMux|out[23]~12 (
// Equation(s):
// \ForwardAMux|out[23]~12_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & (\RegFileWriteMux|out[23]~17_combout )) # (!\RegWriteEnableWB~q  & ((ReadData1EM[23]))))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[23]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegFileWriteMux|out[23]~17_combout ),
	.datac(ReadData1EM[23]),
	.datad(\RegWriteEnableWB~q ),
	.cin(gnd),
	.combout(\ForwardAMux|out[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[23]~12 .lut_mask = 16'hD8F0;
defparam \ForwardAMux|out[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \ALUMux|out[23]~61 (
// Equation(s):
// \ALUMux|out[23]~61_combout  = (\ALUSrcEM~q  & ((ImmediateFunctionTypeMuxOutEM[16]))) # (!\ALUSrcEM~q  & (\ForwardBMux|out[23]~4_combout ))

	.dataa(\ForwardBMux|out[23]~4_combout ),
	.datab(\ALUSrcEM~q ),
	.datac(gnd),
	.datad(ImmediateFunctionTypeMuxOutEM[16]),
	.cin(gnd),
	.combout(\ALUMux|out[23]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[23]~61 .lut_mask = 16'hEE22;
defparam \ALUMux|out[23]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \ALU|Add0~126 (
// Equation(s):
// \ALU|Add0~126_combout  = (\ForwardAMux|out[23]~12_combout  & (((\ALU|O_out~0_combout )))) # (!\ForwardAMux|out[23]~12_combout  & (\ALU|Add0~90_combout  & ((!\ALUMux|out[23]~61_combout ))))

	.dataa(\ForwardAMux|out[23]~12_combout ),
	.datab(\ALU|Add0~90_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALUMux|out[23]~61_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~126 .lut_mask = 16'hA0E4;
defparam \ALU|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \ALU|Add0~127 (
// Equation(s):
// \ALU|Add0~127_combout  = (\ALU|Add0~126_combout ) # ((\ALU|Add0~92_combout  & (\ForwardAMux|out[23]~12_combout  $ (\ALUMux|out[23]~61_combout ))))

	.dataa(\ALU|Add0~126_combout ),
	.datab(\ALU|Add0~92_combout ),
	.datac(\ForwardAMux|out[23]~12_combout ),
	.datad(\ALUMux|out[23]~61_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~127 .lut_mask = 16'hAEEA;
defparam \ALU|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \ALU|Add0~125 (
// Equation(s):
// \ALU|Add0~125_combout  = (\ALU|Add0~88_combout  & ((ALUFunctionEM[0] & ((\ForwardAMux|out[23]~12_combout ) # (\ALUMux|out[23]~61_combout ))) # (!ALUFunctionEM[0] & (\ForwardAMux|out[23]~12_combout  & \ALUMux|out[23]~61_combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(\ForwardAMux|out[23]~12_combout ),
	.datac(\ALUMux|out[23]~61_combout ),
	.datad(\ALU|Add0~88_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~125 .lut_mask = 16'hE800;
defparam \ALU|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \ALU|AdderInputB[23]~41 (
// Equation(s):
// \ALU|AdderInputB[23]~41_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[23]~4_combout )))))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(ALUFunctionEM[1]),
	.datac(\ForwardBMux|out[23]~4_combout ),
	.datad(\ALUSrcEM~q ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[23]~41 .lut_mask = 16'h663C;
defparam \ALU|AdderInputB[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \ALU|Add0~57 (
// Equation(s):
// \ALU|Add0~57_combout  = ((\ForwardAMux|out[23]~12_combout  $ (\ALU|AdderInputB[23]~41_combout  $ (!\ALU|Add0~56 )))) # (GND)
// \ALU|Add0~58  = CARRY((\ForwardAMux|out[23]~12_combout  & ((\ALU|AdderInputB[23]~41_combout ) # (!\ALU|Add0~56 ))) # (!\ForwardAMux|out[23]~12_combout  & (\ALU|AdderInputB[23]~41_combout  & !\ALU|Add0~56 )))

	.dataa(\ForwardAMux|out[23]~12_combout ),
	.datab(\ALU|AdderInputB[23]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~56 ),
	.combout(\ALU|Add0~57_combout ),
	.cout(\ALU|Add0~58 ));
// synopsys translate_off
defparam \ALU|Add0~57 .lut_mask = 16'h698E;
defparam \ALU|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \ALU|Add0~128 (
// Equation(s):
// \ALU|Add0~128_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~57_combout )))) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~127_combout ) # ((\ALU|Add0~125_combout ))))

	.dataa(\ALU|Add0~127_combout ),
	.datab(\ALU|Add0~125_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~57_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~128 .lut_mask = 16'hFE0E;
defparam \ALU|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \PC[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC[23]~1_combout ),
	.asdata(\ALU|Add0~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\JumpEM~q ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \NextPC[23]~42 (
// Equation(s):
// \NextPC[23]~42_combout  = (PC[23] & (!\NextPC[22]~41 )) # (!PC[23] & ((\NextPC[22]~41 ) # (GND)))
// \NextPC[23]~43  = CARRY((!\NextPC[22]~41 ) # (!PC[23]))

	.dataa(gnd),
	.datab(PC[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[22]~41 ),
	.combout(\NextPC[23]~42_combout ),
	.cout(\NextPC[23]~43 ));
// synopsys translate_off
defparam \NextPC[23]~42 .lut_mask = 16'h3C3F;
defparam \NextPC[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N13
dffeas \NextPCID[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[23]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[23] .is_wysiwyg = "true";
defparam \NextPCID[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \NextPCEM[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[23] .is_wysiwyg = "true";
defparam \NextPCEM[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N13
dffeas \NextPCWB[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[23]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[23] .is_wysiwyg = "true";
defparam \NextPCWB[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N12
cycloneive_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (NextPCWB[23] & (!\Add2~41 )) # (!NextPCWB[23] & ((\Add2~41 ) # (GND)))
// \Add2~43  = CARRY((!\Add2~41 ) # (!NextPCWB[23]))

	.dataa(NextPCWB[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~41 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'h5A5F;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y19_N3
dffeas \ALUResultWB[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[23] .is_wysiwyg = "true";
defparam \ALUResultWB[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneive_lcell_comb \RegisterFile|registers[10][24] (
// Equation(s):
// \RegisterFile|registers[10][24]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\DataMemory|stack_seg|Selector7~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & 
// ((\RegisterFile|registers[10][24]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\DataMemory|stack_seg|Selector7~0_combout ),
	.datac(\RegisterFile|registers[10][24]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][24]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][24] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[10][24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneive_lcell_comb \RegisterFile|registers[8][24] (
// Equation(s):
// \RegisterFile|registers[8][24]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\DataMemory|stack_seg|Selector7~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][24]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\DataMemory|stack_seg|Selector7~0_combout ),
	.datac(\RegisterFile|registers[8][24]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][24]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][24] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneive_lcell_comb \RegisterFile|Mux39~0 (
// Equation(s):
// \RegisterFile|Mux39~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][24]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][24]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][24]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][24]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux39~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \RegisterFile|reg_2_out[24] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[24] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \ReadData2EM[24]~feeder (
// Equation(s):
// \ReadData2EM[24]~feeder_combout  = \RegisterFile|reg_2_out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|reg_2_out [24]),
	.cin(gnd),
	.combout(\ReadData2EM[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2EM[24]~feeder .lut_mask = 16'hFF00;
defparam \ReadData2EM[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N11
dffeas \ReadData2EM[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ReadData2EM[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[24] .is_wysiwyg = "true";
defparam \ReadData2EM[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \DataMemory|stack_seg|Selector7~1 (
// Equation(s):
// \DataMemory|stack_seg|Selector7~1_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\DataMemory|stack_seg|Selector7~0_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[24]))

	.dataa(ReadData2EM[24]),
	.datab(gnd),
	.datac(\ForwardingUnit|ForwardB~2_combout ),
	.datad(\DataMemory|stack_seg|Selector7~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector7~1 .lut_mask = 16'hFA0A;
defparam \DataMemory|stack_seg|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneive_lcell_comb \RegisterFile|registers[20][25] (
// Equation(s):
// \RegisterFile|registers[20][25]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\DataMemory|stack_seg|Selector6~0_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & 
// (\RegisterFile|registers[20][25]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[20][25]~combout ),
	.datac(\DataMemory|stack_seg|Selector6~0_combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][25]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][25] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[20][25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneive_lcell_comb \RegisterFile|Mux6~0 (
// Equation(s):
// \RegisterFile|Mux6~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][25]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][25]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux6~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \RegisterFile|reg_1_out[25] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[25] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N11
dffeas \ReadData1EM[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[25] .is_wysiwyg = "true";
defparam \ReadData1EM[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneive_lcell_comb \ForwardAMux|out[25]~10 (
// Equation(s):
// \ForwardAMux|out[25]~10_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\DataMemory|stack_seg|Selector6~0_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[25])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[25]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[25]),
	.datad(\DataMemory|stack_seg|Selector6~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[25]~10 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneive_lcell_comb \ALUMux|out[25]~35 (
// Equation(s):
// \ALUMux|out[25]~35_combout  = (!\ALUSrcEM~q  & (!\ForwardingUnit|ForwardB~2_combout  & ReadData2EM[25]))

	.dataa(\ALUSrcEM~q ),
	.datab(gnd),
	.datac(\ForwardingUnit|ForwardB~2_combout ),
	.datad(ReadData2EM[25]),
	.cin(gnd),
	.combout(\ALUMux|out[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[25]~35 .lut_mask = 16'h0500;
defparam \ALUMux|out[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneive_lcell_comb \ALUMux|out[25]~36 (
// Equation(s):
// \ALUMux|out[25]~36_combout  = (\ALUMux|out[16]~20_combout ) # ((\ALUMux|out[25]~35_combout ) # ((\ALUMux|out[24]~22_combout  & \DataMemory|stack_seg|Selector6~0_combout )))

	.dataa(\ALUMux|out[24]~22_combout ),
	.datab(\ALUMux|out[16]~20_combout ),
	.datac(\ALUMux|out[25]~35_combout ),
	.datad(\DataMemory|stack_seg|Selector6~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[25]~36 .lut_mask = 16'hFEFC;
defparam \ALUMux|out[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \ALU|Add0~80 (
// Equation(s):
// \ALU|Add0~80_combout  = (\ForwardAMux|out[25]~10_combout  & (ALUFunctionEM[1] $ (((ALUFunctionEM[0]) # (\ALUMux|out[25]~36_combout ))))) # (!\ForwardAMux|out[25]~10_combout  & ((ALUFunctionEM[1] & (ALUFunctionEM[0] $ (\ALUMux|out[25]~36_combout ))) # 
// (!ALUFunctionEM[1] & (ALUFunctionEM[0] & \ALUMux|out[25]~36_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ForwardAMux|out[25]~10_combout ),
	.datac(ALUFunctionEM[0]),
	.datad(\ALUMux|out[25]~36_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~80 .lut_mask = 16'h5668;
defparam \ALU|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneive_lcell_comb \ALU|AdderInputB[25]~28 (
// Equation(s):
// \ALU|AdderInputB[25]~28_combout  = ALUFunctionEM[1] $ (\ALUMux|out[25]~36_combout )

	.dataa(ALUFunctionEM[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUMux|out[25]~36_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[25]~28 .lut_mask = 16'h55AA;
defparam \ALU|AdderInputB[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \ALUMux|out[24]~37 (
// Equation(s):
// \ALUMux|out[24]~37_combout  = (ReadData2EM[24] & (!\ALUSrcEM~q  & !\ForwardingUnit|ForwardB~2_combout ))

	.dataa(ReadData2EM[24]),
	.datab(gnd),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[24]~37 .lut_mask = 16'h000A;
defparam \ALUMux|out[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \ALUMux|out[24]~38 (
// Equation(s):
// \ALUMux|out[24]~38_combout  = (\ALUMux|out[16]~20_combout ) # ((\ALUMux|out[24]~37_combout ) # ((\ALUMux|out[24]~22_combout  & \DataMemory|stack_seg|Selector7~0_combout )))

	.dataa(\ALUMux|out[16]~20_combout ),
	.datab(\ALUMux|out[24]~22_combout ),
	.datac(\ALUMux|out[24]~37_combout ),
	.datad(\DataMemory|stack_seg|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[24]~38 .lut_mask = 16'hFEFA;
defparam \ALUMux|out[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \ALU|AdderInputB[24]~29 (
// Equation(s):
// \ALU|AdderInputB[24]~29_combout  = ALUFunctionEM[1] $ (\ALUMux|out[24]~38_combout )

	.dataa(gnd),
	.datab(ALUFunctionEM[1]),
	.datac(gnd),
	.datad(\ALUMux|out[24]~38_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[24]~29 .lut_mask = 16'h33CC;
defparam \ALU|AdderInputB[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \ALU|Add0~59 (
// Equation(s):
// \ALU|Add0~59_combout  = (\ForwardAMux|out[24]~11_combout  & ((\ALU|AdderInputB[24]~29_combout  & (\ALU|Add0~58  & VCC)) # (!\ALU|AdderInputB[24]~29_combout  & (!\ALU|Add0~58 )))) # (!\ForwardAMux|out[24]~11_combout  & ((\ALU|AdderInputB[24]~29_combout  & 
// (!\ALU|Add0~58 )) # (!\ALU|AdderInputB[24]~29_combout  & ((\ALU|Add0~58 ) # (GND)))))
// \ALU|Add0~60  = CARRY((\ForwardAMux|out[24]~11_combout  & (!\ALU|AdderInputB[24]~29_combout  & !\ALU|Add0~58 )) # (!\ForwardAMux|out[24]~11_combout  & ((!\ALU|Add0~58 ) # (!\ALU|AdderInputB[24]~29_combout ))))

	.dataa(\ForwardAMux|out[24]~11_combout ),
	.datab(\ALU|AdderInputB[24]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~58 ),
	.combout(\ALU|Add0~59_combout ),
	.cout(\ALU|Add0~60 ));
// synopsys translate_off
defparam \ALU|Add0~59 .lut_mask = 16'h9617;
defparam \ALU|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \ALU|Add0~61 (
// Equation(s):
// \ALU|Add0~61_combout  = ((\ForwardAMux|out[25]~10_combout  $ (\ALU|AdderInputB[25]~28_combout  $ (!\ALU|Add0~60 )))) # (GND)
// \ALU|Add0~62  = CARRY((\ForwardAMux|out[25]~10_combout  & ((\ALU|AdderInputB[25]~28_combout ) # (!\ALU|Add0~60 ))) # (!\ForwardAMux|out[25]~10_combout  & (\ALU|AdderInputB[25]~28_combout  & !\ALU|Add0~60 )))

	.dataa(\ForwardAMux|out[25]~10_combout ),
	.datab(\ALU|AdderInputB[25]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~60 ),
	.combout(\ALU|Add0~61_combout ),
	.cout(\ALU|Add0~62 ));
// synopsys translate_off
defparam \ALU|Add0~61 .lut_mask = 16'h698E;
defparam \ALU|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \ALU|Add0~79 (
// Equation(s):
// \ALU|Add0~79_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~61_combout )))) # (!\ALU|Equal2~0_combout  & (\ALU|O_out~0_combout  & (\ForwardAMux|out[25]~10_combout )))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ForwardAMux|out[25]~10_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~61_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~79 .lut_mask = 16'hF808;
defparam \ALU|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \ALU|Add0~81 (
// Equation(s):
// \ALU|Add0~81_combout  = (\ALU|Add0~79_combout ) # ((\ALU|Equal3~0_combout  & (\ALU|Add0~80_combout  & !\ALU|Equal2~0_combout )))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|Add0~80_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~79_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~81 .lut_mask = 16'hFF08;
defparam \ALU|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \BranchAddress[24]~44 (
// Equation(s):
// \BranchAddress[24]~44_combout  = ((ImmediateFunctionTypeMuxOutEM[16] $ (NextPCEM[24] $ (!\BranchAddress[23]~43 )))) # (GND)
// \BranchAddress[24]~45  = CARRY((ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[24]) # (!\BranchAddress[23]~43 ))) # (!ImmediateFunctionTypeMuxOutEM[16] & (NextPCEM[24] & !\BranchAddress[23]~43 )))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(NextPCEM[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[23]~43 ),
	.combout(\BranchAddress[24]~44_combout ),
	.cout(\BranchAddress[24]~45 ));
// synopsys translate_off
defparam \BranchAddress[24]~44 .lut_mask = 16'h698E;
defparam \BranchAddress[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \PC[24]~2 (
// Equation(s):
// \PC[24]~2_combout  = (\comb~3_combout  & ((\NextPC[24]~44_combout ))) # (!\comb~3_combout  & (\BranchAddress[24]~44_combout ))

	.dataa(\BranchAddress[24]~44_combout ),
	.datab(\NextPC[24]~44_combout ),
	.datac(gnd),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC[24]~2 .lut_mask = 16'hCCAA;
defparam \PC[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \PC[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC[24]~2_combout ),
	.asdata(\ALU|Add0~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\JumpEM~q ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb \NextPC[24]~44 (
// Equation(s):
// \NextPC[24]~44_combout  = (PC[24] & (\NextPC[23]~43  $ (GND))) # (!PC[24] & (!\NextPC[23]~43  & VCC))
// \NextPC[24]~45  = CARRY((PC[24] & !\NextPC[23]~43 ))

	.dataa(gnd),
	.datab(PC[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[23]~43 ),
	.combout(\NextPC[24]~44_combout ),
	.cout(\NextPC[24]~45 ));
// synopsys translate_off
defparam \NextPC[24]~44 .lut_mask = 16'hC30C;
defparam \NextPC[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N15
dffeas \NextPCID[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[24]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[24] .is_wysiwyg = "true";
defparam \NextPCID[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N15
dffeas \NextPCEM[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[24] .is_wysiwyg = "true";
defparam \NextPCEM[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_lcell_comb \BranchAddress[25]~46 (
// Equation(s):
// \BranchAddress[25]~46_combout  = (ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[25] & (\BranchAddress[24]~45  & VCC)) # (!NextPCEM[25] & (!\BranchAddress[24]~45 )))) # (!ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[25] & (!\BranchAddress[24]~45 )) # 
// (!NextPCEM[25] & ((\BranchAddress[24]~45 ) # (GND)))))
// \BranchAddress[25]~47  = CARRY((ImmediateFunctionTypeMuxOutEM[16] & (!NextPCEM[25] & !\BranchAddress[24]~45 )) # (!ImmediateFunctionTypeMuxOutEM[16] & ((!\BranchAddress[24]~45 ) # (!NextPCEM[25]))))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(NextPCEM[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[24]~45 ),
	.combout(\BranchAddress[25]~46_combout ),
	.cout(\BranchAddress[25]~47 ));
// synopsys translate_off
defparam \BranchAddress[25]~46 .lut_mask = 16'h9617;
defparam \BranchAddress[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = (\JumpEM~q ) # ((!\comb~3_combout  & \BranchAddress[25]~46_combout ))

	.dataa(\JumpEM~q ),
	.datab(gnd),
	.datac(\comb~3_combout ),
	.datad(\BranchAddress[25]~46_combout ),
	.cin(gnd),
	.combout(\PC~31_combout ),
	.cout());
// synopsys translate_off
defparam \PC~31 .lut_mask = 16'hAFAA;
defparam \PC~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = (\PC~31_combout  & (((\ALU|Add0~81_combout ) # (\PCFromRegisterMux|out[9]~6_combout )))) # (!\PC~31_combout  & (\NextPC[25]~46_combout  & ((!\PCFromRegisterMux|out[9]~6_combout ))))

	.dataa(\NextPC[25]~46_combout ),
	.datab(\ALU|Add0~81_combout ),
	.datac(\PC~31_combout ),
	.datad(\PCFromRegisterMux|out[9]~6_combout ),
	.cin(gnd),
	.combout(\PC~32_combout ),
	.cout());
// synopsys translate_off
defparam \PC~32 .lut_mask = 16'hF0CA;
defparam \PC~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N15
dffeas \PC[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \NextPC[25]~46 (
// Equation(s):
// \NextPC[25]~46_combout  = (PC[25] & (!\NextPC[24]~45 )) # (!PC[25] & ((\NextPC[24]~45 ) # (GND)))
// \NextPC[25]~47  = CARRY((!\NextPC[24]~45 ) # (!PC[25]))

	.dataa(gnd),
	.datab(PC[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[24]~45 ),
	.combout(\NextPC[25]~46_combout ),
	.cout(\NextPC[25]~47 ));
// synopsys translate_off
defparam \NextPC[25]~46 .lut_mask = 16'h3C3F;
defparam \NextPC[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \NextPCID[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[25]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[25] .is_wysiwyg = "true";
defparam \NextPCID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \NextPCEM[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[25] .is_wysiwyg = "true";
defparam \NextPCEM[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N17
dffeas \NextPCWB[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[25]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[25] .is_wysiwyg = "true";
defparam \NextPCWB[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N15
dffeas \NextPCWB[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[24]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[24] .is_wysiwyg = "true";
defparam \NextPCWB[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N14
cycloneive_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = (NextPCWB[24] & (\Add2~43  $ (GND))) # (!NextPCWB[24] & (!\Add2~43  & VCC))
// \Add2~45  = CARRY((NextPCWB[24] & !\Add2~43 ))

	.dataa(gnd),
	.datab(NextPCWB[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~43 ),
	.combout(\Add2~44_combout ),
	.cout(\Add2~45 ));
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'hC30C;
defparam \Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N16
cycloneive_lcell_comb \Add2~46 (
// Equation(s):
// \Add2~46_combout  = (NextPCWB[25] & (!\Add2~45 )) # (!NextPCWB[25] & ((\Add2~45 ) # (GND)))
// \Add2~47  = CARRY((!\Add2~45 ) # (!NextPCWB[25]))

	.dataa(gnd),
	.datab(NextPCWB[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~45 ),
	.combout(\Add2~46_combout ),
	.cout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~46 .lut_mask = 16'h3C3F;
defparam \Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \DataMemory|stack_seg|Selector5~1 (
// Equation(s):
// \DataMemory|stack_seg|Selector5~1_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\DataMemory|stack_seg|Selector5~0_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[26])))

	.dataa(\DataMemory|stack_seg|Selector5~0_combout ),
	.datab(gnd),
	.datac(\ForwardingUnit|ForwardB~2_combout ),
	.datad(ReadData2EM[26]),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector5~1 .lut_mask = 16'hAFA0;
defparam \DataMemory|stack_seg|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y17_N0
cycloneive_ram_block \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\DataMemory|data_seg|mem0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|data_seg|mem0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemory|stack_seg|Selector5~1_combout ,\DataMemory|stack_seg|Selector6~1_combout ,\DataMemory|stack_seg|Selector7~1_combout ,\ForwardBMux|out[23]~4_combout ,\ForwardBMux|out[22]~5_combout ,\ForwardBMux|out[21]~6_combout ,\ForwardBMux|out[20]~7_combout ,
\ForwardBMux|out[19]~8_combout ,\ForwardBMux|out[18]~9_combout }),
	.portaaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .init_file = "db/processor.ram2_async_memory_3ca116a3.hdl.mif";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_6ii1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y16_N0
cycloneive_ram_block \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\DataMemory|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemory|stack_seg|Selector5~1_combout ,\DataMemory|stack_seg|Selector6~1_combout ,\DataMemory|stack_seg|Selector7~1_combout ,\ForwardBMux|out[23]~4_combout ,\ForwardBMux|out[22]~5_combout ,\ForwardBMux|out[21]~6_combout ,\ForwardBMux|out[20]~7_combout ,
\ForwardBMux|out[19]~8_combout ,\ForwardBMux|out[18]~9_combout }),
	.portaaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneive_lcell_comb \DataMemory|Selector6~0 (
// Equation(s):
// \DataMemory|Selector6~0_combout  = (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  & (\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  & (\DataMemory|Equal1~6_combout )))

	.dataa(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector6~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N11
dffeas \MemoryShifterOutWB[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[25]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[25] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N1
dffeas \ALUResultWB[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[25] .is_wysiwyg = "true";
defparam \ALUResultWB[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
cycloneive_lcell_comb \RegFileWriteMux|out[25]~14 (
// Equation(s):
// \RegFileWriteMux|out[25]~14_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[25])) # (!\MemoryToRegWB~q  & ((ALUResultWB[25])))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\MemoryToRegWB~q ),
	.datac(MemoryShifterOutWB[25]),
	.datad(ALUResultWB[25]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[25]~14 .lut_mask = 16'h5140;
defparam \RegFileWriteMux|out[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N14
cycloneive_lcell_comb \DataMemory|stack_seg|Selector6~0 (
// Equation(s):
// \DataMemory|stack_seg|Selector6~0_combout  = (\RegFileWriteMux|out[25]~14_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~46_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(\Add2~46_combout ),
	.datad(\RegFileWriteMux|out[25]~14_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector6~0 .lut_mask = 16'hFFA0;
defparam \DataMemory|stack_seg|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N28
cycloneive_lcell_comb \RegisterFile|registers[10][25] (
// Equation(s):
// \RegisterFile|registers[10][25]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\DataMemory|stack_seg|Selector6~0_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & 
// (\RegisterFile|registers[10][25]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[10][25]~combout ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\DataMemory|stack_seg|Selector6~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][25]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][25] .lut_mask = 16'h5404;
defparam \RegisterFile|registers[10][25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
cycloneive_lcell_comb \RegisterFile|registers[8][25] (
// Equation(s):
// \RegisterFile|registers[8][25]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\DataMemory|stack_seg|Selector6~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][25]~combout 
// )))))

	.dataa(\DataMemory|stack_seg|Selector6~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[8][25]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][25]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][25] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[8][25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N24
cycloneive_lcell_comb \RegisterFile|Mux38~0 (
// Equation(s):
// \RegisterFile|Mux38~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][25]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][25]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][25]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][25]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux38~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N25
dffeas \RegisterFile|reg_2_out[25] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[25] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \ReadData2EM[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[25] .is_wysiwyg = "true";
defparam \ReadData2EM[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \DataMemory|stack_seg|Selector6~1 (
// Equation(s):
// \DataMemory|stack_seg|Selector6~1_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\DataMemory|stack_seg|Selector6~0_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[25]))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[25]),
	.datad(\DataMemory|stack_seg|Selector6~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector6~1 .lut_mask = 16'hFC30;
defparam \DataMemory|stack_seg|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneive_lcell_comb \DataMemory|Selector8~0 (
// Equation(s):
// \DataMemory|Selector8~0_combout  = (\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ((\DataMemory|Equal1~6_combout ) # ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & \DataMemory|Equal0~6_combout )))) # 
// (!\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & (\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ((\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector8~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N25
dffeas \MemoryShifterOutWB[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[23]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[23] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \RegFileWriteMux|out[23]~16 (
// Equation(s):
// \RegFileWriteMux|out[23]~16_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[23]))) # (!\MemoryToRegWB~q  & (ALUResultWB[23]))))

	.dataa(ALUResultWB[23]),
	.datab(\MemoryToRegWB~q ),
	.datac(\WriteRegFromPC_WB~q ),
	.datad(MemoryShifterOutWB[23]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[23]~16 .lut_mask = 16'h0E02;
defparam \RegFileWriteMux|out[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \RegFileWriteMux|out[23]~17 (
// Equation(s):
// \RegFileWriteMux|out[23]~17_combout  = (\RegFileWriteMux|out[23]~16_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~42_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\Add2~42_combout ),
	.datad(\RegFileWriteMux|out[23]~16_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[23]~17 .lut_mask = 16'hFFC0;
defparam \RegFileWriteMux|out[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N12
cycloneive_lcell_comb \RegisterFile|registers[10][23] (
// Equation(s):
// \RegisterFile|registers[10][23]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegFileWriteMux|out[23]~17_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][23]~combout 
// ))))

	.dataa(\RegisterFile|registers[10][23]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegFileWriteMux|out[23]~17_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][23]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][23] .lut_mask = 16'h3202;
defparam \RegisterFile|registers[10][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N18
cycloneive_lcell_comb \RegisterFile|registers[8][23] (
// Equation(s):
// \RegisterFile|registers[8][23]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[23]~17_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][23]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][23]~combout ),
	.datac(\RegFileWriteMux|out[23]~17_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][23]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][23] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N26
cycloneive_lcell_comb \RegisterFile|Mux40~0 (
// Equation(s):
// \RegisterFile|Mux40~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][23]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][23]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][23]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][23]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux40~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N27
dffeas \RegisterFile|reg_2_out[23] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[23] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N7
dffeas \ReadData2EM[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[23] .is_wysiwyg = "true";
defparam \ReadData2EM[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \ForwardBMux|out[23]~4 (
// Equation(s):
// \ForwardBMux|out[23]~4_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[23]~17_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[23])))

	.dataa(gnd),
	.datab(\RegFileWriteMux|out[23]~17_combout ),
	.datac(ReadData2EM[23]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[23]~4 .lut_mask = 16'hCCF0;
defparam \ForwardBMux|out[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
cycloneive_lcell_comb \DataMemory|Selector9~0 (
// Equation(s):
// \DataMemory|Selector9~0_combout  = (\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  & (\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  & (\DataMemory|Equal1~6_combout )))

	.dataa(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector9~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N7
dffeas \MemoryShifterOutWB[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[22]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[22] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneive_lcell_comb \RegFileWriteMux|out[22]~18 (
// Equation(s):
// \RegFileWriteMux|out[22]~18_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[22]))) # (!\MemoryToRegWB~q  & (ALUResultWB[22]))))

	.dataa(ALUResultWB[22]),
	.datab(MemoryShifterOutWB[22]),
	.datac(\MemoryToRegWB~q ),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[22]~18 .lut_mask = 16'h00CA;
defparam \RegFileWriteMux|out[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_lcell_comb \RegFileWriteMux|out[22]~19 (
// Equation(s):
// \RegFileWriteMux|out[22]~19_combout  = (\RegFileWriteMux|out[22]~18_combout ) # ((\Add2~40_combout  & \WriteRegFromPC_WB~q ))

	.dataa(gnd),
	.datab(\Add2~40_combout ),
	.datac(\RegFileWriteMux|out[22]~18_combout ),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[22]~19 .lut_mask = 16'hFCF0;
defparam \RegFileWriteMux|out[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneive_lcell_comb \RegisterFile|registers[10][22] (
// Equation(s):
// \RegisterFile|registers[10][22]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[22]~19_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][22]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[22]~19_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[10][22]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][22]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][22] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[10][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneive_lcell_comb \RegisterFile|registers[8][22] (
// Equation(s):
// \RegisterFile|registers[8][22]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[22]~19_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][22]~combout )))))

	.dataa(\RegFileWriteMux|out[22]~19_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.datad(\RegisterFile|registers[8][22]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][22]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][22] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[8][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneive_lcell_comb \RegisterFile|Mux41~0 (
// Equation(s):
// \RegisterFile|Mux41~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][22]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][22]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][22]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][22]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux41~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \RegisterFile|reg_2_out[22] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[22] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N19
dffeas \ReadData2EM[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[22] .is_wysiwyg = "true";
defparam \ReadData2EM[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \ForwardBMux|out[22]~5 (
// Equation(s):
// \ForwardBMux|out[22]~5_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[22]~19_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[22]))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[22]),
	.datad(\RegFileWriteMux|out[22]~19_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[22]~5 .lut_mask = 16'hFC30;
defparam \ForwardBMux|out[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N24
cycloneive_lcell_comb \DataMemory|Selector10~0 (
// Equation(s):
// \DataMemory|Selector10~0_combout  = (\DataMemory|Equal0~6_combout  & ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ) # ((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|Equal0~6_combout  & (((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  & \DataMemory|Equal1~6_combout ))))

	.dataa(\DataMemory|Equal0~6_combout ),
	.datab(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector10~0 .lut_mask = 16'hF888;
defparam \DataMemory|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N25
dffeas \MemoryShifterOutWB[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[21]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[21] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N27
dffeas \ALUResultWB[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[21] .is_wysiwyg = "true";
defparam \ALUResultWB[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N26
cycloneive_lcell_comb \RegFileWriteMux|out[21]~20 (
// Equation(s):
// \RegFileWriteMux|out[21]~20_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[21])) # (!\MemoryToRegWB~q  & ((ALUResultWB[21])))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(MemoryShifterOutWB[21]),
	.datac(\MemoryToRegWB~q ),
	.datad(ALUResultWB[21]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[21]~20 .lut_mask = 16'h4540;
defparam \RegFileWriteMux|out[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N30
cycloneive_lcell_comb \RegFileWriteMux|out[21]~21 (
// Equation(s):
// \RegFileWriteMux|out[21]~21_combout  = (\RegFileWriteMux|out[21]~20_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~38_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(\Add2~38_combout ),
	.datad(\RegFileWriteMux|out[21]~20_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[21]~21 .lut_mask = 16'hFFA0;
defparam \RegFileWriteMux|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N30
cycloneive_lcell_comb \RegisterFile|registers[10][21] (
// Equation(s):
// \RegisterFile|registers[10][21]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegFileWriteMux|out[21]~21_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][21]~combout 
// ))))

	.dataa(\RegisterFile|registers[10][21]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegFileWriteMux|out[21]~21_combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][21]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][21] .lut_mask = 16'h3022;
defparam \RegisterFile|registers[10][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N16
cycloneive_lcell_comb \RegisterFile|registers[8][21] (
// Equation(s):
// \RegisterFile|registers[8][21]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[21]~21_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][21]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][21]~combout ),
	.datac(\RegFileWriteMux|out[21]~21_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][21]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][21] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
cycloneive_lcell_comb \RegisterFile|Mux42~0 (
// Equation(s):
// \RegisterFile|Mux42~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][21]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][21]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][21]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][21]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux42~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N21
dffeas \RegisterFile|reg_2_out[21] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[21] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \ReadData2EM[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[21] .is_wysiwyg = "true";
defparam \ReadData2EM[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \ForwardBMux|out[21]~6 (
// Equation(s):
// \ForwardBMux|out[21]~6_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[21]~21_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[21]))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[21]),
	.datad(\RegFileWriteMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[21]~6 .lut_mask = 16'hFC30;
defparam \ForwardBMux|out[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneive_lcell_comb \DataMemory|Selector11~0 (
// Equation(s):
// \DataMemory|Selector11~0_combout  = (\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|Equal1~6_combout  & \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4  & (\DataMemory|Equal1~6_combout  & (\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\DataMemory|Equal1~6_combout ),
	.datac(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector11~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N13
dffeas \MemoryShifterOutWB[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[20]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[20] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N3
dffeas \ALUResultWB[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[20] .is_wysiwyg = "true";
defparam \ALUResultWB[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneive_lcell_comb \RegFileWriteMux|out[20]~22 (
// Equation(s):
// \RegFileWriteMux|out[20]~22_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[20])) # (!\MemoryToRegWB~q  & ((ALUResultWB[20])))))

	.dataa(MemoryShifterOutWB[20]),
	.datab(\MemoryToRegWB~q ),
	.datac(ALUResultWB[20]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[20]~22 .lut_mask = 16'h00B8;
defparam \RegFileWriteMux|out[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N26
cycloneive_lcell_comb \RegFileWriteMux|out[20]~23 (
// Equation(s):
// \RegFileWriteMux|out[20]~23_combout  = (\RegFileWriteMux|out[20]~22_combout ) # ((\Add2~36_combout  & \WriteRegFromPC_WB~q ))

	.dataa(\RegFileWriteMux|out[20]~22_combout ),
	.datab(gnd),
	.datac(\Add2~36_combout ),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[20]~23 .lut_mask = 16'hFAAA;
defparam \RegFileWriteMux|out[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneive_lcell_comb \RegisterFile|registers[10][20] (
// Equation(s):
// \RegisterFile|registers[10][20]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[20]~23_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][20]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[20]~23_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegisterFile|registers[10][20]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][20]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][20] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[10][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N16
cycloneive_lcell_comb \RegisterFile|registers[8][20] (
// Equation(s):
// \RegisterFile|registers[8][20]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[20]~23_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][20]~combout )))))

	.dataa(\RegFileWriteMux|out[20]~23_combout ),
	.datab(\RegisterFile|registers[8][20]~combout ),
	.datac(\reset~input_o ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][20]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][20] .lut_mask = 16'h0A0C;
defparam \RegisterFile|registers[8][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneive_lcell_comb \RegisterFile|Mux43~0 (
// Equation(s):
// \RegisterFile|Mux43~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][20]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][20]~combout )))

	.dataa(CurrentInstructionID[17]),
	.datab(gnd),
	.datac(\RegisterFile|registers[10][20]~combout ),
	.datad(\RegisterFile|registers[8][20]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux43~0 .lut_mask = 16'hF5A0;
defparam \RegisterFile|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N29
dffeas \RegisterFile|reg_2_out[20] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[20] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N29
dffeas \ReadData2EM[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[20] .is_wysiwyg = "true";
defparam \ReadData2EM[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \ForwardBMux|out[20]~7 (
// Equation(s):
// \ForwardBMux|out[20]~7_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[20]~23_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[20]))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[20]),
	.datad(\RegFileWriteMux|out[20]~23_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[20]~7 .lut_mask = 16'hFC30;
defparam \ForwardBMux|out[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneive_lcell_comb \DataMemory|Selector12~0 (
// Equation(s):
// \DataMemory|Selector12~0_combout  = (\DataMemory|Equal0~6_combout  & ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ) # ((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|Equal0~6_combout  & (((\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  & \DataMemory|Equal1~6_combout ))))

	.dataa(\DataMemory|Equal0~6_combout ),
	.datab(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector12~0 .lut_mask = 16'hF888;
defparam \DataMemory|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N13
dffeas \MemoryShifterOutWB[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[19]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[19] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N25
dffeas \ALUResultWB[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[19] .is_wysiwyg = "true";
defparam \ALUResultWB[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneive_lcell_comb \RegFileWriteMux|out[19]~24 (
// Equation(s):
// \RegFileWriteMux|out[19]~24_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[19])) # (!\MemoryToRegWB~q  & ((ALUResultWB[19])))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\MemoryToRegWB~q ),
	.datac(MemoryShifterOutWB[19]),
	.datad(ALUResultWB[19]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[19]~24 .lut_mask = 16'h5140;
defparam \RegFileWriteMux|out[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N16
cycloneive_lcell_comb \RegFileWriteMux|out[19]~25 (
// Equation(s):
// \RegFileWriteMux|out[19]~25_combout  = (\RegFileWriteMux|out[19]~24_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~34_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\RegFileWriteMux|out[19]~24_combout ),
	.datac(gnd),
	.datad(\Add2~34_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[19]~25 .lut_mask = 16'hEECC;
defparam \RegFileWriteMux|out[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneive_lcell_comb \RegisterFile|registers[10][19] (
// Equation(s):
// \RegisterFile|registers[10][19]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[19]~25_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][19]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[19]~25_combout ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegisterFile|registers[10][19]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][19]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][19] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[10][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneive_lcell_comb \RegisterFile|registers[8][19] (
// Equation(s):
// \RegisterFile|registers[8][19]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[19]~25_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][19]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][19]~combout ),
	.datac(\RegFileWriteMux|out[19]~25_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][19]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][19] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N0
cycloneive_lcell_comb \RegisterFile|Mux44~0 (
// Equation(s):
// \RegisterFile|Mux44~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][19]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][19]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][19]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][19]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux44~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N1
dffeas \RegisterFile|reg_2_out[19] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[19] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N25
dffeas \ReadData2EM[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[19] .is_wysiwyg = "true";
defparam \ReadData2EM[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneive_lcell_comb \ForwardBMux|out[19]~8 (
// Equation(s):
// \ForwardBMux|out[19]~8_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[19]~25_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[19]))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[19]),
	.datad(\RegFileWriteMux|out[19]~25_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[19]~8 .lut_mask = 16'hFC30;
defparam \ForwardBMux|out[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N12
cycloneive_lcell_comb \DataMemory|Selector5~0 (
// Equation(s):
// \DataMemory|Selector5~0_combout  = (\DataMemory|Equal0~6_combout  & ((\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|Equal0~6_combout  & (\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  & ((\DataMemory|Equal1~6_combout ))))

	.dataa(\DataMemory|Equal0~6_combout ),
	.datab(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector5~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N13
dffeas \MemoryShifterOutWB[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[26]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[26] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneive_lcell_comb \RegisterFile|registers[20][26] (
// Equation(s):
// \RegisterFile|registers[20][26]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\DataMemory|stack_seg|Selector5~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & 
// ((\RegisterFile|registers[20][26]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\DataMemory|stack_seg|Selector5~0_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][26]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][26]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][26] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneive_lcell_comb \RegisterFile|Mux5~0 (
// Equation(s):
// \RegisterFile|Mux5~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][26]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][26]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux5~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N29
dffeas \RegisterFile|reg_1_out[26] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[26] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \ReadData1EM[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[26] .is_wysiwyg = "true";
defparam \ReadData1EM[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \ForwardAMux|out[26]~9 (
// Equation(s):
// \ForwardAMux|out[26]~9_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\DataMemory|stack_seg|Selector5~0_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[26])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[26]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[26]),
	.datad(\DataMemory|stack_seg|Selector5~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[26]~9 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \ALU|Add0~83 (
// Equation(s):
// \ALU|Add0~83_combout  = (\ALUMux|out[26]~34_combout  & (ALUFunctionEM[1] $ (((\ForwardAMux|out[26]~9_combout ) # (ALUFunctionEM[0]))))) # (!\ALUMux|out[26]~34_combout  & ((\ForwardAMux|out[26]~9_combout  & (ALUFunctionEM[1] $ (ALUFunctionEM[0]))) # 
// (!\ForwardAMux|out[26]~9_combout  & (ALUFunctionEM[1] & ALUFunctionEM[0]))))

	.dataa(\ALUMux|out[26]~34_combout ),
	.datab(\ForwardAMux|out[26]~9_combout ),
	.datac(ALUFunctionEM[1]),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~83 .lut_mask = 16'h1E68;
defparam \ALU|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \ALU|Add0~63 (
// Equation(s):
// \ALU|Add0~63_combout  = (\ALU|AdderInputB[26]~27_combout  & ((\ForwardAMux|out[26]~9_combout  & (\ALU|Add0~62  & VCC)) # (!\ForwardAMux|out[26]~9_combout  & (!\ALU|Add0~62 )))) # (!\ALU|AdderInputB[26]~27_combout  & ((\ForwardAMux|out[26]~9_combout  & 
// (!\ALU|Add0~62 )) # (!\ForwardAMux|out[26]~9_combout  & ((\ALU|Add0~62 ) # (GND)))))
// \ALU|Add0~64  = CARRY((\ALU|AdderInputB[26]~27_combout  & (!\ForwardAMux|out[26]~9_combout  & !\ALU|Add0~62 )) # (!\ALU|AdderInputB[26]~27_combout  & ((!\ALU|Add0~62 ) # (!\ForwardAMux|out[26]~9_combout ))))

	.dataa(\ALU|AdderInputB[26]~27_combout ),
	.datab(\ForwardAMux|out[26]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~62 ),
	.combout(\ALU|Add0~63_combout ),
	.cout(\ALU|Add0~64 ));
// synopsys translate_off
defparam \ALU|Add0~63 .lut_mask = 16'h9617;
defparam \ALU|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \ALU|Add0~82 (
// Equation(s):
// \ALU|Add0~82_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~63_combout )))) # (!\ALU|Equal2~0_combout  & (\ForwardAMux|out[26]~9_combout  & (\ALU|O_out~0_combout )))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\ForwardAMux|out[26]~9_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALU|Add0~63_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~82 .lut_mask = 16'hEA40;
defparam \ALU|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \ALU|Add0~84 (
// Equation(s):
// \ALU|Add0~84_combout  = (\ALU|Add0~82_combout ) # ((!\ALU|Equal2~0_combout  & (\ALU|Add0~83_combout  & \ALU|Equal3~0_combout )))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\ALU|Add0~83_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|Add0~82_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~84 .lut_mask = 16'hFF40;
defparam \ALU|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N25
dffeas \ALUResultWB[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[26] .is_wysiwyg = "true";
defparam \ALUResultWB[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N30
cycloneive_lcell_comb \RegFileWriteMux|out[26]~13 (
// Equation(s):
// \RegFileWriteMux|out[26]~13_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[26])) # (!\MemoryToRegWB~q  & ((ALUResultWB[26])))))

	.dataa(MemoryShifterOutWB[26]),
	.datab(ALUResultWB[26]),
	.datac(\MemoryToRegWB~q ),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[26]~13 .lut_mask = 16'h00AC;
defparam \RegFileWriteMux|out[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneive_lcell_comb \BranchAddress[26]~48 (
// Equation(s):
// \BranchAddress[26]~48_combout  = ((ImmediateFunctionTypeMuxOutEM[16] $ (NextPCEM[26] $ (!\BranchAddress[25]~47 )))) # (GND)
// \BranchAddress[26]~49  = CARRY((ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[26]) # (!\BranchAddress[25]~47 ))) # (!ImmediateFunctionTypeMuxOutEM[16] & (NextPCEM[26] & !\BranchAddress[25]~47 )))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(NextPCEM[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[25]~47 ),
	.combout(\BranchAddress[26]~48_combout ),
	.cout(\BranchAddress[26]~49 ));
// synopsys translate_off
defparam \BranchAddress[26]~48 .lut_mask = 16'h698E;
defparam \BranchAddress[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneive_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = (\JumpEM~q ) # ((\comb~3_combout  & ((\NextPC[26]~48_combout ))) # (!\comb~3_combout  & (\BranchAddress[26]~48_combout )))

	.dataa(\JumpEM~q ),
	.datab(\BranchAddress[26]~48_combout ),
	.datac(\NextPC[26]~48_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \PC~29 .lut_mask = 16'hFAEE;
defparam \PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = (\PC~29_combout  & ((\ALU|Add0~84_combout ) # (!\JumpEM~q )))

	.dataa(\JumpEM~q ),
	.datab(gnd),
	.datac(\ALU|Add0~84_combout ),
	.datad(\PC~29_combout ),
	.cin(gnd),
	.combout(\PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC~30 .lut_mask = 16'hF500;
defparam \PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N31
dffeas \PC[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \NextPC[26]~48 (
// Equation(s):
// \NextPC[26]~48_combout  = (PC[26] & (\NextPC[25]~47  $ (GND))) # (!PC[26] & (!\NextPC[25]~47  & VCC))
// \NextPC[26]~49  = CARRY((PC[26] & !\NextPC[25]~47 ))

	.dataa(gnd),
	.datab(PC[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[25]~47 ),
	.combout(\NextPC[26]~48_combout ),
	.cout(\NextPC[26]~49 ));
// synopsys translate_off
defparam \NextPC[26]~48 .lut_mask = 16'hC30C;
defparam \NextPC[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N19
dffeas \NextPCID[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[26]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[26] .is_wysiwyg = "true";
defparam \NextPCID[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N19
dffeas \NextPCEM[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[26] .is_wysiwyg = "true";
defparam \NextPCEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N19
dffeas \NextPCWB[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[26]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[26] .is_wysiwyg = "true";
defparam \NextPCWB[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N18
cycloneive_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_combout  = (NextPCWB[26] & (\Add2~47  $ (GND))) # (!NextPCWB[26] & (!\Add2~47  & VCC))
// \Add2~49  = CARRY((NextPCWB[26] & !\Add2~47 ))

	.dataa(gnd),
	.datab(NextPCWB[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~47 ),
	.combout(\Add2~48_combout ),
	.cout(\Add2~49 ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'hC30C;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \DataMemory|stack_seg|Selector5~0 (
// Equation(s):
// \DataMemory|stack_seg|Selector5~0_combout  = (\RegFileWriteMux|out[26]~13_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~48_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\RegFileWriteMux|out[26]~13_combout ),
	.datad(\Add2~48_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector5~0 .lut_mask = 16'hFCF0;
defparam \DataMemory|stack_seg|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneive_lcell_comb \RegisterFile|registers[10][26] (
// Equation(s):
// \RegisterFile|registers[10][26]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\DataMemory|stack_seg|Selector5~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & 
// ((\RegisterFile|registers[10][26]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\DataMemory|stack_seg|Selector5~0_combout ),
	.datac(\RegisterFile|registers[10][26]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][26]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][26] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[10][26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N20
cycloneive_lcell_comb \RegisterFile|registers[8][26] (
// Equation(s):
// \RegisterFile|registers[8][26]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\DataMemory|stack_seg|Selector5~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][26]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\DataMemory|stack_seg|Selector5~0_combout ),
	.datac(\RegisterFile|registers[8][26]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][26]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][26] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N24
cycloneive_lcell_comb \RegisterFile|Mux37~0 (
// Equation(s):
// \RegisterFile|Mux37~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][26]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][26]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][26]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][26]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux37~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N25
dffeas \RegisterFile|reg_2_out[26] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[26] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \ReadData2EM[26]~feeder (
// Equation(s):
// \ReadData2EM[26]~feeder_combout  = \RegisterFile|reg_2_out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|reg_2_out [26]),
	.cin(gnd),
	.combout(\ReadData2EM[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ReadData2EM[26]~feeder .lut_mask = 16'hFF00;
defparam \ReadData2EM[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N21
dffeas \ReadData2EM[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ReadData2EM[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[26] .is_wysiwyg = "true";
defparam \ReadData2EM[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \ALUMux|out[26]~33 (
// Equation(s):
// \ALUMux|out[26]~33_combout  = (ReadData2EM[26] & (!\ALUSrcEM~q  & !\ForwardingUnit|ForwardB~2_combout ))

	.dataa(gnd),
	.datab(ReadData2EM[26]),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[26]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[26]~33 .lut_mask = 16'h000C;
defparam \ALUMux|out[26]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \ALUMux|out[26]~34 (
// Equation(s):
// \ALUMux|out[26]~34_combout  = (\ALUMux|out[16]~20_combout ) # ((\ALUMux|out[26]~33_combout ) # ((\ALUMux|out[24]~22_combout  & \DataMemory|stack_seg|Selector5~0_combout )))

	.dataa(\ALUMux|out[16]~20_combout ),
	.datab(\ALUMux|out[24]~22_combout ),
	.datac(\ALUMux|out[26]~33_combout ),
	.datad(\DataMemory|stack_seg|Selector5~0_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[26]~34 .lut_mask = 16'hFEFA;
defparam \ALUMux|out[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \ALU|AdderInputB[26]~27 (
// Equation(s):
// \ALU|AdderInputB[26]~27_combout  = ALUFunctionEM[1] $ (\ALUMux|out[26]~34_combout )

	.dataa(gnd),
	.datab(ALUFunctionEM[1]),
	.datac(gnd),
	.datad(\ALUMux|out[26]~34_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[26]~27 .lut_mask = 16'h33CC;
defparam \ALU|AdderInputB[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \ALU|Add0~65 (
// Equation(s):
// \ALU|Add0~65_combout  = ((\ForwardAMux|out[27]~8_combout  $ (\ALU|AdderInputB[27]~26_combout  $ (!\ALU|Add0~64 )))) # (GND)
// \ALU|Add0~66  = CARRY((\ForwardAMux|out[27]~8_combout  & ((\ALU|AdderInputB[27]~26_combout ) # (!\ALU|Add0~64 ))) # (!\ForwardAMux|out[27]~8_combout  & (\ALU|AdderInputB[27]~26_combout  & !\ALU|Add0~64 )))

	.dataa(\ForwardAMux|out[27]~8_combout ),
	.datab(\ALU|AdderInputB[27]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~64 ),
	.combout(\ALU|Add0~65_combout ),
	.cout(\ALU|Add0~66 ));
// synopsys translate_off
defparam \ALU|Add0~65 .lut_mask = 16'h698E;
defparam \ALU|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \ALU|Add0~85 (
// Equation(s):
// \ALU|Add0~85_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~65_combout )))) # (!\ALU|Equal2~0_combout  & (\ForwardAMux|out[27]~8_combout  & (\ALU|O_out~0_combout )))

	.dataa(\ForwardAMux|out[27]~8_combout ),
	.datab(\ALU|O_out~0_combout ),
	.datac(\ALU|Add0~65_combout ),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~85 .lut_mask = 16'hF088;
defparam \ALU|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \ALU|Add0~87 (
// Equation(s):
// \ALU|Add0~87_combout  = (\ALU|Add0~85_combout ) # ((\ALU|Add0~86_combout  & (\ALU|Equal3~0_combout  & !\ALU|Equal2~0_combout )))

	.dataa(\ALU|Add0~86_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~85_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~87 .lut_mask = 16'hFF08;
defparam \ALU|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N27
dffeas \ALUResultWB[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[27] .is_wysiwyg = "true";
defparam \ALUResultWB[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \DataMemory|stack_seg|Selector2~0 (
// Equation(s):
// \DataMemory|stack_seg|Selector2~0_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\ALUMux|out[29]~26_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[29]))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(gnd),
	.datac(ReadData2EM[29]),
	.datad(\ALUMux|out[29]~26_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector2~0 .lut_mask = 16'hFA50;
defparam \DataMemory|stack_seg|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneive_lcell_comb \DataMemory|stack_seg|Selector1~1 (
// Equation(s):
// \DataMemory|stack_seg|Selector1~1_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\DataMemory|stack_seg|Selector1~0_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[30])))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\DataMemory|stack_seg|Selector1~0_combout ),
	.datac(ReadData2EM[30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector1~1 .lut_mask = 16'hD8D8;
defparam \DataMemory|stack_seg|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneive_lcell_comb \DataMemory|stack_seg|Selector0~1 (
// Equation(s):
// \DataMemory|stack_seg|Selector0~1_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\DataMemory|stack_seg|Selector0~0_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[31])))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\DataMemory|stack_seg|Selector0~0_combout ),
	.datac(gnd),
	.datad(ReadData2EM[31]),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector0~1 .lut_mask = 16'hDD88;
defparam \DataMemory|stack_seg|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y13_N0
cycloneive_ram_block \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMemory|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemory|stack_seg|Selector0~1_combout ,\DataMemory|stack_seg|Selector1~1_combout ,\DataMemory|stack_seg|Selector2~0_combout ,\DataMemory|stack_seg|Selector3~1_combout ,\DataMemory|stack_seg|Selector4~1_combout ,\ForwardBMux|out[3]~3_combout ,
\ForwardBMux|out[2]~0_combout ,\ForwardBMux|out[1]~1_combout ,\ForwardBMux|out[0]~2_combout }),
	.portaaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X40_Y15_N0
cycloneive_ram_block \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMemory|data_seg|mem0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(!\clock~inputclkctrl_outclk ),
	.ena0(\DataMemory|data_seg|mem0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemory|stack_seg|Selector0~1_combout ,\DataMemory|stack_seg|Selector1~1_combout ,\DataMemory|stack_seg|Selector2~0_combout ,\DataMemory|stack_seg|Selector3~1_combout ,\DataMemory|stack_seg|Selector4~1_combout ,\ForwardBMux|out[3]~3_combout ,
\ForwardBMux|out[2]~0_combout ,\ForwardBMux|out[1]~1_combout ,\ForwardBMux|out[0]~2_combout }),
	.portaaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ALU|Add0~150_combout ,\ALU|Add0~153_combout ,\ALU|Add0~156_combout ,\ALU|Add0~159_combout ,\ALU|Add0~162_combout ,\ALU|Add0~165_combout ,\ALU|Add0~168_combout ,\ALU|Add0~171_combout ,\ALU|Add0~15_combout ,\ALU|Add0~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/processor.ram0_async_memory_3ca116a3.hdl.mif";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_4ii1:auto_generated|ALTSYNCRAM";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
cycloneive_lcell_comb \DataMemory|Selector3~0 (
// Equation(s):
// \DataMemory|Selector3~0_combout  = (\DataMemory|Equal0~6_combout  & ((\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|Equal0~6_combout  & (\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  & ((\DataMemory|Equal1~6_combout ))))

	.dataa(\DataMemory|Equal0~6_combout ),
	.datab(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector3~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N29
dffeas \MemoryShifterOutWB[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[28]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[28] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneive_lcell_comb \ALUMux|out[28]~29 (
// Equation(s):
// \ALUMux|out[28]~29_combout  = (ReadData2EM[28] & (!\ForwardingUnit|ForwardB~2_combout  & !\ALUSrcEM~q ))

	.dataa(ReadData2EM[28]),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(gnd),
	.datad(\ALUSrcEM~q ),
	.cin(gnd),
	.combout(\ALUMux|out[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[28]~29 .lut_mask = 16'h0022;
defparam \ALUMux|out[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \ALUMux|out[28]~30 (
// Equation(s):
// \ALUMux|out[28]~30_combout  = (\ALUMux|out[16]~20_combout ) # ((\ALUMux|out[28]~29_combout ) # ((\DataMemory|stack_seg|Selector3~0_combout  & \ALUMux|out[24]~22_combout )))

	.dataa(\ALUMux|out[16]~20_combout ),
	.datab(\DataMemory|stack_seg|Selector3~0_combout ),
	.datac(\ALUMux|out[24]~22_combout ),
	.datad(\ALUMux|out[28]~29_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[28]~30 .lut_mask = 16'hFFEA;
defparam \ALUMux|out[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \RegisterFile|registers[20][28] (
// Equation(s):
// \RegisterFile|registers[20][28]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\DataMemory|stack_seg|Selector3~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & 
// ((\RegisterFile|registers[20][28]~combout )))))

	.dataa(\DataMemory|stack_seg|Selector3~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[20][28]~combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][28]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][28] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[20][28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \RegisterFile|Mux3~0 (
// Equation(s):
// \RegisterFile|Mux3~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][28]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][28]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux3~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N15
dffeas \RegisterFile|reg_1_out[28] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[28] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \ReadData1EM[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[28] .is_wysiwyg = "true";
defparam \ReadData1EM[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \ForwardAMux|out[28]~7 (
// Equation(s):
// \ForwardAMux|out[28]~7_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\DataMemory|stack_seg|Selector3~0_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[28])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[28]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[28]),
	.datad(\DataMemory|stack_seg|Selector3~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[28]~7 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \ALU|Add0~95 (
// Equation(s):
// \ALU|Add0~95_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ALUMux|out[28]~30_combout ) # (\ForwardAMux|out[28]~7_combout ))))) # (!ALUFunctionEM[0] & ((ALUFunctionEM[1] & (\ALUMux|out[28]~30_combout  $ (\ForwardAMux|out[28]~7_combout ))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[28]~30_combout  & \ForwardAMux|out[28]~7_combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(ALUFunctionEM[1]),
	.datac(\ALUMux|out[28]~30_combout ),
	.datad(\ForwardAMux|out[28]~7_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~95 .lut_mask = 16'h3668;
defparam \ALU|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \ALU|Add0~96 (
// Equation(s):
// \ALU|Add0~96_combout  = (\ALU|Equal3~0_combout  & ((\ALU|Add0~95_combout ) # ((\ForwardAMux|out[28]~7_combout  & \ALU|O_out~0_combout )))) # (!\ALU|Equal3~0_combout  & (((\ForwardAMux|out[28]~7_combout  & \ALU|O_out~0_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|Add0~95_combout ),
	.datac(\ForwardAMux|out[28]~7_combout ),
	.datad(\ALU|O_out~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~96 .lut_mask = 16'hF888;
defparam \ALU|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \ALU|AdderInputB[28]~25 (
// Equation(s):
// \ALU|AdderInputB[28]~25_combout  = \ALUMux|out[28]~30_combout  $ (ALUFunctionEM[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUMux|out[28]~30_combout ),
	.datad(ALUFunctionEM[1]),
	.cin(gnd),
	.combout(\ALU|AdderInputB[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[28]~25 .lut_mask = 16'h0FF0;
defparam \ALU|AdderInputB[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \ALU|Add0~67 (
// Equation(s):
// \ALU|Add0~67_combout  = (\ALU|AdderInputB[28]~25_combout  & ((\ForwardAMux|out[28]~7_combout  & (\ALU|Add0~66  & VCC)) # (!\ForwardAMux|out[28]~7_combout  & (!\ALU|Add0~66 )))) # (!\ALU|AdderInputB[28]~25_combout  & ((\ForwardAMux|out[28]~7_combout  & 
// (!\ALU|Add0~66 )) # (!\ForwardAMux|out[28]~7_combout  & ((\ALU|Add0~66 ) # (GND)))))
// \ALU|Add0~68  = CARRY((\ALU|AdderInputB[28]~25_combout  & (!\ForwardAMux|out[28]~7_combout  & !\ALU|Add0~66 )) # (!\ALU|AdderInputB[28]~25_combout  & ((!\ALU|Add0~66 ) # (!\ForwardAMux|out[28]~7_combout ))))

	.dataa(\ALU|AdderInputB[28]~25_combout ),
	.datab(\ForwardAMux|out[28]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~66 ),
	.combout(\ALU|Add0~67_combout ),
	.cout(\ALU|Add0~68 ));
// synopsys translate_off
defparam \ALU|Add0~67 .lut_mask = 16'h9617;
defparam \ALU|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \ALU|Add0~97 (
// Equation(s):
// \ALU|Add0~97_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~67_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~96_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~96_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~67_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~97 .lut_mask = 16'hFC0C;
defparam \ALU|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \ALUResultWB[28]~feeder (
// Equation(s):
// \ALUResultWB[28]~feeder_combout  = \ALU|Add0~97_combout 

	.dataa(gnd),
	.datab(\ALU|Add0~97_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUResultWB[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUResultWB[28]~feeder .lut_mask = 16'hCCCC;
defparam \ALUResultWB[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \ALUResultWB[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALUResultWB[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[28] .is_wysiwyg = "true";
defparam \ALUResultWB[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
cycloneive_lcell_comb \RegFileWriteMux|out[28]~11 (
// Equation(s):
// \RegFileWriteMux|out[28]~11_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[28])) # (!\MemoryToRegWB~q  & ((ALUResultWB[28])))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(MemoryShifterOutWB[28]),
	.datac(ALUResultWB[28]),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[28]~11 .lut_mask = 16'h4450;
defparam \RegFileWriteMux|out[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_lcell_comb \BranchAddress[27]~50 (
// Equation(s):
// \BranchAddress[27]~50_combout  = (ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[27] & (\BranchAddress[26]~49  & VCC)) # (!NextPCEM[27] & (!\BranchAddress[26]~49 )))) # (!ImmediateFunctionTypeMuxOutEM[16] & ((NextPCEM[27] & (!\BranchAddress[26]~49 )) # 
// (!NextPCEM[27] & ((\BranchAddress[26]~49 ) # (GND)))))
// \BranchAddress[27]~51  = CARRY((ImmediateFunctionTypeMuxOutEM[16] & (!NextPCEM[27] & !\BranchAddress[26]~49 )) # (!ImmediateFunctionTypeMuxOutEM[16] & ((!\BranchAddress[26]~49 ) # (!NextPCEM[27]))))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(NextPCEM[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[26]~49 ),
	.combout(\BranchAddress[27]~50_combout ),
	.cout(\BranchAddress[27]~51 ));
// synopsys translate_off
defparam \BranchAddress[27]~50 .lut_mask = 16'h9617;
defparam \BranchAddress[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = (\JumpEM~q ) # ((!\comb~3_combout  & \BranchAddress[27]~50_combout ))

	.dataa(\JumpEM~q ),
	.datab(gnd),
	.datac(\comb~3_combout ),
	.datad(\BranchAddress[27]~50_combout ),
	.cin(gnd),
	.combout(\PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \PC~27 .lut_mask = 16'hAFAA;
defparam \PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = (\PC~27_combout  & (((\ALU|Add0~87_combout ) # (\PCFromRegisterMux|out[9]~6_combout )))) # (!\PC~27_combout  & (\NextPC[27]~50_combout  & ((!\PCFromRegisterMux|out[9]~6_combout ))))

	.dataa(\NextPC[27]~50_combout ),
	.datab(\ALU|Add0~87_combout ),
	.datac(\PC~27_combout ),
	.datad(\PCFromRegisterMux|out[9]~6_combout ),
	.cin(gnd),
	.combout(\PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \PC~28 .lut_mask = 16'hF0CA;
defparam \PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N29
dffeas \PC[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \NextPC[27]~50 (
// Equation(s):
// \NextPC[27]~50_combout  = (PC[27] & (!\NextPC[26]~49 )) # (!PC[27] & ((\NextPC[26]~49 ) # (GND)))
// \NextPC[27]~51  = CARRY((!\NextPC[26]~49 ) # (!PC[27]))

	.dataa(gnd),
	.datab(PC[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[26]~49 ),
	.combout(\NextPC[27]~50_combout ),
	.cout(\NextPC[27]~51 ));
// synopsys translate_off
defparam \NextPC[27]~50 .lut_mask = 16'h3C3F;
defparam \NextPC[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N21
dffeas \NextPCID[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[27]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[27] .is_wysiwyg = "true";
defparam \NextPCID[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N21
dffeas \NextPCEM[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[27] .is_wysiwyg = "true";
defparam \NextPCEM[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneive_lcell_comb \BranchAddress[28]~52 (
// Equation(s):
// \BranchAddress[28]~52_combout  = ((JumpAddressEM[26] $ (ImmediateFunctionTypeMuxOutEM[16] $ (!\BranchAddress[27]~51 )))) # (GND)
// \BranchAddress[28]~53  = CARRY((JumpAddressEM[26] & ((ImmediateFunctionTypeMuxOutEM[16]) # (!\BranchAddress[27]~51 ))) # (!JumpAddressEM[26] & (ImmediateFunctionTypeMuxOutEM[16] & !\BranchAddress[27]~51 )))

	.dataa(JumpAddressEM[26]),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[27]~51 ),
	.combout(\BranchAddress[28]~52_combout ),
	.cout(\BranchAddress[28]~53 ));
// synopsys translate_off
defparam \BranchAddress[28]~52 .lut_mask = 16'h698E;
defparam \BranchAddress[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneive_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = (\JumpEM~q ) # ((\comb~3_combout  & (\NextPC[28]~52_combout )) # (!\comb~3_combout  & ((\BranchAddress[28]~52_combout ))))

	.dataa(\NextPC[28]~52_combout ),
	.datab(\BranchAddress[28]~52_combout ),
	.datac(\JumpEM~q ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \PC~25 .lut_mask = 16'hFAFC;
defparam \PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = (\PC~25_combout  & ((\ALU|Add0~97_combout ) # (!\JumpEM~q )))

	.dataa(\JumpEM~q ),
	.datab(\ALU|Add0~97_combout ),
	.datac(gnd),
	.datad(\PC~25_combout ),
	.cin(gnd),
	.combout(\PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \PC~26 .lut_mask = 16'hDD00;
defparam \PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N29
dffeas \PC[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \NextPC[28]~52 (
// Equation(s):
// \NextPC[28]~52_combout  = (PC[28] & (\NextPC[27]~51  $ (GND))) # (!PC[28] & (!\NextPC[27]~51  & VCC))
// \NextPC[28]~53  = CARRY((PC[28] & !\NextPC[27]~51 ))

	.dataa(PC[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[27]~51 ),
	.combout(\NextPC[28]~52_combout ),
	.cout(\NextPC[28]~53 ));
// synopsys translate_off
defparam \NextPC[28]~52 .lut_mask = 16'hA50A;
defparam \NextPC[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \NextPCID[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[28]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[28] .is_wysiwyg = "true";
defparam \NextPCID[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N23
dffeas \JumpAddressEM[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(JumpAddressEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \JumpAddressEM[26] .is_wysiwyg = "true";
defparam \JumpAddressEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N23
dffeas \NextPCWB[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(JumpAddressEM[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[28]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[28] .is_wysiwyg = "true";
defparam \NextPCWB[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N21
dffeas \NextPCWB[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[27]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[27] .is_wysiwyg = "true";
defparam \NextPCWB[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N20
cycloneive_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (NextPCWB[27] & (!\Add2~49 )) # (!NextPCWB[27] & ((\Add2~49 ) # (GND)))
// \Add2~51  = CARRY((!\Add2~49 ) # (!NextPCWB[27]))

	.dataa(gnd),
	.datab(NextPCWB[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~49 ),
	.combout(\Add2~50_combout ),
	.cout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'h3C3F;
defparam \Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N22
cycloneive_lcell_comb \Add2~52 (
// Equation(s):
// \Add2~52_combout  = (NextPCWB[28] & (\Add2~51  $ (GND))) # (!NextPCWB[28] & (!\Add2~51  & VCC))
// \Add2~53  = CARRY((NextPCWB[28] & !\Add2~51 ))

	.dataa(NextPCWB[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~51 ),
	.combout(\Add2~52_combout ),
	.cout(\Add2~53 ));
// synopsys translate_off
defparam \Add2~52 .lut_mask = 16'hA50A;
defparam \Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \DataMemory|stack_seg|Selector3~0 (
// Equation(s):
// \DataMemory|stack_seg|Selector3~0_combout  = (\RegFileWriteMux|out[28]~11_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~52_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\RegFileWriteMux|out[28]~11_combout ),
	.datad(\Add2~52_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector3~0 .lut_mask = 16'hFCF0;
defparam \DataMemory|stack_seg|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \RegisterFile|registers[10][28] (
// Equation(s):
// \RegisterFile|registers[10][28]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\DataMemory|stack_seg|Selector3~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & 
// ((\RegisterFile|registers[10][28]~combout )))))

	.dataa(\DataMemory|stack_seg|Selector3~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[10][28]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][28]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][28] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[10][28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \RegisterFile|registers[8][28] (
// Equation(s):
// \RegisterFile|registers[8][28]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\DataMemory|stack_seg|Selector3~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][28]~combout 
// )))))

	.dataa(\DataMemory|stack_seg|Selector3~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.datad(\RegisterFile|registers[8][28]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][28]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][28] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[8][28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \RegisterFile|Mux35~0 (
// Equation(s):
// \RegisterFile|Mux35~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][28]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][28]~combout )))

	.dataa(CurrentInstructionID[17]),
	.datab(\RegisterFile|registers[10][28]~combout ),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][28]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux35~0 .lut_mask = 16'hDD88;
defparam \RegisterFile|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N31
dffeas \RegisterFile|reg_2_out[28] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[28] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N5
dffeas \ReadData2EM[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[28] .is_wysiwyg = "true";
defparam \ReadData2EM[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \DataMemory|stack_seg|Selector3~1 (
// Equation(s):
// \DataMemory|stack_seg|Selector3~1_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\DataMemory|stack_seg|Selector3~0_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[28]))

	.dataa(gnd),
	.datab(ReadData2EM[28]),
	.datac(\ForwardingUnit|ForwardB~2_combout ),
	.datad(\DataMemory|stack_seg|Selector3~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector3~1 .lut_mask = 16'hFC0C;
defparam \DataMemory|stack_seg|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneive_lcell_comb \DataMemory|Selector4~0 (
// Equation(s):
// \DataMemory|Selector4~0_combout  = (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  & (\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  & (\DataMemory|Equal1~6_combout )))

	.dataa(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector4~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N9
dffeas \MemoryShifterOutWB[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[27]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[27] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \RegFileWriteMux|out[27]~12 (
// Equation(s):
// \RegFileWriteMux|out[27]~12_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[27]))) # (!\MemoryToRegWB~q  & (ALUResultWB[27]))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\MemoryToRegWB~q ),
	.datac(ALUResultWB[27]),
	.datad(MemoryShifterOutWB[27]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[27]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[27]~12 .lut_mask = 16'h5410;
defparam \RegFileWriteMux|out[27]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \DataMemory|stack_seg|Selector4~0 (
// Equation(s):
// \DataMemory|stack_seg|Selector4~0_combout  = (\RegFileWriteMux|out[27]~12_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~50_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\RegFileWriteMux|out[27]~12_combout ),
	.datad(\Add2~50_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector4~0 .lut_mask = 16'hFCF0;
defparam \DataMemory|stack_seg|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \RegisterFile|registers[10][27] (
// Equation(s):
// \RegisterFile|registers[10][27]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\DataMemory|stack_seg|Selector4~0_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & 
// (\RegisterFile|registers[10][27]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[10][27]~combout ),
	.datac(\DataMemory|stack_seg|Selector4~0_combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][27]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][27] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[10][27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \RegisterFile|registers[8][27] (
// Equation(s):
// \RegisterFile|registers[8][27]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\DataMemory|stack_seg|Selector4~0_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][27]~combout 
// ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][27]~combout ),
	.datac(\DataMemory|stack_seg|Selector4~0_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][27]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][27] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \RegisterFile|Mux36~0 (
// Equation(s):
// \RegisterFile|Mux36~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][27]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][27]~combout )))

	.dataa(\RegisterFile|registers[10][27]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][27]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux36~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \RegisterFile|reg_2_out[27] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[27] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \ReadData2EM[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[27] .is_wysiwyg = "true";
defparam \ReadData2EM[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \DataMemory|stack_seg|Selector4~1 (
// Equation(s):
// \DataMemory|stack_seg|Selector4~1_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\DataMemory|stack_seg|Selector4~0_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[27]))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[27]),
	.datad(\DataMemory|stack_seg|Selector4~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector4~1 .lut_mask = 16'hFC30;
defparam \DataMemory|stack_seg|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[2]~0 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[2]~0_combout  = (\DataMemory|Equal1~5_combout  & (((!\ALU|Add0~75_combout )))) # (!\DataMemory|Equal1~5_combout  & (\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ((\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ALU|Add0~75_combout ),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[2]~0 .lut_mask = 16'h3A30;
defparam \MemoryShifter|MemoryShifterOut[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N20
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[2]~1 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[2]~1_combout  = (\MemoryShifterOutWB[3]~1_combout  & ((\MemoryShifter|MemoryShifterOut[2]~0_combout  & ((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ))) # (!\MemoryShifter|MemoryShifterOut[2]~0_combout  & 
// (\serial_in[2]~input_o )))) # (!\MemoryShifterOutWB[3]~1_combout  & (((\MemoryShifter|MemoryShifterOut[2]~0_combout ))))

	.dataa(\serial_in[2]~input_o ),
	.datab(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\MemoryShifterOutWB[3]~1_combout ),
	.datad(\MemoryShifter|MemoryShifterOut[2]~0_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[2]~1 .lut_mask = 16'hCFA0;
defparam \MemoryShifter|MemoryShifterOut[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N0
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[2]~2 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[2]~2_combout  = (!\MemoryShifterOutWB[3]~2_combout  & \MemoryShifter|MemoryShifterOut[2]~1_combout )

	.dataa(\MemoryShifterOutWB[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryShifter|MemoryShifterOut[2]~1_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[2]~2 .lut_mask = 16'h5500;
defparam \MemoryShifter|MemoryShifterOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N1
dffeas \MemoryShifterOutWB[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemoryShifter|MemoryShifterOut[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[2] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
cycloneive_lcell_comb \RegFileWriteMux|out[2]~2 (
// Equation(s):
// \RegFileWriteMux|out[2]~2_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[2]))) # (!\MemoryToRegWB~q  & (ALUResultWB[2]))))

	.dataa(\MemoryToRegWB~q ),
	.datab(ALUResultWB[2]),
	.datac(\WriteRegFromPC_WB~q ),
	.datad(MemoryShifterOutWB[2]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[2]~2 .lut_mask = 16'h0E04;
defparam \RegFileWriteMux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneive_lcell_comb \RegFileWriteMux|out[2]~3 (
// Equation(s):
// \RegFileWriteMux|out[2]~3_combout  = (\RegFileWriteMux|out[2]~2_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~0_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\Add2~0_combout ),
	.datad(\RegFileWriteMux|out[2]~2_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[2]~3 .lut_mask = 16'hFFC0;
defparam \RegFileWriteMux|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \RegisterFile|registers[10][2] (
// Equation(s):
// \RegisterFile|registers[10][2]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegFileWriteMux|out[2]~3_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][2]~combout ))))

	.dataa(\RegisterFile|registers[10][2]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegFileWriteMux|out[2]~3_combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][2]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][2] .lut_mask = 16'h3022;
defparam \RegisterFile|registers[10][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \RegisterFile|registers[8][2] (
// Equation(s):
// \RegisterFile|registers[8][2]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[2]~3_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][2]~combout )))))

	.dataa(\RegFileWriteMux|out[2]~3_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.datad(\RegisterFile|registers[8][2]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][2]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][2] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[8][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \RegisterFile|Mux61~0 (
// Equation(s):
// \RegisterFile|Mux61~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][2]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][2]~combout )))

	.dataa(CurrentInstructionID[17]),
	.datab(\RegisterFile|registers[10][2]~combout ),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][2]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux61~0 .lut_mask = 16'hDD88;
defparam \RegisterFile|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \RegisterFile|reg_2_out[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[2] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N15
dffeas \ReadData2EM[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[2] .is_wysiwyg = "true";
defparam \ReadData2EM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \ForwardBMux|out[2]~0 (
// Equation(s):
// \ForwardBMux|out[2]~0_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[2]~3_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[2]))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[2]),
	.datad(\RegFileWriteMux|out[2]~3_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[2]~0 .lut_mask = 16'hFC30;
defparam \ForwardBMux|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \ALU|AdderInputB[2]~18 (
// Equation(s):
// \ALU|AdderInputB[2]~18_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (CurrentInstructionEM[2])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[2]~0_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ALUFunctionEM[1]),
	.datac(CurrentInstructionEM[2]),
	.datad(\ForwardBMux|out[2]~0_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[2]~18 .lut_mask = 16'h396C;
defparam \ALU|AdderInputB[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
cycloneive_lcell_comb \ALU|AdderInputB[1]~19 (
// Equation(s):
// \ALU|AdderInputB[1]~19_combout  = ALUFunctionEM[1] $ (((\ALUSrcEM~q  & (CurrentInstructionEM[1])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[1]~1_combout )))))

	.dataa(\ALUSrcEM~q ),
	.datab(ALUFunctionEM[1]),
	.datac(CurrentInstructionEM[1]),
	.datad(\ForwardBMux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[1]~19 .lut_mask = 16'h396C;
defparam \ALU|AdderInputB[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \ALU|Add0~4 (
// Equation(s):
// \ALU|Add0~4_combout  = ((\ForwardAMux|out[1]~1_combout  $ (\ALU|AdderInputB[1]~19_combout  $ (!\ALU|Add0~3 )))) # (GND)
// \ALU|Add0~5  = CARRY((\ForwardAMux|out[1]~1_combout  & ((\ALU|AdderInputB[1]~19_combout ) # (!\ALU|Add0~3 ))) # (!\ForwardAMux|out[1]~1_combout  & (\ALU|AdderInputB[1]~19_combout  & !\ALU|Add0~3 )))

	.dataa(\ForwardAMux|out[1]~1_combout ),
	.datab(\ALU|AdderInputB[1]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~3 ),
	.combout(\ALU|Add0~4_combout ),
	.cout(\ALU|Add0~5 ));
// synopsys translate_off
defparam \ALU|Add0~4 .lut_mask = 16'h698E;
defparam \ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = (\ForwardAMux|out[2]~0_combout  & ((\ALU|AdderInputB[2]~18_combout  & (\ALU|Add0~5  & VCC)) # (!\ALU|AdderInputB[2]~18_combout  & (!\ALU|Add0~5 )))) # (!\ForwardAMux|out[2]~0_combout  & ((\ALU|AdderInputB[2]~18_combout  & 
// (!\ALU|Add0~5 )) # (!\ALU|AdderInputB[2]~18_combout  & ((\ALU|Add0~5 ) # (GND)))))
// \ALU|Add0~7  = CARRY((\ForwardAMux|out[2]~0_combout  & (!\ALU|AdderInputB[2]~18_combout  & !\ALU|Add0~5 )) # (!\ForwardAMux|out[2]~0_combout  & ((!\ALU|Add0~5 ) # (!\ALU|AdderInputB[2]~18_combout ))))

	.dataa(\ForwardAMux|out[2]~0_combout ),
	.datab(\ALU|AdderInputB[2]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~5 ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \ALU|Add0~11 (
// Equation(s):
// \ALU|Add0~11_combout  = ((\ForwardAMux|out[3]~3_combout  $ (\ALU|AdderInputB[3]~21_combout  $ (!\ALU|Add0~7 )))) # (GND)
// \ALU|Add0~12  = CARRY((\ForwardAMux|out[3]~3_combout  & ((\ALU|AdderInputB[3]~21_combout ) # (!\ALU|Add0~7 ))) # (!\ForwardAMux|out[3]~3_combout  & (\ALU|AdderInputB[3]~21_combout  & !\ALU|Add0~7 )))

	.dataa(\ForwardAMux|out[3]~3_combout ),
	.datab(\ALU|AdderInputB[3]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~11_combout ),
	.cout(\ALU|Add0~12 ));
// synopsys translate_off
defparam \ALU|Add0~11 .lut_mask = 16'h698E;
defparam \ALU|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \ALU|Add0~19 (
// Equation(s):
// \ALU|Add0~19_combout  = (\ALU|AdderInputB[4]~40_combout  & ((\ForwardAMux|out[4]~31_combout  & (\ALU|Add0~12  & VCC)) # (!\ForwardAMux|out[4]~31_combout  & (!\ALU|Add0~12 )))) # (!\ALU|AdderInputB[4]~40_combout  & ((\ForwardAMux|out[4]~31_combout  & 
// (!\ALU|Add0~12 )) # (!\ForwardAMux|out[4]~31_combout  & ((\ALU|Add0~12 ) # (GND)))))
// \ALU|Add0~20  = CARRY((\ALU|AdderInputB[4]~40_combout  & (!\ForwardAMux|out[4]~31_combout  & !\ALU|Add0~12 )) # (!\ALU|AdderInputB[4]~40_combout  & ((!\ALU|Add0~12 ) # (!\ForwardAMux|out[4]~31_combout ))))

	.dataa(\ALU|AdderInputB[4]~40_combout ),
	.datab(\ForwardAMux|out[4]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~12 ),
	.combout(\ALU|Add0~19_combout ),
	.cout(\ALU|Add0~20 ));
// synopsys translate_off
defparam \ALU|Add0~19 .lut_mask = 16'h9617;
defparam \ALU|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_combout  = ((\ForwardAMux|out[5]~30_combout  $ (\ALU|AdderInputB[5]~39_combout  $ (!\ALU|Add0~20 )))) # (GND)
// \ALU|Add0~22  = CARRY((\ForwardAMux|out[5]~30_combout  & ((\ALU|AdderInputB[5]~39_combout ) # (!\ALU|Add0~20 ))) # (!\ForwardAMux|out[5]~30_combout  & (\ALU|AdderInputB[5]~39_combout  & !\ALU|Add0~20 )))

	.dataa(\ForwardAMux|out[5]~30_combout ),
	.datab(\ALU|AdderInputB[5]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~20 ),
	.combout(\ALU|Add0~21_combout ),
	.cout(\ALU|Add0~22 ));
// synopsys translate_off
defparam \ALU|Add0~21 .lut_mask = 16'h698E;
defparam \ALU|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \ALU|Add0~23 (
// Equation(s):
// \ALU|Add0~23_combout  = (\ALU|AdderInputB[6]~38_combout  & ((\ForwardAMux|out[6]~29_combout  & (\ALU|Add0~22  & VCC)) # (!\ForwardAMux|out[6]~29_combout  & (!\ALU|Add0~22 )))) # (!\ALU|AdderInputB[6]~38_combout  & ((\ForwardAMux|out[6]~29_combout  & 
// (!\ALU|Add0~22 )) # (!\ForwardAMux|out[6]~29_combout  & ((\ALU|Add0~22 ) # (GND)))))
// \ALU|Add0~24  = CARRY((\ALU|AdderInputB[6]~38_combout  & (!\ForwardAMux|out[6]~29_combout  & !\ALU|Add0~22 )) # (!\ALU|AdderInputB[6]~38_combout  & ((!\ALU|Add0~22 ) # (!\ForwardAMux|out[6]~29_combout ))))

	.dataa(\ALU|AdderInputB[6]~38_combout ),
	.datab(\ForwardAMux|out[6]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~22 ),
	.combout(\ALU|Add0~23_combout ),
	.cout(\ALU|Add0~24 ));
// synopsys translate_off
defparam \ALU|Add0~23 .lut_mask = 16'h9617;
defparam \ALU|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_combout  = ((\ForwardAMux|out[7]~28_combout  $ (\ALU|AdderInputB[7]~37_combout  $ (!\ALU|Add0~24 )))) # (GND)
// \ALU|Add0~26  = CARRY((\ForwardAMux|out[7]~28_combout  & ((\ALU|AdderInputB[7]~37_combout ) # (!\ALU|Add0~24 ))) # (!\ForwardAMux|out[7]~28_combout  & (\ALU|AdderInputB[7]~37_combout  & !\ALU|Add0~24 )))

	.dataa(\ForwardAMux|out[7]~28_combout ),
	.datab(\ALU|AdderInputB[7]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~24 ),
	.combout(\ALU|Add0~25_combout ),
	.cout(\ALU|Add0~26 ));
// synopsys translate_off
defparam \ALU|Add0~25 .lut_mask = 16'h698E;
defparam \ALU|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \ALU|Add0~27 (
// Equation(s):
// \ALU|Add0~27_combout  = (\ForwardAMux|out[8]~27_combout  & ((\ALU|AdderInputB[8]~36_combout  & (\ALU|Add0~26  & VCC)) # (!\ALU|AdderInputB[8]~36_combout  & (!\ALU|Add0~26 )))) # (!\ForwardAMux|out[8]~27_combout  & ((\ALU|AdderInputB[8]~36_combout  & 
// (!\ALU|Add0~26 )) # (!\ALU|AdderInputB[8]~36_combout  & ((\ALU|Add0~26 ) # (GND)))))
// \ALU|Add0~28  = CARRY((\ForwardAMux|out[8]~27_combout  & (!\ALU|AdderInputB[8]~36_combout  & !\ALU|Add0~26 )) # (!\ForwardAMux|out[8]~27_combout  & ((!\ALU|Add0~26 ) # (!\ALU|AdderInputB[8]~36_combout ))))

	.dataa(\ForwardAMux|out[8]~27_combout ),
	.datab(\ALU|AdderInputB[8]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~26 ),
	.combout(\ALU|Add0~27_combout ),
	.cout(\ALU|Add0~28 ));
// synopsys translate_off
defparam \ALU|Add0~27 .lut_mask = 16'h9617;
defparam \ALU|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \ALU|Add0~33 (
// Equation(s):
// \ALU|Add0~33_combout  = ((\ALU|AdderInputB[11]~33_combout  $ (\ForwardAMux|out[11]~24_combout  $ (!\ALU|Add0~32 )))) # (GND)
// \ALU|Add0~34  = CARRY((\ALU|AdderInputB[11]~33_combout  & ((\ForwardAMux|out[11]~24_combout ) # (!\ALU|Add0~32 ))) # (!\ALU|AdderInputB[11]~33_combout  & (\ForwardAMux|out[11]~24_combout  & !\ALU|Add0~32 )))

	.dataa(\ALU|AdderInputB[11]~33_combout ),
	.datab(\ForwardAMux|out[11]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~32 ),
	.combout(\ALU|Add0~33_combout ),
	.cout(\ALU|Add0~34 ));
// synopsys translate_off
defparam \ALU|Add0~33 .lut_mask = 16'h698E;
defparam \ALU|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \ALUMux|out[14]~48 (
// Equation(s):
// \ALUMux|out[14]~48_combout  = (\ALUSrcEM~q  & (JumpAddressEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[14]~14_combout )))

	.dataa(JumpAddressEM[16]),
	.datab(gnd),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardBMux|out[14]~14_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[14]~48 .lut_mask = 16'hAFA0;
defparam \ALUMux|out[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \ALU|Add0~139 (
// Equation(s):
// \ALU|Add0~139_combout  = (\ForwardAMux|out[14]~21_combout  & (ALUFunctionEM[1] $ (((ALUFunctionEM[0]) # (\ALUMux|out[14]~48_combout ))))) # (!\ForwardAMux|out[14]~21_combout  & ((ALUFunctionEM[0] & (ALUFunctionEM[1] $ (\ALUMux|out[14]~48_combout ))) # 
// (!ALUFunctionEM[0] & (ALUFunctionEM[1] & \ALUMux|out[14]~48_combout ))))

	.dataa(\ForwardAMux|out[14]~21_combout ),
	.datab(ALUFunctionEM[0]),
	.datac(ALUFunctionEM[1]),
	.datad(\ALUMux|out[14]~48_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~139 .lut_mask = 16'h1E68;
defparam \ALU|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneive_lcell_comb \ALU|Add0~140 (
// Equation(s):
// \ALU|Add0~140_combout  = (\ALU|O_out~0_combout  & ((\ForwardAMux|out[14]~21_combout ) # ((\ALU|Equal3~0_combout  & \ALU|Add0~139_combout )))) # (!\ALU|O_out~0_combout  & (\ALU|Equal3~0_combout  & ((\ALU|Add0~139_combout ))))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ForwardAMux|out[14]~21_combout ),
	.datad(\ALU|Add0~139_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~140 .lut_mask = 16'hECA0;
defparam \ALU|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneive_lcell_comb \ALU|Add0~141 (
// Equation(s):
// \ALU|Add0~141_combout  = (\ALU|Equal2~0_combout  & (\ALU|Add0~39_combout )) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~140_combout )))

	.dataa(gnd),
	.datab(\ALU|Add0~39_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~140_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~141 .lut_mask = 16'hCFC0;
defparam \ALU|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = (!\JumpEM~q  & ((\comb~3_combout  & (\NextPC[14]~24_combout )) # (!\comb~3_combout  & ((\BranchAddress[14]~24_combout )))))

	.dataa(\JumpEM~q ),
	.datab(\NextPC[14]~24_combout ),
	.datac(\BranchAddress[14]~24_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~47_combout ),
	.cout());
// synopsys translate_off
defparam \PC~47 .lut_mask = 16'h4450;
defparam \PC~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \PC~48 (
// Equation(s):
// \PC~48_combout  = (\reset~input_o ) # ((\PC~47_combout ) # ((\JumpEM~q  & \ALU|Add0~141_combout )))

	.dataa(\JumpEM~q ),
	.datab(\ALU|Add0~141_combout ),
	.datac(\reset~input_o ),
	.datad(\PC~47_combout ),
	.cin(gnd),
	.combout(\PC~48_combout ),
	.cout());
// synopsys translate_off
defparam \PC~48 .lut_mask = 16'hFFF8;
defparam \PC~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \PC[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N27
dffeas \NextPCID[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[14]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[14] .is_wysiwyg = "true";
defparam \NextPCID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N27
dffeas \NextPCEM[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[14] .is_wysiwyg = "true";
defparam \NextPCEM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N27
dffeas \NextPCWB[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[14]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[14] .is_wysiwyg = "true";
defparam \NextPCWB[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N5
dffeas \ALUResultWB[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[14] .is_wysiwyg = "true";
defparam \ALUResultWB[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneive_lcell_comb \DataMemory|Selector17~0 (
// Equation(s):
// \DataMemory|Selector17~0_combout  = (\DataMemory|Equal0~6_combout  & ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ) # ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|Equal0~6_combout  & (((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  & \DataMemory|Equal1~6_combout ))))

	.dataa(\DataMemory|Equal0~6_combout ),
	.datab(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector17~0 .lut_mask = 16'hF888;
defparam \DataMemory|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N19
dffeas \MemoryShifterOutWB[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[14]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[14] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneive_lcell_comb \RegFileWriteMux|out[14]~34 (
// Equation(s):
// \RegFileWriteMux|out[14]~34_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[14]))) # (!\MemoryToRegWB~q  & (ALUResultWB[14]))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(ALUResultWB[14]),
	.datac(MemoryShifterOutWB[14]),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[14]~34 .lut_mask = 16'h5044;
defparam \RegFileWriteMux|out[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneive_lcell_comb \RegFileWriteMux|out[14]~35 (
// Equation(s):
// \RegFileWriteMux|out[14]~35_combout  = (\RegFileWriteMux|out[14]~34_combout ) # ((\Add2~24_combout  & \WriteRegFromPC_WB~q ))

	.dataa(gnd),
	.datab(\Add2~24_combout ),
	.datac(\WriteRegFromPC_WB~q ),
	.datad(\RegFileWriteMux|out[14]~34_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[14]~35 .lut_mask = 16'hFFC0;
defparam \RegFileWriteMux|out[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneive_lcell_comb \RegisterFile|registers[10][14] (
// Equation(s):
// \RegisterFile|registers[10][14]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[14]~35_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][14]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[14]~35_combout ),
	.datac(\RegisterFile|registers[10][14]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][14]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][14] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[10][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneive_lcell_comb \RegisterFile|registers[8][14] (
// Equation(s):
// \RegisterFile|registers[8][14]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[14]~35_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][14]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[14]~35_combout ),
	.datac(\RegisterFile|registers[8][14]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][14]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][14] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneive_lcell_comb \RegisterFile|Mux49~0 (
// Equation(s):
// \RegisterFile|Mux49~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][14]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][14]~combout )))

	.dataa(gnd),
	.datab(\RegisterFile|registers[10][14]~combout ),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][14]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux49~0 .lut_mask = 16'hCFC0;
defparam \RegisterFile|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N7
dffeas \RegisterFile|reg_2_out[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[14] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N13
dffeas \ReadData2EM[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[14] .is_wysiwyg = "true";
defparam \ReadData2EM[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \ForwardBMux|out[14]~14 (
// Equation(s):
// \ForwardBMux|out[14]~14_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[14]~35_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[14])))

	.dataa(\RegFileWriteMux|out[14]~35_combout ),
	.datab(gnd),
	.datac(ReadData2EM[14]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[14]~14 .lut_mask = 16'hAAF0;
defparam \ForwardBMux|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneive_lcell_comb \DataMemory|Selector18~0 (
// Equation(s):
// \DataMemory|Selector18~0_combout  = (\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  & ((\DataMemory|Equal1~6_combout ) # ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & \DataMemory|Equal0~6_combout )))) # 
// (!\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  & (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & ((\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector18~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N5
dffeas \MemoryShifterOutWB[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[13]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[13] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N15
dffeas \ALUResultWB[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[13] .is_wysiwyg = "true";
defparam \ALUResultWB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N4
cycloneive_lcell_comb \RegFileWriteMux|out[13]~36 (
// Equation(s):
// \RegFileWriteMux|out[13]~36_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[13])) # (!\MemoryToRegWB~q  & ((ALUResultWB[13])))))

	.dataa(MemoryShifterOutWB[13]),
	.datab(ALUResultWB[13]),
	.datac(\WriteRegFromPC_WB~q ),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[13]~36 .lut_mask = 16'h0A0C;
defparam \RegFileWriteMux|out[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N22
cycloneive_lcell_comb \RegFileWriteMux|out[13]~37 (
// Equation(s):
// \RegFileWriteMux|out[13]~37_combout  = (\RegFileWriteMux|out[13]~36_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~22_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\RegFileWriteMux|out[13]~36_combout ),
	.datac(\Add2~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[13]~37 .lut_mask = 16'hECEC;
defparam \RegFileWriteMux|out[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N8
cycloneive_lcell_comb \RegisterFile|registers[10][13] (
// Equation(s):
// \RegisterFile|registers[10][13]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegFileWriteMux|out[13]~37_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][13]~combout 
// ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[10][13]~combout ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegFileWriteMux|out[13]~37_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][13]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][13] .lut_mask = 16'h5404;
defparam \RegisterFile|registers[10][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N10
cycloneive_lcell_comb \RegisterFile|registers[8][13] (
// Equation(s):
// \RegisterFile|registers[8][13]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegFileWriteMux|out[13]~37_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][13]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[8][13]~combout ),
	.datac(\RegFileWriteMux|out[13]~37_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][13]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][13] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[8][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N16
cycloneive_lcell_comb \RegisterFile|Mux50~0 (
// Equation(s):
// \RegisterFile|Mux50~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][13]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][13]~combout )))

	.dataa(\RegisterFile|registers[10][13]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][13]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux50~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N17
dffeas \RegisterFile|reg_2_out[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[13] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N19
dffeas \ReadData2EM[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[13] .is_wysiwyg = "true";
defparam \ReadData2EM[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \ForwardBMux|out[13]~15 (
// Equation(s):
// \ForwardBMux|out[13]~15_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[13]~37_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[13]))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(ReadData2EM[13]),
	.datad(\RegFileWriteMux|out[13]~37_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[13]~15 .lut_mask = 16'hFC30;
defparam \ForwardBMux|out[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneive_lcell_comb \DataMemory|Selector19~0 (
// Equation(s):
// \DataMemory|Selector19~0_combout  = (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|Equal1~6_combout  & \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  & (((\DataMemory|Equal1~6_combout  & \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\DataMemory|Equal0~6_combout ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\DataMemory|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector19~0 .lut_mask = 16'hF888;
defparam \DataMemory|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N3
dffeas \MemoryShifterOutWB[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[12]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[12] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneive_lcell_comb \ALUResultWB[12]~feeder (
// Equation(s):
// \ALUResultWB[12]~feeder_combout  = \ALU|Add0~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU|Add0~147_combout ),
	.cin(gnd),
	.combout(\ALUResultWB[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUResultWB[12]~feeder .lut_mask = 16'hFF00;
defparam \ALUResultWB[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N9
dffeas \ALUResultWB[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALUResultWB[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[12] .is_wysiwyg = "true";
defparam \ALUResultWB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneive_lcell_comb \RegFileWriteMux|out[12]~38 (
// Equation(s):
// \RegFileWriteMux|out[12]~38_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[12])) # (!\MemoryToRegWB~q  & ((ALUResultWB[12])))))

	.dataa(MemoryShifterOutWB[12]),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(ALUResultWB[12]),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[12]~38 .lut_mask = 16'h2230;
defparam \RegFileWriteMux|out[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneive_lcell_comb \RegFileWriteMux|out[12]~39 (
// Equation(s):
// \RegFileWriteMux|out[12]~39_combout  = (\RegFileWriteMux|out[12]~38_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~20_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\RegFileWriteMux|out[12]~38_combout ),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[12]~39 .lut_mask = 16'hFCF0;
defparam \RegFileWriteMux|out[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N8
cycloneive_lcell_comb \RegisterFile|registers[10][12] (
// Equation(s):
// \RegisterFile|registers[10][12]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[12]~39_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][12]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[12]~39_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[10][12]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][12]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][12] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[10][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
cycloneive_lcell_comb \RegisterFile|registers[8][12] (
// Equation(s):
// \RegisterFile|registers[8][12]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[12]~39_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][12]~combout )))))

	.dataa(\RegFileWriteMux|out[12]~39_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[8][12]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][12]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][12] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[8][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
cycloneive_lcell_comb \RegisterFile|Mux51~0 (
// Equation(s):
// \RegisterFile|Mux51~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][12]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][12]~combout )))

	.dataa(\RegisterFile|registers[10][12]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][12]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux51~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N5
dffeas \RegisterFile|reg_2_out[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[12] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N3
dffeas \ReadData2EM[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[12] .is_wysiwyg = "true";
defparam \ReadData2EM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneive_lcell_comb \ForwardBMux|out[12]~20 (
// Equation(s):
// \ForwardBMux|out[12]~20_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[12]~39_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[12]))

	.dataa(gnd),
	.datab(ReadData2EM[12]),
	.datac(\RegFileWriteMux|out[12]~39_combout ),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[12]~20 .lut_mask = 16'hF0CC;
defparam \ForwardBMux|out[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N2
cycloneive_lcell_comb \DataMemory|Selector20~0 (
// Equation(s):
// \DataMemory|Selector20~0_combout  = (\DataMemory|Equal1~6_combout  & ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ) # ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  & \DataMemory|Equal0~6_combout )))) # 
// (!\DataMemory|Equal1~6_combout  & (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  & ((\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|Equal1~6_combout ),
	.datab(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector20~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N3
dffeas \MemoryShifterOutWB[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[11]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[11] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N1
dffeas \ALUResultWB[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~150_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[11] .is_wysiwyg = "true";
defparam \ALUResultWB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
cycloneive_lcell_comb \RegFileWriteMux|out[11]~40 (
// Equation(s):
// \RegFileWriteMux|out[11]~40_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[11])) # (!\MemoryToRegWB~q  & ((ALUResultWB[11])))))

	.dataa(\MemoryToRegWB~q ),
	.datab(MemoryShifterOutWB[11]),
	.datac(ALUResultWB[11]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[11]~40 .lut_mask = 16'h00D8;
defparam \RegFileWriteMux|out[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \RegFileWriteMux|out[11]~41 (
// Equation(s):
// \RegFileWriteMux|out[11]~41_combout  = (\RegFileWriteMux|out[11]~40_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~18_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(\RegFileWriteMux|out[11]~40_combout ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[11]~41 .lut_mask = 16'hFAF0;
defparam \RegFileWriteMux|out[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \RegisterFile|registers[10][11] (
// Equation(s):
// \RegisterFile|registers[10][11]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[11]~41_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][11]~combout 
// )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[11]~41_combout ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegisterFile|registers[10][11]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][11]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][11] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[10][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \RegisterFile|registers[8][11] (
// Equation(s):
// \RegisterFile|registers[8][11]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[11]~41_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][11]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[11]~41_combout ),
	.datac(\RegisterFile|registers[8][11]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][11]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][11] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \RegisterFile|Mux52~0 (
// Equation(s):
// \RegisterFile|Mux52~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][11]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][11]~combout )))

	.dataa(\RegisterFile|registers[10][11]~combout ),
	.datab(gnd),
	.datac(CurrentInstructionID[17]),
	.datad(\RegisterFile|registers[8][11]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux52~0 .lut_mask = 16'hAFA0;
defparam \RegisterFile|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \RegisterFile|reg_2_out[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[11] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N11
dffeas \ReadData2EM[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[11] .is_wysiwyg = "true";
defparam \ReadData2EM[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \ForwardBMux|out[11]~21 (
// Equation(s):
// \ForwardBMux|out[11]~21_combout  = (\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[11]~41_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[11]))

	.dataa(ReadData2EM[11]),
	.datab(\ForwardingUnit|ForwardB~2_combout ),
	.datac(gnd),
	.datad(\RegFileWriteMux|out[11]~41_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[11]~21 .lut_mask = 16'hEE22;
defparam \ForwardBMux|out[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneive_lcell_comb \DataMemory|Selector21~0 (
// Equation(s):
// \DataMemory|Selector21~0_combout  = (\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2  & ((\DataMemory|Equal1~6_combout ) # ((\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  & \DataMemory|Equal0~6_combout )))) # 
// (!\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2  & (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  & ((\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector21~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N17
dffeas \MemoryShifterOutWB[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[10]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[10] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneive_lcell_comb \RegFileWriteMux|out[10]~42 (
// Equation(s):
// \RegFileWriteMux|out[10]~42_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[10]))) # (!\MemoryToRegWB~q  & (ALUResultWB[10]))))

	.dataa(ALUResultWB[10]),
	.datab(MemoryShifterOutWB[10]),
	.datac(\MemoryToRegWB~q ),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[10]~42 .lut_mask = 16'h00CA;
defparam \RegFileWriteMux|out[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneive_lcell_comb \ALUMux|out[10]~41 (
// Equation(s):
// \ALUMux|out[10]~41_combout  = (\RegFileWriteMux|out[10]~42_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~16_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\RegFileWriteMux|out[10]~42_combout ),
	.datac(gnd),
	.datad(\Add2~16_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[10]~41 .lut_mask = 16'hEECC;
defparam \ALUMux|out[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N18
cycloneive_lcell_comb \RegisterFile|registers[20][10] (
// Equation(s):
// \RegisterFile|registers[20][10]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\ALUMux|out[10]~41_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][10]~combout )))))

	.dataa(\ALUMux|out[10]~41_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[20][10]~combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][10]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][10] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[20][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
cycloneive_lcell_comb \RegisterFile|Mux21~0 (
// Equation(s):
// \RegisterFile|Mux21~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][10]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][10]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux21~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N11
dffeas \RegisterFile|reg_1_out[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[10] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N3
dffeas \ReadData1EM[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[10] .is_wysiwyg = "true";
defparam \ReadData1EM[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneive_lcell_comb \ForwardAMux|out[10]~25 (
// Equation(s):
// \ForwardAMux|out[10]~25_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\ALUMux|out[10]~41_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[10])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[10]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[10]),
	.datad(\ALUMux|out[10]~41_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[10]~25 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneive_lcell_comb \ALU|Add0~151 (
// Equation(s):
// \ALU|Add0~151_combout  = (\ForwardAMux|out[10]~25_combout  & (ALUFunctionEM[1] $ (((ALUFunctionEM[0]) # (\ALUMux|out[10]~42_combout ))))) # (!\ForwardAMux|out[10]~25_combout  & ((ALUFunctionEM[1] & (ALUFunctionEM[0] $ (\ALUMux|out[10]~42_combout ))) # 
// (!ALUFunctionEM[1] & (ALUFunctionEM[0] & \ALUMux|out[10]~42_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ForwardAMux|out[10]~25_combout ),
	.datac(ALUFunctionEM[0]),
	.datad(\ALUMux|out[10]~42_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~151 .lut_mask = 16'h5668;
defparam \ALU|Add0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneive_lcell_comb \ALU|Add0~152 (
// Equation(s):
// \ALU|Add0~152_combout  = (\ForwardAMux|out[10]~25_combout  & ((\ALU|O_out~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|Add0~151_combout )))) # (!\ForwardAMux|out[10]~25_combout  & (\ALU|Equal3~0_combout  & ((\ALU|Add0~151_combout ))))

	.dataa(\ForwardAMux|out[10]~25_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALU|Add0~151_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~152_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~152 .lut_mask = 16'hECA0;
defparam \ALU|Add0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneive_lcell_comb \ALU|Add0~153 (
// Equation(s):
// \ALU|Add0~153_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~31_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~152_combout ))

	.dataa(\ALU|Add0~152_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~31_combout ),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~153_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~153 .lut_mask = 16'hF0AA;
defparam \ALU|Add0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
cycloneive_lcell_comb \DataMemory|Selector22~0 (
// Equation(s):
// \DataMemory|Selector22~0_combout  = (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  & \DataMemory|Equal1~6_combout 
// )))) # (!\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  & (\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  & (\DataMemory|Equal1~6_combout )))

	.dataa(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector22~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N19
dffeas \MemoryShifterOutWB[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[9]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[9] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N27
dffeas \ALUResultWB[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[9] .is_wysiwyg = "true";
defparam \ALUResultWB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \RegFileWriteMux|out[9]~43 (
// Equation(s):
// \RegFileWriteMux|out[9]~43_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[9])) # (!\MemoryToRegWB~q  & ((ALUResultWB[9])))))

	.dataa(MemoryShifterOutWB[9]),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(ALUResultWB[9]),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[9]~43 .lut_mask = 16'h2230;
defparam \RegFileWriteMux|out[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \RegFileWriteMux|out[9]~44 (
// Equation(s):
// \RegFileWriteMux|out[9]~44_combout  = (\RegFileWriteMux|out[9]~43_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~14_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\RegFileWriteMux|out[9]~43_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[9]~44 .lut_mask = 16'hFCF0;
defparam \RegFileWriteMux|out[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
cycloneive_lcell_comb \RegisterFile|registers[20][9] (
// Equation(s):
// \RegisterFile|registers[20][9]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[9]~44_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][9]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[9]~44_combout ),
	.datac(\RegisterFile|registers[20][9]~combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][9]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][9] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[20][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneive_lcell_comb \RegisterFile|Mux22~0 (
// Equation(s):
// \RegisterFile|Mux22~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][9]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][9]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux22~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N3
dffeas \RegisterFile|reg_1_out[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[9] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \ReadData1EM[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[9] .is_wysiwyg = "true";
defparam \ReadData1EM[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \ForwardAMux|out[9]~26 (
// Equation(s):
// \ForwardAMux|out[9]~26_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[9]~44_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[9])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[9]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[9]),
	.datad(\RegFileWriteMux|out[9]~44_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[9]~26 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneive_lcell_comb \ALU|Add0~154 (
// Equation(s):
// \ALU|Add0~154_combout  = (\ForwardAMux|out[9]~26_combout  & (ALUFunctionEM[1] $ (((\ALUMux|out[9]~43_combout ) # (ALUFunctionEM[0]))))) # (!\ForwardAMux|out[9]~26_combout  & ((\ALUMux|out[9]~43_combout  & (ALUFunctionEM[1] $ (ALUFunctionEM[0]))) # 
// (!\ALUMux|out[9]~43_combout  & (ALUFunctionEM[1] & ALUFunctionEM[0]))))

	.dataa(\ForwardAMux|out[9]~26_combout ),
	.datab(\ALUMux|out[9]~43_combout ),
	.datac(ALUFunctionEM[1]),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Add0~154_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~154 .lut_mask = 16'h1E68;
defparam \ALU|Add0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \ALU|Add0~155 (
// Equation(s):
// \ALU|Add0~155_combout  = (\ForwardAMux|out[9]~26_combout  & ((\ALU|O_out~0_combout ) # ((\ALU|Add0~154_combout  & \ALU|Equal3~0_combout )))) # (!\ForwardAMux|out[9]~26_combout  & (\ALU|Add0~154_combout  & (\ALU|Equal3~0_combout )))

	.dataa(\ForwardAMux|out[9]~26_combout ),
	.datab(\ALU|Add0~154_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|O_out~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~155_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~155 .lut_mask = 16'hEAC0;
defparam \ALU|Add0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \ALU|Add0~156 (
// Equation(s):
// \ALU|Add0~156_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~29_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~155_combout ))

	.dataa(\ALU|Add0~155_combout ),
	.datab(\ALU|Add0~29_combout ),
	.datac(gnd),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~156_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~156 .lut_mask = 16'hCCAA;
defparam \ALU|Add0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneive_lcell_comb \DataMemory|Selector23~0 (
// Equation(s):
// \DataMemory|Selector23~0_combout  = (\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0  & (\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & (\DataMemory|Equal1~6_combout )))

	.dataa(\DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.datab(\DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector23~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N1
dffeas \MemoryShifterOutWB[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[8]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[8] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \RegFileWriteMux|out[8]~45 (
// Equation(s):
// \RegFileWriteMux|out[8]~45_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[8]))) # (!\MemoryToRegWB~q  & (ALUResultWB[8]))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\MemoryToRegWB~q ),
	.datac(ALUResultWB[8]),
	.datad(MemoryShifterOutWB[8]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[8]~45 .lut_mask = 16'h5410;
defparam \RegFileWriteMux|out[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneive_lcell_comb \RegFileWriteMux|out[8]~46 (
// Equation(s):
// \RegFileWriteMux|out[8]~46_combout  = (\RegFileWriteMux|out[8]~45_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~12_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\Add2~12_combout ),
	.datad(\RegFileWriteMux|out[8]~45_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[8]~46 .lut_mask = 16'hFFC0;
defparam \RegFileWriteMux|out[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneive_lcell_comb \RegisterFile|registers[20][8] (
// Equation(s):
// \RegisterFile|registers[20][8]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[8]~46_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][8]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[8]~46_combout ),
	.datac(\RegisterFile|registers[20][8]~combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][8]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][8] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[20][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneive_lcell_comb \RegisterFile|Mux23~0 (
// Equation(s):
// \RegisterFile|Mux23~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][8]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][8]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux23~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N1
dffeas \RegisterFile|reg_1_out[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[8] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N15
dffeas \ReadData1EM[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[8] .is_wysiwyg = "true";
defparam \ReadData1EM[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneive_lcell_comb \ForwardAMux|out[8]~27 (
// Equation(s):
// \ForwardAMux|out[8]~27_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[8]~46_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[8])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[8]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[8]),
	.datad(\RegFileWriteMux|out[8]~46_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[8]~27 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneive_lcell_comb \ALU|Add0~157 (
// Equation(s):
// \ALU|Add0~157_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ForwardAMux|out[8]~27_combout ) # (\ALUMux|out[8]~44_combout ))))) # (!ALUFunctionEM[0] & ((ALUFunctionEM[1] & (\ForwardAMux|out[8]~27_combout  $ (\ALUMux|out[8]~44_combout ))) # 
// (!ALUFunctionEM[1] & (\ForwardAMux|out[8]~27_combout  & \ALUMux|out[8]~44_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(ALUFunctionEM[0]),
	.datac(\ForwardAMux|out[8]~27_combout ),
	.datad(\ALUMux|out[8]~44_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~157_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~157 .lut_mask = 16'h5668;
defparam \ALU|Add0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \ALU|Add0~158 (
// Equation(s):
// \ALU|Add0~158_combout  = (\ALU|Add0~157_combout  & ((\ALU|Equal3~0_combout ) # ((\ALU|O_out~0_combout  & \ForwardAMux|out[8]~27_combout )))) # (!\ALU|Add0~157_combout  & (\ALU|O_out~0_combout  & ((\ForwardAMux|out[8]~27_combout ))))

	.dataa(\ALU|Add0~157_combout ),
	.datab(\ALU|O_out~0_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ForwardAMux|out[8]~27_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~158_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~158 .lut_mask = 16'hECA0;
defparam \ALU|Add0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \ALU|Add0~159 (
// Equation(s):
// \ALU|Add0~159_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~27_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~158_combout ))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\ALU|Add0~158_combout ),
	.datac(gnd),
	.datad(\ALU|Add0~27_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~159_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~159 .lut_mask = 16'hEE44;
defparam \ALU|Add0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N2
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[4]~15 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[4]~15_combout  = (\DataMemory|Equal1~5_combout  & (!\ALU|Add0~75_combout )) # (!\DataMemory|Equal1~5_combout  & (((\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout  & \DataMemory|Equal0~6_combout 
// ))))

	.dataa(\ALU|Add0~75_combout ),
	.datab(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[4]~15 .lut_mask = 16'h5C50;
defparam \MemoryShifter|MemoryShifterOut[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N28
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[4]~16 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[4]~16_combout  = (\MemoryShifterOutWB[3]~1_combout  & ((\MemoryShifter|MemoryShifterOut[4]~15_combout  & ((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\MemoryShifter|MemoryShifterOut[4]~15_combout  & (\serial_in[4]~input_o )))) # (!\MemoryShifterOutWB[3]~1_combout  & (((\MemoryShifter|MemoryShifterOut[4]~15_combout ))))

	.dataa(\serial_in[4]~input_o ),
	.datab(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\MemoryShifterOutWB[3]~1_combout ),
	.datad(\MemoryShifter|MemoryShifterOut[4]~15_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[4]~16 .lut_mask = 16'hCFA0;
defparam \MemoryShifter|MemoryShifterOut[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N30
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[4]~17 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[4]~17_combout  = (!\MemoryShifterOutWB[3]~2_combout  & \MemoryShifter|MemoryShifterOut[4]~16_combout )

	.dataa(\MemoryShifterOutWB[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryShifter|MemoryShifterOut[4]~16_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[4]~17 .lut_mask = 16'h5500;
defparam \MemoryShifter|MemoryShifterOut[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N31
dffeas \MemoryShifterOutWB[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemoryShifter|MemoryShifterOut[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[4] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N25
dffeas \ALUResultWB[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[4] .is_wysiwyg = "true";
defparam \ALUResultWB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneive_lcell_comb \RegFileWriteMux|out[4]~52 (
// Equation(s):
// \RegFileWriteMux|out[4]~52_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[4])) # (!\MemoryToRegWB~q  & ((ALUResultWB[4])))))

	.dataa(MemoryShifterOutWB[4]),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(ALUResultWB[4]),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[4]~52 .lut_mask = 16'h2230;
defparam \RegFileWriteMux|out[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneive_lcell_comb \RegFileWriteMux|out[4]~53 (
// Equation(s):
// \RegFileWriteMux|out[4]~53_combout  = (\RegFileWriteMux|out[4]~52_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~4_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(\Add2~4_combout ),
	.datad(\RegFileWriteMux|out[4]~52_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[4]~53 .lut_mask = 16'hFFA0;
defparam \RegFileWriteMux|out[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
cycloneive_lcell_comb \RegisterFile|registers[10][4] (
// Equation(s):
// \RegisterFile|registers[10][4]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[4]~53_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][4]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[4]~53_combout ),
	.datac(\RegisterFile|registers[10][4]~combout ),
	.datad(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][4]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][4] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[10][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
cycloneive_lcell_comb \RegisterFile|registers[8][4] (
// Equation(s):
// \RegisterFile|registers[8][4]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[4]~53_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][4]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[4]~53_combout ),
	.datac(\RegisterFile|registers[8][4]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][4]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][4] .lut_mask = 16'h4450;
defparam \RegisterFile|registers[8][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
cycloneive_lcell_comb \RegisterFile|Mux59~0 (
// Equation(s):
// \RegisterFile|Mux59~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][4]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][4]~combout )))

	.dataa(\RegisterFile|registers[10][4]~combout ),
	.datab(CurrentInstructionID[17]),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][4]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux59~0 .lut_mask = 16'hBB88;
defparam \RegisterFile|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N9
dffeas \RegisterFile|reg_2_out[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[4] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N5
dffeas \ReadData2EM[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[4] .is_wysiwyg = "true";
defparam \ReadData2EM[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \ForwardBMux|out[4]~19 (
// Equation(s):
// \ForwardBMux|out[4]~19_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[4]~53_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[4])))

	.dataa(gnd),
	.datab(\RegFileWriteMux|out[4]~53_combout ),
	.datac(ReadData2EM[4]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[4]~19 .lut_mask = 16'hCCF0;
defparam \ForwardBMux|out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N22
cycloneive_io_ibuf \serial_in[7]~input (
	.i(serial_in[7]),
	.ibar(gnd),
	.o(\serial_in[7]~input_o ));
// synopsys translate_off
defparam \serial_in[7]~input .bus_hold = "false";
defparam \serial_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \DataMemory|Selector24~1 (
// Equation(s):
// \DataMemory|Selector24~1_combout  = (\serial_in[7]~input_o  & (\ALU|Add0~10_combout  & !\ALU|Add0~15_combout ))

	.dataa(\serial_in[7]~input_o ),
	.datab(\ALU|Add0~10_combout ),
	.datac(gnd),
	.datad(\ALU|Add0~15_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector24~1 .lut_mask = 16'h0088;
defparam \DataMemory|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneive_lcell_comb \DataMemory|Selector24~2 (
// Equation(s):
// \DataMemory|Selector24~2_combout  = (\DataMemory|Equal1~5_combout  & ((\ALU|Add0~75_combout  & (\DataMemory|Selector24~1_combout )) # (!\ALU|Add0~75_combout  & ((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 )))))

	.dataa(\DataMemory|Selector24~1_combout ),
	.datab(\ALU|Add0~75_combout ),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\DataMemory|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector24~2 .lut_mask = 16'hB080;
defparam \DataMemory|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneive_lcell_comb \DataMemory|Selector24~3 (
// Equation(s):
// \DataMemory|Selector24~3_combout  = (\DataMemory|Selector24~2_combout ) # ((\DataMemory|Equal0~6_combout  & \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(\DataMemory|Equal0~6_combout ),
	.datab(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(\DataMemory|Selector24~2_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector24~3 .lut_mask = 16'hFF88;
defparam \DataMemory|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N19
dffeas \MemoryShifterOutWB[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector24~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[7]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[7] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N13
dffeas \ALUResultWB[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[7] .is_wysiwyg = "true";
defparam \ALUResultWB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneive_lcell_comb \RegFileWriteMux|out[7]~47 (
// Equation(s):
// \RegFileWriteMux|out[7]~47_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[7])) # (!\MemoryToRegWB~q  & ((ALUResultWB[7])))))

	.dataa(\MemoryToRegWB~q ),
	.datab(MemoryShifterOutWB[7]),
	.datac(ALUResultWB[7]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[7]~47 .lut_mask = 16'h00D8;
defparam \RegFileWriteMux|out[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneive_lcell_comb \ALUMux|out[7]~45 (
// Equation(s):
// \ALUMux|out[7]~45_combout  = (\RegFileWriteMux|out[7]~47_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~10_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\RegFileWriteMux|out[7]~47_combout ),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[7]~45 .lut_mask = 16'hFCF0;
defparam \ALUMux|out[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
cycloneive_lcell_comb \RegisterFile|registers[20][7] (
// Equation(s):
// \RegisterFile|registers[20][7]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\ALUMux|out[7]~45_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][7]~combout )))))

	.dataa(\ALUMux|out[7]~45_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[20][7]~combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][7]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][7] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[20][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
cycloneive_lcell_comb \RegisterFile|Mux24~0 (
// Equation(s):
// \RegisterFile|Mux24~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][7]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][7]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux24~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N25
dffeas \RegisterFile|reg_1_out[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[7] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \ReadData1EM[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[7] .is_wysiwyg = "true";
defparam \ReadData1EM[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \ForwardAMux|out[7]~28 (
// Equation(s):
// \ForwardAMux|out[7]~28_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\ALUMux|out[7]~45_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[7])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[7]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[7]),
	.datad(\ALUMux|out[7]~45_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[7]~28 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \ALU|Add0~160 (
// Equation(s):
// \ALU|Add0~160_combout  = (\ALUMux|out[7]~46_combout  & (ALUFunctionEM[1] $ (((\ForwardAMux|out[7]~28_combout ) # (ALUFunctionEM[0]))))) # (!\ALUMux|out[7]~46_combout  & ((\ForwardAMux|out[7]~28_combout  & (ALUFunctionEM[0] $ (ALUFunctionEM[1]))) # 
// (!\ForwardAMux|out[7]~28_combout  & (ALUFunctionEM[0] & ALUFunctionEM[1]))))

	.dataa(\ALUMux|out[7]~46_combout ),
	.datab(\ForwardAMux|out[7]~28_combout ),
	.datac(ALUFunctionEM[0]),
	.datad(ALUFunctionEM[1]),
	.cin(gnd),
	.combout(\ALU|Add0~160_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~160 .lut_mask = 16'h16E8;
defparam \ALU|Add0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \ALU|Add0~161 (
// Equation(s):
// \ALU|Add0~161_combout  = (\ALU|Equal3~0_combout  & ((\ALU|Add0~160_combout ) # ((\ForwardAMux|out[7]~28_combout  & \ALU|O_out~0_combout )))) # (!\ALU|Equal3~0_combout  & (((\ForwardAMux|out[7]~28_combout  & \ALU|O_out~0_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|Add0~160_combout ),
	.datac(\ForwardAMux|out[7]~28_combout ),
	.datad(\ALU|O_out~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~161_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~161 .lut_mask = 16'hF888;
defparam \ALU|Add0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \ALU|Add0~162 (
// Equation(s):
// \ALU|Add0~162_combout  = (\ALU|Equal2~0_combout  & (\ALU|Add0~25_combout )) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~161_combout )))

	.dataa(\ALU|Add0~25_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~161_combout ),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~162_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~162 .lut_mask = 16'hAAF0;
defparam \ALU|Add0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N8
cycloneive_io_ibuf \serial_in[3]~input (
	.i(serial_in[3]),
	.ibar(gnd),
	.o(\serial_in[3]~input_o ));
// synopsys translate_off
defparam \serial_in[3]~input .bus_hold = "false";
defparam \serial_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N14
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[3]~6 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[3]~6_combout  = (\serial_in[3]~input_o  & (((\DataMemory|Equal1~5_combout ) # (!\DataMemory|Equal0~6_combout )))) # (!\serial_in[3]~input_o  & (!\ALU|Add0~75_combout  & (\DataMemory|Equal1~5_combout )))

	.dataa(\ALU|Add0~75_combout ),
	.datab(\serial_in[3]~input_o ),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[3]~6 .lut_mask = 16'hD0DC;
defparam \MemoryShifter|MemoryShifterOut[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N24
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[3]~7 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[3]~7_combout  = (\MemoryShifter|MemoryShifterOut[3]~6_combout  & (((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ) # (!\MemoryShifterOutWB[3]~3_combout )))) # (!\MemoryShifter|MemoryShifterOut[3]~6_combout  
// & (\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  & ((\MemoryShifterOutWB[3]~3_combout ))))

	.dataa(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\MemoryShifter|MemoryShifterOut[3]~6_combout ),
	.datad(\MemoryShifterOutWB[3]~3_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[3]~7 .lut_mask = 16'hCAF0;
defparam \MemoryShifter|MemoryShifterOut[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[3]~8 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[3]~8_combout  = (!\MemoryShifterOutWB[3]~2_combout  & \MemoryShifter|MemoryShifterOut[3]~7_combout )

	.dataa(\MemoryShifterOutWB[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemoryShifter|MemoryShifterOut[3]~7_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[3]~8 .lut_mask = 16'h5500;
defparam \MemoryShifter|MemoryShifterOut[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N19
dffeas \MemoryShifterOutWB[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemoryShifter|MemoryShifterOut[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[3] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N31
dffeas \ALUResultWB[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[3] .is_wysiwyg = "true";
defparam \ALUResultWB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneive_lcell_comb \RegFileWriteMux|out[3]~6 (
// Equation(s):
// \RegFileWriteMux|out[3]~6_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[3])) # (!\MemoryToRegWB~q  & ((ALUResultWB[3])))))

	.dataa(\MemoryToRegWB~q ),
	.datab(MemoryShifterOutWB[3]),
	.datac(ALUResultWB[3]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[3]~6 .lut_mask = 16'h00D8;
defparam \RegFileWriteMux|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneive_lcell_comb \RegFileWriteMux|out[3]~7 (
// Equation(s):
// \RegFileWriteMux|out[3]~7_combout  = (\RegFileWriteMux|out[3]~6_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~2_combout ))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(\RegFileWriteMux|out[3]~6_combout ),
	.datad(\Add2~2_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[3]~7 .lut_mask = 16'hFCF0;
defparam \RegFileWriteMux|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \RegisterFile|registers[20][3] (
// Equation(s):
// \RegisterFile|registers[20][3]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[3]~7_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][3]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[3]~7_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][3]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][3]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][3] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \RegisterFile|Mux28~0 (
// Equation(s):
// \RegisterFile|Mux28~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][3]~combout )

	.dataa(CurrentInstructionID[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][3]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux28~0 .lut_mask = 16'hAA00;
defparam \RegisterFile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \RegisterFile|reg_1_out[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[3] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N13
dffeas \ReadData1EM[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[3] .is_wysiwyg = "true";
defparam \ReadData1EM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneive_lcell_comb \ForwardAMux|out[3]~3 (
// Equation(s):
// \ForwardAMux|out[3]~3_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[3]~7_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[3])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[3]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[3]),
	.datad(\RegFileWriteMux|out[3]~7_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[3]~3 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
cycloneive_lcell_comb \ALU|Add0~15 (
// Equation(s):
// \ALU|Add0~15_combout  = (\ALU|Equal2~0_combout  & (\ALU|Add0~11_combout )) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~14_combout )))

	.dataa(\ALU|Add0~11_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~14_combout ),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~15 .lut_mask = 16'hAAF0;
defparam \ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N2
cycloneive_lcell_comb \DataMemory|Selector13~0 (
// Equation(s):
// \DataMemory|Selector13~0_combout  = (\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout  & ((\DataMemory|Equal1~6_combout ) # ((\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout  & \DataMemory|Equal0~6_combout 
// )))) # (!\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout  & (\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout  & (\DataMemory|Equal0~6_combout )))

	.dataa(\DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(\DataMemory|Equal0~6_combout ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector13~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N3
dffeas \MemoryShifterOutWB[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[18]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[18] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N8
cycloneive_lcell_comb \RegFileWriteMux|out[18]~26 (
// Equation(s):
// \RegFileWriteMux|out[18]~26_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[18]))) # (!\MemoryToRegWB~q  & (ALUResultWB[18]))))

	.dataa(\MemoryToRegWB~q ),
	.datab(ALUResultWB[18]),
	.datac(MemoryShifterOutWB[18]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[18]~26 .lut_mask = 16'h00E4;
defparam \RegFileWriteMux|out[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N30
cycloneive_lcell_comb \RegFileWriteMux|out[18]~27 (
// Equation(s):
// \RegFileWriteMux|out[18]~27_combout  = (\RegFileWriteMux|out[18]~26_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~32_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\RegFileWriteMux|out[18]~26_combout ),
	.datac(gnd),
	.datad(\Add2~32_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[18]~27 .lut_mask = 16'hEECC;
defparam \RegFileWriteMux|out[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneive_lcell_comb \RegisterFile|registers[20][18] (
// Equation(s):
// \RegisterFile|registers[20][18]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[18]~27_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][18]~combout 
// )))))

	.dataa(\RegFileWriteMux|out[18]~27_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][18]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][18]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][18] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[20][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneive_lcell_comb \RegisterFile|Mux13~0 (
// Equation(s):
// \RegisterFile|Mux13~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][18]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][18]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux13~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N25
dffeas \RegisterFile|reg_1_out[18] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[18] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N27
dffeas \ReadData1EM[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[18] .is_wysiwyg = "true";
defparam \ReadData1EM[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneive_lcell_comb \ForwardAMux|out[18]~17 (
// Equation(s):
// \ForwardAMux|out[18]~17_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\RegFileWriteMux|out[18]~27_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[18])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[18]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[18]),
	.datad(\RegFileWriteMux|out[18]~27_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[18]~17 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneive_lcell_comb \ALUMux|out[18]~56 (
// Equation(s):
// \ALUMux|out[18]~56_combout  = (\ALUSrcEM~q  & (ImmediateFunctionTypeMuxOutEM[16])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[18]~9_combout )))

	.dataa(ImmediateFunctionTypeMuxOutEM[16]),
	.datab(\ALUSrcEM~q ),
	.datac(gnd),
	.datad(\ForwardBMux|out[18]~9_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[18]~56 .lut_mask = 16'hBB88;
defparam \ALUMux|out[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \ALU|Add0~105 (
// Equation(s):
// \ALU|Add0~105_combout  = (\ALU|Add0~88_combout  & ((\ForwardAMux|out[18]~17_combout  & ((\ALUMux|out[18]~56_combout ) # (ALUFunctionEM[0]))) # (!\ForwardAMux|out[18]~17_combout  & (\ALUMux|out[18]~56_combout  & ALUFunctionEM[0]))))

	.dataa(\ForwardAMux|out[18]~17_combout ),
	.datab(\ALUMux|out[18]~56_combout ),
	.datac(\ALU|Add0~88_combout ),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~105 .lut_mask = 16'hE080;
defparam \ALU|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \ALU|Add0~106 (
// Equation(s):
// \ALU|Add0~106_combout  = (\ForwardAMux|out[18]~17_combout  & (((\ALU|O_out~0_combout )))) # (!\ForwardAMux|out[18]~17_combout  & (\ALU|Add0~90_combout  & ((!\ALUMux|out[18]~56_combout ))))

	.dataa(\ALU|Add0~90_combout ),
	.datab(\ForwardAMux|out[18]~17_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALUMux|out[18]~56_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~106 .lut_mask = 16'hC0E2;
defparam \ALU|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \ALU|Add0~107 (
// Equation(s):
// \ALU|Add0~107_combout  = (\ALU|Add0~106_combout ) # ((\ALU|Add0~92_combout  & (\ForwardAMux|out[18]~17_combout  $ (\ALUMux|out[18]~56_combout ))))

	.dataa(\ALU|Add0~92_combout ),
	.datab(\ForwardAMux|out[18]~17_combout ),
	.datac(\ALU|Add0~106_combout ),
	.datad(\ALUMux|out[18]~56_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~107 .lut_mask = 16'hF2F8;
defparam \ALU|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N6
cycloneive_lcell_comb \ALU|Add0~108 (
// Equation(s):
// \ALU|Add0~108_combout  = (\ALU|Equal2~0_combout  & (\ALU|Add0~47_combout )) # (!\ALU|Equal2~0_combout  & (((\ALU|Add0~105_combout ) # (\ALU|Add0~107_combout ))))

	.dataa(\ALU|Add0~47_combout ),
	.datab(\ALU|Add0~105_combout ),
	.datac(\ALU|Add0~107_combout ),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~108 .lut_mask = 16'hAAFC;
defparam \ALU|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N20
cycloneive_lcell_comb \DataMemory|Equal1~2 (
// Equation(s):
// \DataMemory|Equal1~2_combout  = (\ALU|Add0~108_combout  & (\ALU|Add0~116_combout  & (\ALU|Add0~104_combout  & \ALU|Add0~112_combout )))

	.dataa(\ALU|Add0~108_combout ),
	.datab(\ALU|Add0~116_combout ),
	.datac(\ALU|Add0~104_combout ),
	.datad(\ALU|Add0~112_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~2 .lut_mask = 16'h8000;
defparam \DataMemory|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \RegisterFile|registers[20][29] (
// Equation(s):
// \RegisterFile|registers[20][29]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\ALUMux|out[29]~26_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegisterFile|registers[20][29]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[20][29]~combout ),
	.datac(\ALUMux|out[29]~26_combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][29]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][29] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[20][29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \RegisterFile|Mux2~0 (
// Equation(s):
// \RegisterFile|Mux2~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][29]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][29]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux2~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N9
dffeas \RegisterFile|reg_1_out[29] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[29] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \ReadData1EM[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[29] .is_wysiwyg = "true";
defparam \ReadData1EM[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \ForwardAMux|out[29]~6 (
// Equation(s):
// \ForwardAMux|out[29]~6_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & (\ALUMux|out[29]~26_combout )) # (!\ForwardingUnit|Equal2~0_combout  & ((ReadData1EM[29]))))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[29]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ALUMux|out[29]~26_combout ),
	.datac(ReadData1EM[29]),
	.datad(\ForwardingUnit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[29]~6 .lut_mask = 16'hD8F0;
defparam \ForwardAMux|out[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \ALU|Add0~98 (
// Equation(s):
// \ALU|Add0~98_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ForwardAMux|out[29]~6_combout ) # (\ALUMux|out[29]~28_combout ))))) # (!ALUFunctionEM[0] & ((\ForwardAMux|out[29]~6_combout  & (\ALUMux|out[29]~28_combout  $ (ALUFunctionEM[1]))) # 
// (!\ForwardAMux|out[29]~6_combout  & (\ALUMux|out[29]~28_combout  & ALUFunctionEM[1]))))

	.dataa(ALUFunctionEM[0]),
	.datab(\ForwardAMux|out[29]~6_combout ),
	.datac(\ALUMux|out[29]~28_combout ),
	.datad(ALUFunctionEM[1]),
	.cin(gnd),
	.combout(\ALU|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~98 .lut_mask = 16'h16E8;
defparam \ALU|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \ALU|Add0~99 (
// Equation(s):
// \ALU|Add0~99_combout  = (\ALU|O_out~0_combout  & ((\ForwardAMux|out[29]~6_combout ) # ((\ALU|Add0~98_combout  & \ALU|Equal3~0_combout )))) # (!\ALU|O_out~0_combout  & (\ALU|Add0~98_combout  & (\ALU|Equal3~0_combout )))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ALU|Add0~98_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ForwardAMux|out[29]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~99 .lut_mask = 16'hEAC0;
defparam \ALU|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \ALU|Add0~69 (
// Equation(s):
// \ALU|Add0~69_combout  = ((\ALU|AdderInputB[29]~24_combout  $ (\ForwardAMux|out[29]~6_combout  $ (!\ALU|Add0~68 )))) # (GND)
// \ALU|Add0~70  = CARRY((\ALU|AdderInputB[29]~24_combout  & ((\ForwardAMux|out[29]~6_combout ) # (!\ALU|Add0~68 ))) # (!\ALU|AdderInputB[29]~24_combout  & (\ForwardAMux|out[29]~6_combout  & !\ALU|Add0~68 )))

	.dataa(\ALU|AdderInputB[29]~24_combout ),
	.datab(\ForwardAMux|out[29]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~68 ),
	.combout(\ALU|Add0~69_combout ),
	.cout(\ALU|Add0~70 ));
// synopsys translate_off
defparam \ALU|Add0~69 .lut_mask = 16'h698E;
defparam \ALU|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \ALU|Add0~100 (
// Equation(s):
// \ALU|Add0~100_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~69_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~99_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~99_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~69_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~100 .lut_mask = 16'hFC0C;
defparam \ALU|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \DataMemory|Equal1~1 (
// Equation(s):
// \DataMemory|Equal1~1_combout  = (\ALU|Add0~94_combout  & (\ALU|Add0~97_combout  & \ALU|Add0~100_combout ))

	.dataa(\ALU|Add0~94_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~97_combout ),
	.datad(\ALU|Add0~100_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~1 .lut_mask = 16'hA000;
defparam \DataMemory|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \DataMemory|Equal1~0 (
// Equation(s):
// \DataMemory|Equal1~0_combout  = (\ALU|Add0~87_combout  & (\ALU|Add0~84_combout  & (\ALU|Add0~81_combout  & \ALU|Add0~78_combout )))

	.dataa(\ALU|Add0~87_combout ),
	.datab(\ALU|Add0~84_combout ),
	.datac(\ALU|Add0~81_combout ),
	.datad(\ALU|Add0~78_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~0 .lut_mask = 16'h8000;
defparam \DataMemory|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneive_lcell_comb \DataMemory|Equal1~4 (
// Equation(s):
// \DataMemory|Equal1~4_combout  = (\ALU|Add0~120_combout  & (\ALU|Add0~124_combout  & (\DataMemory|Equal1~3_combout  & \ALU|Add0~128_combout )))

	.dataa(\ALU|Add0~120_combout ),
	.datab(\ALU|Add0~124_combout ),
	.datac(\DataMemory|Equal1~3_combout ),
	.datad(\ALU|Add0~128_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~4 .lut_mask = 16'h8000;
defparam \DataMemory|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \DataMemory|Equal1~5 (
// Equation(s):
// \DataMemory|Equal1~5_combout  = (\DataMemory|Equal1~2_combout  & (\DataMemory|Equal1~1_combout  & (\DataMemory|Equal1~0_combout  & \DataMemory|Equal1~4_combout )))

	.dataa(\DataMemory|Equal1~2_combout ),
	.datab(\DataMemory|Equal1~1_combout ),
	.datac(\DataMemory|Equal1~0_combout ),
	.datad(\DataMemory|Equal1~4_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~5 .lut_mask = 16'h8000;
defparam \DataMemory|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneive_lcell_comb \DataMemory|stack_seg|mem0~0 (
// Equation(s):
// \DataMemory|stack_seg|mem0~0_combout  = (!\ALU|Add0~75_combout  & (\DataMemory|Equal1~5_combout  & \DataMemory|data_seg|mem0~0_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~75_combout ),
	.datac(\DataMemory|Equal1~5_combout ),
	.datad(\DataMemory|data_seg|mem0~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|mem0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|mem0~0 .lut_mask = 16'h3000;
defparam \DataMemory|stack_seg|mem0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneive_lcell_comb \DataMemory|Selector2~0 (
// Equation(s):
// \DataMemory|Selector2~0_combout  = (\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  & ((\DataMemory|Equal1~6_combout ) # ((\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & \DataMemory|Equal0~6_combout )))) # 
// (!\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  & (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & ((\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector2~0 .lut_mask = 16'hECA0;
defparam \DataMemory|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N27
dffeas \MemoryShifterOutWB[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[29]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[29] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \ALUResultWB[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[29] .is_wysiwyg = "true";
defparam \ALUResultWB[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \RegFileWriteMux|out[29]~10 (
// Equation(s):
// \RegFileWriteMux|out[29]~10_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[29])) # (!\MemoryToRegWB~q  & ((ALUResultWB[29])))))

	.dataa(MemoryShifterOutWB[29]),
	.datab(\MemoryToRegWB~q ),
	.datac(ALUResultWB[29]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[29]~10 .lut_mask = 16'h00B8;
defparam \RegFileWriteMux|out[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneive_lcell_comb \BranchAddress[29]~54 (
// Equation(s):
// \BranchAddress[29]~54_combout  = (JumpAddressEM[27] & ((ImmediateFunctionTypeMuxOutEM[16] & (\BranchAddress[28]~53  & VCC)) # (!ImmediateFunctionTypeMuxOutEM[16] & (!\BranchAddress[28]~53 )))) # (!JumpAddressEM[27] & ((ImmediateFunctionTypeMuxOutEM[16] & 
// (!\BranchAddress[28]~53 )) # (!ImmediateFunctionTypeMuxOutEM[16] & ((\BranchAddress[28]~53 ) # (GND)))))
// \BranchAddress[29]~55  = CARRY((JumpAddressEM[27] & (!ImmediateFunctionTypeMuxOutEM[16] & !\BranchAddress[28]~53 )) # (!JumpAddressEM[27] & ((!\BranchAddress[28]~53 ) # (!ImmediateFunctionTypeMuxOutEM[16]))))

	.dataa(JumpAddressEM[27]),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[28]~53 ),
	.combout(\BranchAddress[29]~54_combout ),
	.cout(\BranchAddress[29]~55 ));
// synopsys translate_off
defparam \BranchAddress[29]~54 .lut_mask = 16'h9617;
defparam \BranchAddress[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = (\JumpEM~q ) # ((\BranchAddress[29]~54_combout  & !\comb~3_combout ))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\BranchAddress[29]~54_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \PC~23 .lut_mask = 16'hCCFC;
defparam \PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = (\PCFromRegisterMux|out[9]~6_combout  & (((\PC~23_combout )))) # (!\PCFromRegisterMux|out[9]~6_combout  & ((\PC~23_combout  & (\ALU|Add0~100_combout )) # (!\PC~23_combout  & ((\NextPC[29]~54_combout )))))

	.dataa(\ALU|Add0~100_combout ),
	.datab(\NextPC[29]~54_combout ),
	.datac(\PCFromRegisterMux|out[9]~6_combout ),
	.datad(\PC~23_combout ),
	.cin(gnd),
	.combout(\PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \PC~24 .lut_mask = 16'hFA0C;
defparam \PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \PC[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \NextPC[29]~54 (
// Equation(s):
// \NextPC[29]~54_combout  = (PC[29] & (!\NextPC[28]~53 )) # (!PC[29] & ((\NextPC[28]~53 ) # (GND)))
// \NextPC[29]~55  = CARRY((!\NextPC[28]~53 ) # (!PC[29]))

	.dataa(PC[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[28]~53 ),
	.combout(\NextPC[29]~54_combout ),
	.cout(\NextPC[29]~55 ));
// synopsys translate_off
defparam \NextPC[29]~54 .lut_mask = 16'h5A5F;
defparam \NextPC[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N25
dffeas \NextPCID[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[29]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[29] .is_wysiwyg = "true";
defparam \NextPCID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \JumpAddressEM[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(JumpAddressEM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \JumpAddressEM[27] .is_wysiwyg = "true";
defparam \JumpAddressEM[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N25
dffeas \NextPCWB[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(JumpAddressEM[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[29]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[29] .is_wysiwyg = "true";
defparam \NextPCWB[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N24
cycloneive_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_combout  = (NextPCWB[29] & (!\Add2~53 )) # (!NextPCWB[29] & ((\Add2~53 ) # (GND)))
// \Add2~55  = CARRY((!\Add2~53 ) # (!NextPCWB[29]))

	.dataa(gnd),
	.datab(NextPCWB[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~53 ),
	.combout(\Add2~54_combout ),
	.cout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'h3C3F;
defparam \Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \ALUMux|out[29]~26 (
// Equation(s):
// \ALUMux|out[29]~26_combout  = (\RegFileWriteMux|out[29]~10_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~54_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\RegFileWriteMux|out[29]~10_combout ),
	.datac(gnd),
	.datad(\Add2~54_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[29]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[29]~26 .lut_mask = 16'hEECC;
defparam \ALUMux|out[29]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \RegisterFile|registers[10][29] (
// Equation(s):
// \RegisterFile|registers[10][29]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\ALUMux|out[29]~26_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegisterFile|registers[10][29]~combout ))))

	.dataa(\RegisterFile|registers[10][29]~combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\ALUMux|out[29]~26_combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][29]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][29] .lut_mask = 16'h3202;
defparam \RegisterFile|registers[10][29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \RegisterFile|registers[8][29] (
// Equation(s):
// \RegisterFile|registers[8][29]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\ALUMux|out[29]~26_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegisterFile|registers[8][29]~combout ))))

	.dataa(\RegisterFile|registers[8][29]~combout ),
	.datab(\reset~input_o ),
	.datac(\ALUMux|out[29]~26_combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][29]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][29] .lut_mask = 16'h3022;
defparam \RegisterFile|registers[8][29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \RegisterFile|Mux34~0 (
// Equation(s):
// \RegisterFile|Mux34~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][29]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][29]~combout )))

	.dataa(CurrentInstructionID[17]),
	.datab(\RegisterFile|registers[10][29]~combout ),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][29]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux34~0 .lut_mask = 16'hDD88;
defparam \RegisterFile|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N31
dffeas \RegisterFile|reg_2_out[29] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[29] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \ReadData2EM[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[29] .is_wysiwyg = "true";
defparam \ReadData2EM[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \ALUMux|out[29]~27 (
// Equation(s):
// \ALUMux|out[29]~27_combout  = (!\ALUSrcEM~q  & (ReadData2EM[29] & !\ForwardingUnit|ForwardB~2_combout ))

	.dataa(\ALUSrcEM~q ),
	.datab(gnd),
	.datac(ReadData2EM[29]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[29]~27 .lut_mask = 16'h0050;
defparam \ALUMux|out[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \ALUMux|out[29]~28 (
// Equation(s):
// \ALUMux|out[29]~28_combout  = (\ALUMux|out[16]~20_combout ) # ((\ALUMux|out[29]~27_combout ) # ((\ALUMux|out[29]~26_combout  & \ALUMux|out[24]~22_combout )))

	.dataa(\ALUMux|out[16]~20_combout ),
	.datab(\ALUMux|out[29]~27_combout ),
	.datac(\ALUMux|out[29]~26_combout ),
	.datad(\ALUMux|out[24]~22_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[29]~28 .lut_mask = 16'hFEEE;
defparam \ALUMux|out[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \ALU|AdderInputB[29]~24 (
// Equation(s):
// \ALU|AdderInputB[29]~24_combout  = ALUFunctionEM[1] $ (\ALUMux|out[29]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(ALUFunctionEM[1]),
	.datad(\ALUMux|out[29]~28_combout ),
	.cin(gnd),
	.combout(\ALU|AdderInputB[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|AdderInputB[29]~24 .lut_mask = 16'h0FF0;
defparam \ALU|AdderInputB[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneive_lcell_comb \DataMemory|Equal1~3 (
// Equation(s):
// \DataMemory|Equal1~3_combout  = (\ALU|Add0~130_combout ) # ((\ALU|Add0~131_combout ) # ((\ALU|Equal2~0_combout  & \ALU|Add0~71_combout )))

	.dataa(\ALU|Add0~130_combout ),
	.datab(\ALU|Add0~131_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~71_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal1~3 .lut_mask = 16'hFEEE;
defparam \DataMemory|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N15
dffeas \ALUResultWB[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Equal1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[30] .is_wysiwyg = "true";
defparam \ALUResultWB[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneive_lcell_comb \DataMemory|Selector1~0 (
// Equation(s):
// \DataMemory|Selector1~0_combout  = (\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  & ((\DataMemory|Equal0~6_combout ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  & (\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6  & (\DataMemory|Equal1~6_combout )))

	.dataa(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\DataMemory|Equal1~6_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector1~0 .lut_mask = 16'hEAC0;
defparam \DataMemory|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N21
dffeas \MemoryShifterOutWB[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[30]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[30] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneive_lcell_comb \RegFileWriteMux|out[30]~9 (
// Equation(s):
// \RegFileWriteMux|out[30]~9_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[30]))) # (!\MemoryToRegWB~q  & (ALUResultWB[30]))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(ALUResultWB[30]),
	.datac(MemoryShifterOutWB[30]),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[30]~9 .lut_mask = 16'h5044;
defparam \RegFileWriteMux|out[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \BranchAddress[30]~56 (
// Equation(s):
// \BranchAddress[30]~56_combout  = ((JumpAddressEM[28] $ (ImmediateFunctionTypeMuxOutEM[16] $ (!\BranchAddress[29]~55 )))) # (GND)
// \BranchAddress[30]~57  = CARRY((JumpAddressEM[28] & ((ImmediateFunctionTypeMuxOutEM[16]) # (!\BranchAddress[29]~55 ))) # (!JumpAddressEM[28] & (ImmediateFunctionTypeMuxOutEM[16] & !\BranchAddress[29]~55 )))

	.dataa(JumpAddressEM[28]),
	.datab(ImmediateFunctionTypeMuxOutEM[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchAddress[29]~55 ),
	.combout(\BranchAddress[30]~56_combout ),
	.cout(\BranchAddress[30]~57 ));
// synopsys translate_off
defparam \BranchAddress[30]~56 .lut_mask = 16'h698E;
defparam \BranchAddress[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneive_lcell_comb \PC[30]~3 (
// Equation(s):
// \PC[30]~3_combout  = (\comb~3_combout  & (\NextPC[30]~56_combout )) # (!\comb~3_combout  & ((\BranchAddress[30]~56_combout )))

	.dataa(\NextPC[30]~56_combout ),
	.datab(\BranchAddress[30]~56_combout ),
	.datac(gnd),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC[30]~3 .lut_mask = 16'hAACC;
defparam \PC[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N17
dffeas \PC[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC[30]~3_combout ),
	.asdata(\DataMemory|Equal1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\JumpEM~q ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \NextPC[30]~56 (
// Equation(s):
// \NextPC[30]~56_combout  = (PC[30] & (\NextPC[29]~55  $ (GND))) # (!PC[30] & (!\NextPC[29]~55  & VCC))
// \NextPC[30]~57  = CARRY((PC[30] & !\NextPC[29]~55 ))

	.dataa(gnd),
	.datab(PC[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\NextPC[29]~55 ),
	.combout(\NextPC[30]~56_combout ),
	.cout(\NextPC[30]~57 ));
// synopsys translate_off
defparam \NextPC[30]~56 .lut_mask = 16'hC30C;
defparam \NextPC[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N27
dffeas \NextPCID[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[30]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[30] .is_wysiwyg = "true";
defparam \NextPCID[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N27
dffeas \JumpAddressEM[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(JumpAddressEM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \JumpAddressEM[28] .is_wysiwyg = "true";
defparam \JumpAddressEM[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N27
dffeas \NextPCWB[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(JumpAddressEM[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[30]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[30] .is_wysiwyg = "true";
defparam \NextPCWB[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N26
cycloneive_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_combout  = (NextPCWB[30] & (\Add2~55  $ (GND))) # (!NextPCWB[30] & (!\Add2~55  & VCC))
// \Add2~57  = CARRY((NextPCWB[30] & !\Add2~55 ))

	.dataa(NextPCWB[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~55 ),
	.combout(\Add2~56_combout ),
	.cout(\Add2~57 ));
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'hA50A;
defparam \Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneive_lcell_comb \DataMemory|stack_seg|Selector1~0 (
// Equation(s):
// \DataMemory|stack_seg|Selector1~0_combout  = (\RegFileWriteMux|out[30]~9_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~56_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(\RegFileWriteMux|out[30]~9_combout ),
	.datad(\Add2~56_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector1~0 .lut_mask = 16'hFAF0;
defparam \DataMemory|stack_seg|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneive_lcell_comb \RegisterFile|registers[20][30] (
// Equation(s):
// \RegisterFile|registers[20][30]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\DataMemory|stack_seg|Selector1~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & 
// ((\RegisterFile|registers[20][30]~combout )))))

	.dataa(\DataMemory|stack_seg|Selector1~0_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][30]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][30]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][30] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[20][30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneive_lcell_comb \RegisterFile|Mux1~0 (
// Equation(s):
// \RegisterFile|Mux1~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][30]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][30]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux1~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \RegisterFile|reg_1_out[30] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[30] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \ReadData1EM[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[30] .is_wysiwyg = "true";
defparam \ReadData1EM[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneive_lcell_comb \ForwardAMux|out[30]~5 (
// Equation(s):
// \ForwardAMux|out[30]~5_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\DataMemory|stack_seg|Selector1~0_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[30])))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[30]))

	.dataa(ReadData1EM[30]),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(\DataMemory|stack_seg|Selector1~0_combout ),
	.datad(\RegWriteEnableWB~q ),
	.cin(gnd),
	.combout(\ForwardAMux|out[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[30]~5 .lut_mask = 16'hE2AA;
defparam \ForwardAMux|out[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \ALUMux|out[6]~50 (
// Equation(s):
// \ALUMux|out[6]~50_combout  = (\ALUSrcEM~q  & ((JumpAddressEM[8]))) # (!\ALUSrcEM~q  & (\ForwardBMux|out[6]~16_combout ))

	.dataa(gnd),
	.datab(\ALUSrcEM~q ),
	.datac(\ForwardBMux|out[6]~16_combout ),
	.datad(JumpAddressEM[8]),
	.cin(gnd),
	.combout(\ALUMux|out[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[6]~50 .lut_mask = 16'hFC30;
defparam \ALUMux|out[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneive_lcell_comb \ALUMux|out[5]~51 (
// Equation(s):
// \ALUMux|out[5]~51_combout  = (\ALUSrcEM~q  & (CurrentInstructionEM[5])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[5]~18_combout )))

	.dataa(\ALUSrcEM~q ),
	.datab(gnd),
	.datac(CurrentInstructionEM[5]),
	.datad(\ForwardBMux|out[5]~18_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[5]~51 .lut_mask = 16'hF5A0;
defparam \ALUMux|out[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneive_lcell_comb \ALUMux|out[4]~52 (
// Equation(s):
// \ALUMux|out[4]~52_combout  = (\ALUSrcEM~q  & (CurrentInstructionEM[4])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[4]~19_combout )))

	.dataa(gnd),
	.datab(CurrentInstructionEM[4]),
	.datac(\ForwardBMux|out[4]~19_combout ),
	.datad(\ALUSrcEM~q ),
	.cin(gnd),
	.combout(\ALUMux|out[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[4]~52 .lut_mask = 16'hCCF0;
defparam \ALUMux|out[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \ALUMux|out[2]~18 (
// Equation(s):
// \ALUMux|out[2]~18_combout  = (\ALUSrcEM~q  & ((CurrentInstructionEM[2]))) # (!\ALUSrcEM~q  & (\ForwardBMux|out[2]~0_combout ))

	.dataa(\ForwardBMux|out[2]~0_combout ),
	.datab(gnd),
	.datac(\ALUSrcEM~q ),
	.datad(CurrentInstructionEM[2]),
	.cin(gnd),
	.combout(\ALUMux|out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[2]~18 .lut_mask = 16'hFA0A;
defparam \ALUMux|out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneive_lcell_comb \ALUMux|out[1]~53 (
// Equation(s):
// \ALUMux|out[1]~53_combout  = (\ALUSrcEM~q  & (CurrentInstructionEM[1])) # (!\ALUSrcEM~q  & ((\ForwardBMux|out[1]~1_combout )))

	.dataa(\ALUSrcEM~q ),
	.datab(gnd),
	.datac(CurrentInstructionEM[1]),
	.datad(\ForwardBMux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\ALUMux|out[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux|out[1]~53 .lut_mask = 16'hF5A0;
defparam \ALUMux|out[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \ALU|LessThan1~1 (
// Equation(s):
// \ALU|LessThan1~1_cout  = CARRY((\ALUMux|out[0]~47_combout  & !\ForwardAMux|out[0]~2_combout ))

	.dataa(\ALUMux|out[0]~47_combout ),
	.datab(\ForwardAMux|out[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan1~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~1 .lut_mask = 16'h0022;
defparam \ALU|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \ALU|LessThan1~3 (
// Equation(s):
// \ALU|LessThan1~3_cout  = CARRY((\ForwardAMux|out[1]~1_combout  & ((!\ALU|LessThan1~1_cout ) # (!\ALUMux|out[1]~53_combout ))) # (!\ForwardAMux|out[1]~1_combout  & (!\ALUMux|out[1]~53_combout  & !\ALU|LessThan1~1_cout )))

	.dataa(\ForwardAMux|out[1]~1_combout ),
	.datab(\ALUMux|out[1]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~1_cout ),
	.combout(),
	.cout(\ALU|LessThan1~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~3 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \ALU|LessThan1~5 (
// Equation(s):
// \ALU|LessThan1~5_cout  = CARRY((\ForwardAMux|out[2]~0_combout  & (\ALUMux|out[2]~18_combout  & !\ALU|LessThan1~3_cout )) # (!\ForwardAMux|out[2]~0_combout  & ((\ALUMux|out[2]~18_combout ) # (!\ALU|LessThan1~3_cout ))))

	.dataa(\ForwardAMux|out[2]~0_combout ),
	.datab(\ALUMux|out[2]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~3_cout ),
	.combout(),
	.cout(\ALU|LessThan1~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~5 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \ALU|LessThan1~7 (
// Equation(s):
// \ALU|LessThan1~7_cout  = CARRY((\ForwardAMux|out[3]~3_combout  & ((!\ALU|LessThan1~5_cout ) # (!\ALUMux|out[3]~19_combout ))) # (!\ForwardAMux|out[3]~3_combout  & (!\ALUMux|out[3]~19_combout  & !\ALU|LessThan1~5_cout )))

	.dataa(\ForwardAMux|out[3]~3_combout ),
	.datab(\ALUMux|out[3]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~5_cout ),
	.combout(),
	.cout(\ALU|LessThan1~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~7 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \ALU|LessThan1~9 (
// Equation(s):
// \ALU|LessThan1~9_cout  = CARRY((\ALUMux|out[4]~52_combout  & ((!\ALU|LessThan1~7_cout ) # (!\ForwardAMux|out[4]~31_combout ))) # (!\ALUMux|out[4]~52_combout  & (!\ForwardAMux|out[4]~31_combout  & !\ALU|LessThan1~7_cout )))

	.dataa(\ALUMux|out[4]~52_combout ),
	.datab(\ForwardAMux|out[4]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~7_cout ),
	.combout(),
	.cout(\ALU|LessThan1~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~9 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \ALU|LessThan1~11 (
// Equation(s):
// \ALU|LessThan1~11_cout  = CARRY((\ALUMux|out[5]~51_combout  & (\ForwardAMux|out[5]~30_combout  & !\ALU|LessThan1~9_cout )) # (!\ALUMux|out[5]~51_combout  & ((\ForwardAMux|out[5]~30_combout ) # (!\ALU|LessThan1~9_cout ))))

	.dataa(\ALUMux|out[5]~51_combout ),
	.datab(\ForwardAMux|out[5]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~9_cout ),
	.combout(),
	.cout(\ALU|LessThan1~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~11 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \ALU|LessThan1~13 (
// Equation(s):
// \ALU|LessThan1~13_cout  = CARRY((\ForwardAMux|out[6]~29_combout  & (\ALUMux|out[6]~50_combout  & !\ALU|LessThan1~11_cout )) # (!\ForwardAMux|out[6]~29_combout  & ((\ALUMux|out[6]~50_combout ) # (!\ALU|LessThan1~11_cout ))))

	.dataa(\ForwardAMux|out[6]~29_combout ),
	.datab(\ALUMux|out[6]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~11_cout ),
	.combout(),
	.cout(\ALU|LessThan1~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~13 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \ALU|LessThan1~15 (
// Equation(s):
// \ALU|LessThan1~15_cout  = CARRY((\ForwardAMux|out[7]~28_combout  & ((!\ALU|LessThan1~13_cout ) # (!\ALUMux|out[7]~46_combout ))) # (!\ForwardAMux|out[7]~28_combout  & (!\ALUMux|out[7]~46_combout  & !\ALU|LessThan1~13_cout )))

	.dataa(\ForwardAMux|out[7]~28_combout ),
	.datab(\ALUMux|out[7]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~13_cout ),
	.combout(),
	.cout(\ALU|LessThan1~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~15 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \ALU|LessThan1~17 (
// Equation(s):
// \ALU|LessThan1~17_cout  = CARRY((\ForwardAMux|out[8]~27_combout  & (\ALUMux|out[8]~44_combout  & !\ALU|LessThan1~15_cout )) # (!\ForwardAMux|out[8]~27_combout  & ((\ALUMux|out[8]~44_combout ) # (!\ALU|LessThan1~15_cout ))))

	.dataa(\ForwardAMux|out[8]~27_combout ),
	.datab(\ALUMux|out[8]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~15_cout ),
	.combout(),
	.cout(\ALU|LessThan1~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~17 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \ALU|LessThan1~19 (
// Equation(s):
// \ALU|LessThan1~19_cout  = CARRY((\ALUMux|out[9]~43_combout  & (\ForwardAMux|out[9]~26_combout  & !\ALU|LessThan1~17_cout )) # (!\ALUMux|out[9]~43_combout  & ((\ForwardAMux|out[9]~26_combout ) # (!\ALU|LessThan1~17_cout ))))

	.dataa(\ALUMux|out[9]~43_combout ),
	.datab(\ForwardAMux|out[9]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~17_cout ),
	.combout(),
	.cout(\ALU|LessThan1~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~19 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \ALU|LessThan1~21 (
// Equation(s):
// \ALU|LessThan1~21_cout  = CARRY((\ALUMux|out[10]~42_combout  & ((!\ALU|LessThan1~19_cout ) # (!\ForwardAMux|out[10]~25_combout ))) # (!\ALUMux|out[10]~42_combout  & (!\ForwardAMux|out[10]~25_combout  & !\ALU|LessThan1~19_cout )))

	.dataa(\ALUMux|out[10]~42_combout ),
	.datab(\ForwardAMux|out[10]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~19_cout ),
	.combout(),
	.cout(\ALU|LessThan1~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~21 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \ALU|LessThan1~23 (
// Equation(s):
// \ALU|LessThan1~23_cout  = CARRY((\ForwardAMux|out[11]~24_combout  & ((!\ALU|LessThan1~21_cout ) # (!\ALUMux|out[11]~40_combout ))) # (!\ForwardAMux|out[11]~24_combout  & (!\ALUMux|out[11]~40_combout  & !\ALU|LessThan1~21_cout )))

	.dataa(\ForwardAMux|out[11]~24_combout ),
	.datab(\ALUMux|out[11]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~21_cout ),
	.combout(),
	.cout(\ALU|LessThan1~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~23 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \ALU|LessThan1~25 (
// Equation(s):
// \ALU|LessThan1~25_cout  = CARRY((\ALUMux|out[12]~39_combout  & ((!\ALU|LessThan1~23_cout ) # (!\ForwardAMux|out[12]~23_combout ))) # (!\ALUMux|out[12]~39_combout  & (!\ForwardAMux|out[12]~23_combout  & !\ALU|LessThan1~23_cout )))

	.dataa(\ALUMux|out[12]~39_combout ),
	.datab(\ForwardAMux|out[12]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~23_cout ),
	.combout(),
	.cout(\ALU|LessThan1~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~25 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \ALU|LessThan1~27 (
// Equation(s):
// \ALU|LessThan1~27_cout  = CARRY((\ForwardAMux|out[13]~22_combout  & ((!\ALU|LessThan1~25_cout ) # (!\ALUMux|out[13]~49_combout ))) # (!\ForwardAMux|out[13]~22_combout  & (!\ALUMux|out[13]~49_combout  & !\ALU|LessThan1~25_cout )))

	.dataa(\ForwardAMux|out[13]~22_combout ),
	.datab(\ALUMux|out[13]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~25_cout ),
	.combout(),
	.cout(\ALU|LessThan1~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~27 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \ALU|LessThan1~29 (
// Equation(s):
// \ALU|LessThan1~29_cout  = CARRY((\ALUMux|out[14]~48_combout  & ((!\ALU|LessThan1~27_cout ) # (!\ForwardAMux|out[14]~21_combout ))) # (!\ALUMux|out[14]~48_combout  & (!\ForwardAMux|out[14]~21_combout  & !\ALU|LessThan1~27_cout )))

	.dataa(\ALUMux|out[14]~48_combout ),
	.datab(\ForwardAMux|out[14]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~27_cout ),
	.combout(),
	.cout(\ALU|LessThan1~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~29 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \ALU|LessThan1~31 (
// Equation(s):
// \ALU|LessThan1~31_cout  = CARRY((\ALUMux|out[15]~62_combout  & (\ForwardAMux|out[15]~20_combout  & !\ALU|LessThan1~29_cout )) # (!\ALUMux|out[15]~62_combout  & ((\ForwardAMux|out[15]~20_combout ) # (!\ALU|LessThan1~29_cout ))))

	.dataa(\ALUMux|out[15]~62_combout ),
	.datab(\ForwardAMux|out[15]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~29_cout ),
	.combout(),
	.cout(\ALU|LessThan1~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~31 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \ALU|LessThan1~33 (
// Equation(s):
// \ALU|LessThan1~33_cout  = CARRY((\ForwardAMux|out[16]~19_combout  & (\ALUMux|out[16]~54_combout  & !\ALU|LessThan1~31_cout )) # (!\ForwardAMux|out[16]~19_combout  & ((\ALUMux|out[16]~54_combout ) # (!\ALU|LessThan1~31_cout ))))

	.dataa(\ForwardAMux|out[16]~19_combout ),
	.datab(\ALUMux|out[16]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~31_cout ),
	.combout(),
	.cout(\ALU|LessThan1~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~33 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \ALU|LessThan1~35 (
// Equation(s):
// \ALU|LessThan1~35_cout  = CARRY((\ForwardAMux|out[17]~18_combout  & ((!\ALU|LessThan1~33_cout ) # (!\ALUMux|out[17]~55_combout ))) # (!\ForwardAMux|out[17]~18_combout  & (!\ALUMux|out[17]~55_combout  & !\ALU|LessThan1~33_cout )))

	.dataa(\ForwardAMux|out[17]~18_combout ),
	.datab(\ALUMux|out[17]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~33_cout ),
	.combout(),
	.cout(\ALU|LessThan1~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~35 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \ALU|LessThan1~37 (
// Equation(s):
// \ALU|LessThan1~37_cout  = CARRY((\ALUMux|out[18]~56_combout  & ((!\ALU|LessThan1~35_cout ) # (!\ForwardAMux|out[18]~17_combout ))) # (!\ALUMux|out[18]~56_combout  & (!\ForwardAMux|out[18]~17_combout  & !\ALU|LessThan1~35_cout )))

	.dataa(\ALUMux|out[18]~56_combout ),
	.datab(\ForwardAMux|out[18]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~35_cout ),
	.combout(),
	.cout(\ALU|LessThan1~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~37 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \ALU|LessThan1~39 (
// Equation(s):
// \ALU|LessThan1~39_cout  = CARRY((\ALUMux|out[19]~57_combout  & (\ForwardAMux|out[19]~16_combout  & !\ALU|LessThan1~37_cout )) # (!\ALUMux|out[19]~57_combout  & ((\ForwardAMux|out[19]~16_combout ) # (!\ALU|LessThan1~37_cout ))))

	.dataa(\ALUMux|out[19]~57_combout ),
	.datab(\ForwardAMux|out[19]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~37_cout ),
	.combout(),
	.cout(\ALU|LessThan1~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~39 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \ALU|LessThan1~41 (
// Equation(s):
// \ALU|LessThan1~41_cout  = CARRY((\ALUMux|out[20]~58_combout  & ((!\ALU|LessThan1~39_cout ) # (!\ForwardAMux|out[20]~15_combout ))) # (!\ALUMux|out[20]~58_combout  & (!\ForwardAMux|out[20]~15_combout  & !\ALU|LessThan1~39_cout )))

	.dataa(\ALUMux|out[20]~58_combout ),
	.datab(\ForwardAMux|out[20]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~39_cout ),
	.combout(),
	.cout(\ALU|LessThan1~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~41 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \ALU|LessThan1~43 (
// Equation(s):
// \ALU|LessThan1~43_cout  = CARRY((\ALUMux|out[21]~59_combout  & (\ForwardAMux|out[21]~14_combout  & !\ALU|LessThan1~41_cout )) # (!\ALUMux|out[21]~59_combout  & ((\ForwardAMux|out[21]~14_combout ) # (!\ALU|LessThan1~41_cout ))))

	.dataa(\ALUMux|out[21]~59_combout ),
	.datab(\ForwardAMux|out[21]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~41_cout ),
	.combout(),
	.cout(\ALU|LessThan1~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~43 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \ALU|LessThan1~45 (
// Equation(s):
// \ALU|LessThan1~45_cout  = CARRY((\ForwardAMux|out[22]~13_combout  & (\ALUMux|out[22]~60_combout  & !\ALU|LessThan1~43_cout )) # (!\ForwardAMux|out[22]~13_combout  & ((\ALUMux|out[22]~60_combout ) # (!\ALU|LessThan1~43_cout ))))

	.dataa(\ForwardAMux|out[22]~13_combout ),
	.datab(\ALUMux|out[22]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~43_cout ),
	.combout(),
	.cout(\ALU|LessThan1~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~45 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \ALU|LessThan1~47 (
// Equation(s):
// \ALU|LessThan1~47_cout  = CARRY((\ALUMux|out[23]~61_combout  & (\ForwardAMux|out[23]~12_combout  & !\ALU|LessThan1~45_cout )) # (!\ALUMux|out[23]~61_combout  & ((\ForwardAMux|out[23]~12_combout ) # (!\ALU|LessThan1~45_cout ))))

	.dataa(\ALUMux|out[23]~61_combout ),
	.datab(\ForwardAMux|out[23]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~45_cout ),
	.combout(),
	.cout(\ALU|LessThan1~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~47 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \ALU|LessThan1~49 (
// Equation(s):
// \ALU|LessThan1~49_cout  = CARRY((\ForwardAMux|out[24]~11_combout  & (\ALUMux|out[24]~38_combout  & !\ALU|LessThan1~47_cout )) # (!\ForwardAMux|out[24]~11_combout  & ((\ALUMux|out[24]~38_combout ) # (!\ALU|LessThan1~47_cout ))))

	.dataa(\ForwardAMux|out[24]~11_combout ),
	.datab(\ALUMux|out[24]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~47_cout ),
	.combout(),
	.cout(\ALU|LessThan1~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~49 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \ALU|LessThan1~51 (
// Equation(s):
// \ALU|LessThan1~51_cout  = CARRY((\ForwardAMux|out[25]~10_combout  & ((!\ALU|LessThan1~49_cout ) # (!\ALUMux|out[25]~36_combout ))) # (!\ForwardAMux|out[25]~10_combout  & (!\ALUMux|out[25]~36_combout  & !\ALU|LessThan1~49_cout )))

	.dataa(\ForwardAMux|out[25]~10_combout ),
	.datab(\ALUMux|out[25]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~49_cout ),
	.combout(),
	.cout(\ALU|LessThan1~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~51 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \ALU|LessThan1~53 (
// Equation(s):
// \ALU|LessThan1~53_cout  = CARRY((\ForwardAMux|out[26]~9_combout  & (\ALUMux|out[26]~34_combout  & !\ALU|LessThan1~51_cout )) # (!\ForwardAMux|out[26]~9_combout  & ((\ALUMux|out[26]~34_combout ) # (!\ALU|LessThan1~51_cout ))))

	.dataa(\ForwardAMux|out[26]~9_combout ),
	.datab(\ALUMux|out[26]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~51_cout ),
	.combout(),
	.cout(\ALU|LessThan1~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~53 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \ALU|LessThan1~55 (
// Equation(s):
// \ALU|LessThan1~55_cout  = CARRY((\ALUMux|out[27]~32_combout  & (\ForwardAMux|out[27]~8_combout  & !\ALU|LessThan1~53_cout )) # (!\ALUMux|out[27]~32_combout  & ((\ForwardAMux|out[27]~8_combout ) # (!\ALU|LessThan1~53_cout ))))

	.dataa(\ALUMux|out[27]~32_combout ),
	.datab(\ForwardAMux|out[27]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~53_cout ),
	.combout(),
	.cout(\ALU|LessThan1~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~55 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \ALU|LessThan1~57 (
// Equation(s):
// \ALU|LessThan1~57_cout  = CARRY((\ALUMux|out[28]~30_combout  & ((!\ALU|LessThan1~55_cout ) # (!\ForwardAMux|out[28]~7_combout ))) # (!\ALUMux|out[28]~30_combout  & (!\ForwardAMux|out[28]~7_combout  & !\ALU|LessThan1~55_cout )))

	.dataa(\ALUMux|out[28]~30_combout ),
	.datab(\ForwardAMux|out[28]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~55_cout ),
	.combout(),
	.cout(\ALU|LessThan1~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~57 .lut_mask = 16'h002B;
defparam \ALU|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \ALU|LessThan1~59 (
// Equation(s):
// \ALU|LessThan1~59_cout  = CARRY((\ALUMux|out[29]~28_combout  & (\ForwardAMux|out[29]~6_combout  & !\ALU|LessThan1~57_cout )) # (!\ALUMux|out[29]~28_combout  & ((\ForwardAMux|out[29]~6_combout ) # (!\ALU|LessThan1~57_cout ))))

	.dataa(\ALUMux|out[29]~28_combout ),
	.datab(\ForwardAMux|out[29]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~57_cout ),
	.combout(),
	.cout(\ALU|LessThan1~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~59 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \ALU|LessThan1~61 (
// Equation(s):
// \ALU|LessThan1~61_cout  = CARRY((\ForwardAMux|out[30]~5_combout  & (\ALUMux|out[30]~25_combout  & !\ALU|LessThan1~59_cout )) # (!\ForwardAMux|out[30]~5_combout  & ((\ALUMux|out[30]~25_combout ) # (!\ALU|LessThan1~59_cout ))))

	.dataa(\ForwardAMux|out[30]~5_combout ),
	.datab(\ALUMux|out[30]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan1~59_cout ),
	.combout(),
	.cout(\ALU|LessThan1~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan1~61 .lut_mask = 16'h004D;
defparam \ALU|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \ALU|LessThan1~62 (
// Equation(s):
// \ALU|LessThan1~62_combout  = (\ForwardAMux|out[31]~4_combout  & ((\ALU|LessThan1~61_cout ) # (!\ALUMux|out[31]~23_combout ))) # (!\ForwardAMux|out[31]~4_combout  & (\ALU|LessThan1~61_cout  & !\ALUMux|out[31]~23_combout ))

	.dataa(\ForwardAMux|out[31]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUMux|out[31]~23_combout ),
	.cin(\ALU|LessThan1~61_cout ),
	.combout(\ALU|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~62 .lut_mask = 16'hA0FA;
defparam \ALU|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \ALU|LessThan0~1 (
// Equation(s):
// \ALU|LessThan0~1_cout  = CARRY((!\ForwardAMux|out[0]~2_combout  & \ALUMux|out[0]~47_combout ))

	.dataa(\ForwardAMux|out[0]~2_combout ),
	.datab(\ALUMux|out[0]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~1 .lut_mask = 16'h0044;
defparam \ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \ALU|LessThan0~3 (
// Equation(s):
// \ALU|LessThan0~3_cout  = CARRY((\ForwardAMux|out[1]~1_combout  & ((!\ALU|LessThan0~1_cout ) # (!\ALUMux|out[1]~53_combout ))) # (!\ForwardAMux|out[1]~1_combout  & (!\ALUMux|out[1]~53_combout  & !\ALU|LessThan0~1_cout )))

	.dataa(\ForwardAMux|out[1]~1_combout ),
	.datab(\ALUMux|out[1]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \ALU|LessThan0~5 (
// Equation(s):
// \ALU|LessThan0~5_cout  = CARRY((\ForwardAMux|out[2]~0_combout  & (\ALUMux|out[2]~18_combout  & !\ALU|LessThan0~3_cout )) # (!\ForwardAMux|out[2]~0_combout  & ((\ALUMux|out[2]~18_combout ) # (!\ALU|LessThan0~3_cout ))))

	.dataa(\ForwardAMux|out[2]~0_combout ),
	.datab(\ALUMux|out[2]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~5 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \ALU|LessThan0~7 (
// Equation(s):
// \ALU|LessThan0~7_cout  = CARRY((\ALUMux|out[3]~19_combout  & (\ForwardAMux|out[3]~3_combout  & !\ALU|LessThan0~5_cout )) # (!\ALUMux|out[3]~19_combout  & ((\ForwardAMux|out[3]~3_combout ) # (!\ALU|LessThan0~5_cout ))))

	.dataa(\ALUMux|out[3]~19_combout ),
	.datab(\ForwardAMux|out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~7 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \ALU|LessThan0~9 (
// Equation(s):
// \ALU|LessThan0~9_cout  = CARRY((\ForwardAMux|out[4]~31_combout  & (\ALUMux|out[4]~52_combout  & !\ALU|LessThan0~7_cout )) # (!\ForwardAMux|out[4]~31_combout  & ((\ALUMux|out[4]~52_combout ) # (!\ALU|LessThan0~7_cout ))))

	.dataa(\ForwardAMux|out[4]~31_combout ),
	.datab(\ALUMux|out[4]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~9 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \ALU|LessThan0~11 (
// Equation(s):
// \ALU|LessThan0~11_cout  = CARRY((\ALUMux|out[5]~51_combout  & (\ForwardAMux|out[5]~30_combout  & !\ALU|LessThan0~9_cout )) # (!\ALUMux|out[5]~51_combout  & ((\ForwardAMux|out[5]~30_combout ) # (!\ALU|LessThan0~9_cout ))))

	.dataa(\ALUMux|out[5]~51_combout ),
	.datab(\ForwardAMux|out[5]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~11 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \ALU|LessThan0~13 (
// Equation(s):
// \ALU|LessThan0~13_cout  = CARRY((\ForwardAMux|out[6]~29_combout  & (\ALUMux|out[6]~50_combout  & !\ALU|LessThan0~11_cout )) # (!\ForwardAMux|out[6]~29_combout  & ((\ALUMux|out[6]~50_combout ) # (!\ALU|LessThan0~11_cout ))))

	.dataa(\ForwardAMux|out[6]~29_combout ),
	.datab(\ALUMux|out[6]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~13 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \ALU|LessThan0~15 (
// Equation(s):
// \ALU|LessThan0~15_cout  = CARRY((\ForwardAMux|out[7]~28_combout  & ((!\ALU|LessThan0~13_cout ) # (!\ALUMux|out[7]~46_combout ))) # (!\ForwardAMux|out[7]~28_combout  & (!\ALUMux|out[7]~46_combout  & !\ALU|LessThan0~13_cout )))

	.dataa(\ForwardAMux|out[7]~28_combout ),
	.datab(\ALUMux|out[7]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \ALU|LessThan0~17 (
// Equation(s):
// \ALU|LessThan0~17_cout  = CARRY((\ForwardAMux|out[8]~27_combout  & (\ALUMux|out[8]~44_combout  & !\ALU|LessThan0~15_cout )) # (!\ForwardAMux|out[8]~27_combout  & ((\ALUMux|out[8]~44_combout ) # (!\ALU|LessThan0~15_cout ))))

	.dataa(\ForwardAMux|out[8]~27_combout ),
	.datab(\ALUMux|out[8]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~17 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \ALU|LessThan0~19 (
// Equation(s):
// \ALU|LessThan0~19_cout  = CARRY((\ALUMux|out[9]~43_combout  & (\ForwardAMux|out[9]~26_combout  & !\ALU|LessThan0~17_cout )) # (!\ALUMux|out[9]~43_combout  & ((\ForwardAMux|out[9]~26_combout ) # (!\ALU|LessThan0~17_cout ))))

	.dataa(\ALUMux|out[9]~43_combout ),
	.datab(\ForwardAMux|out[9]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~19 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \ALU|LessThan0~21 (
// Equation(s):
// \ALU|LessThan0~21_cout  = CARRY((\ForwardAMux|out[10]~25_combout  & (\ALUMux|out[10]~42_combout  & !\ALU|LessThan0~19_cout )) # (!\ForwardAMux|out[10]~25_combout  & ((\ALUMux|out[10]~42_combout ) # (!\ALU|LessThan0~19_cout ))))

	.dataa(\ForwardAMux|out[10]~25_combout ),
	.datab(\ALUMux|out[10]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \ALU|LessThan0~23 (
// Equation(s):
// \ALU|LessThan0~23_cout  = CARRY((\ForwardAMux|out[11]~24_combout  & ((!\ALU|LessThan0~21_cout ) # (!\ALUMux|out[11]~40_combout ))) # (!\ForwardAMux|out[11]~24_combout  & (!\ALUMux|out[11]~40_combout  & !\ALU|LessThan0~21_cout )))

	.dataa(\ForwardAMux|out[11]~24_combout ),
	.datab(\ALUMux|out[11]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~23 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \ALU|LessThan0~25 (
// Equation(s):
// \ALU|LessThan0~25_cout  = CARRY((\ALUMux|out[12]~39_combout  & ((!\ALU|LessThan0~23_cout ) # (!\ForwardAMux|out[12]~23_combout ))) # (!\ALUMux|out[12]~39_combout  & (!\ForwardAMux|out[12]~23_combout  & !\ALU|LessThan0~23_cout )))

	.dataa(\ALUMux|out[12]~39_combout ),
	.datab(\ForwardAMux|out[12]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~25 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \ALU|LessThan0~27 (
// Equation(s):
// \ALU|LessThan0~27_cout  = CARRY((\ForwardAMux|out[13]~22_combout  & ((!\ALU|LessThan0~25_cout ) # (!\ALUMux|out[13]~49_combout ))) # (!\ForwardAMux|out[13]~22_combout  & (!\ALUMux|out[13]~49_combout  & !\ALU|LessThan0~25_cout )))

	.dataa(\ForwardAMux|out[13]~22_combout ),
	.datab(\ALUMux|out[13]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~27 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \ALU|LessThan0~29 (
// Equation(s):
// \ALU|LessThan0~29_cout  = CARRY((\ALUMux|out[14]~48_combout  & ((!\ALU|LessThan0~27_cout ) # (!\ForwardAMux|out[14]~21_combout ))) # (!\ALUMux|out[14]~48_combout  & (!\ForwardAMux|out[14]~21_combout  & !\ALU|LessThan0~27_cout )))

	.dataa(\ALUMux|out[14]~48_combout ),
	.datab(\ForwardAMux|out[14]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~29 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \ALU|LessThan0~31 (
// Equation(s):
// \ALU|LessThan0~31_cout  = CARRY((\ALUMux|out[15]~62_combout  & (\ForwardAMux|out[15]~20_combout  & !\ALU|LessThan0~29_cout )) # (!\ALUMux|out[15]~62_combout  & ((\ForwardAMux|out[15]~20_combout ) # (!\ALU|LessThan0~29_cout ))))

	.dataa(\ALUMux|out[15]~62_combout ),
	.datab(\ForwardAMux|out[15]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~31 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneive_lcell_comb \ALU|LessThan0~33 (
// Equation(s):
// \ALU|LessThan0~33_cout  = CARRY((\ForwardAMux|out[16]~19_combout  & (\ALUMux|out[16]~54_combout  & !\ALU|LessThan0~31_cout )) # (!\ForwardAMux|out[16]~19_combout  & ((\ALUMux|out[16]~54_combout ) # (!\ALU|LessThan0~31_cout ))))

	.dataa(\ForwardAMux|out[16]~19_combout ),
	.datab(\ALUMux|out[16]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~33 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneive_lcell_comb \ALU|LessThan0~35 (
// Equation(s):
// \ALU|LessThan0~35_cout  = CARRY((\ALUMux|out[17]~55_combout  & (\ForwardAMux|out[17]~18_combout  & !\ALU|LessThan0~33_cout )) # (!\ALUMux|out[17]~55_combout  & ((\ForwardAMux|out[17]~18_combout ) # (!\ALU|LessThan0~33_cout ))))

	.dataa(\ALUMux|out[17]~55_combout ),
	.datab(\ForwardAMux|out[17]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~35 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneive_lcell_comb \ALU|LessThan0~37 (
// Equation(s):
// \ALU|LessThan0~37_cout  = CARRY((\ALUMux|out[18]~56_combout  & ((!\ALU|LessThan0~35_cout ) # (!\ForwardAMux|out[18]~17_combout ))) # (!\ALUMux|out[18]~56_combout  & (!\ForwardAMux|out[18]~17_combout  & !\ALU|LessThan0~35_cout )))

	.dataa(\ALUMux|out[18]~56_combout ),
	.datab(\ForwardAMux|out[18]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~37 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \ALU|LessThan0~39 (
// Equation(s):
// \ALU|LessThan0~39_cout  = CARRY((\ALUMux|out[19]~57_combout  & (\ForwardAMux|out[19]~16_combout  & !\ALU|LessThan0~37_cout )) # (!\ALUMux|out[19]~57_combout  & ((\ForwardAMux|out[19]~16_combout ) # (!\ALU|LessThan0~37_cout ))))

	.dataa(\ALUMux|out[19]~57_combout ),
	.datab(\ForwardAMux|out[19]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~39 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneive_lcell_comb \ALU|LessThan0~41 (
// Equation(s):
// \ALU|LessThan0~41_cout  = CARRY((\ForwardAMux|out[20]~15_combout  & (\ALUMux|out[20]~58_combout  & !\ALU|LessThan0~39_cout )) # (!\ForwardAMux|out[20]~15_combout  & ((\ALUMux|out[20]~58_combout ) # (!\ALU|LessThan0~39_cout ))))

	.dataa(\ForwardAMux|out[20]~15_combout ),
	.datab(\ALUMux|out[20]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \ALU|LessThan0~43 (
// Equation(s):
// \ALU|LessThan0~43_cout  = CARRY((\ALUMux|out[21]~59_combout  & (\ForwardAMux|out[21]~14_combout  & !\ALU|LessThan0~41_cout )) # (!\ALUMux|out[21]~59_combout  & ((\ForwardAMux|out[21]~14_combout ) # (!\ALU|LessThan0~41_cout ))))

	.dataa(\ALUMux|out[21]~59_combout ),
	.datab(\ForwardAMux|out[21]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~43 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \ALU|LessThan0~45 (
// Equation(s):
// \ALU|LessThan0~45_cout  = CARRY((\ALUMux|out[22]~60_combout  & ((!\ALU|LessThan0~43_cout ) # (!\ForwardAMux|out[22]~13_combout ))) # (!\ALUMux|out[22]~60_combout  & (!\ForwardAMux|out[22]~13_combout  & !\ALU|LessThan0~43_cout )))

	.dataa(\ALUMux|out[22]~60_combout ),
	.datab(\ForwardAMux|out[22]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~45 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneive_lcell_comb \ALU|LessThan0~47 (
// Equation(s):
// \ALU|LessThan0~47_cout  = CARRY((\ForwardAMux|out[23]~12_combout  & ((!\ALU|LessThan0~45_cout ) # (!\ALUMux|out[23]~61_combout ))) # (!\ForwardAMux|out[23]~12_combout  & (!\ALUMux|out[23]~61_combout  & !\ALU|LessThan0~45_cout )))

	.dataa(\ForwardAMux|out[23]~12_combout ),
	.datab(\ALUMux|out[23]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~47 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneive_lcell_comb \ALU|LessThan0~49 (
// Equation(s):
// \ALU|LessThan0~49_cout  = CARRY((\ALUMux|out[24]~38_combout  & ((!\ALU|LessThan0~47_cout ) # (!\ForwardAMux|out[24]~11_combout ))) # (!\ALUMux|out[24]~38_combout  & (!\ForwardAMux|out[24]~11_combout  & !\ALU|LessThan0~47_cout )))

	.dataa(\ALUMux|out[24]~38_combout ),
	.datab(\ForwardAMux|out[24]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~49 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneive_lcell_comb \ALU|LessThan0~51 (
// Equation(s):
// \ALU|LessThan0~51_cout  = CARRY((\ForwardAMux|out[25]~10_combout  & ((!\ALU|LessThan0~49_cout ) # (!\ALUMux|out[25]~36_combout ))) # (!\ForwardAMux|out[25]~10_combout  & (!\ALUMux|out[25]~36_combout  & !\ALU|LessThan0~49_cout )))

	.dataa(\ForwardAMux|out[25]~10_combout ),
	.datab(\ALUMux|out[25]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneive_lcell_comb \ALU|LessThan0~53 (
// Equation(s):
// \ALU|LessThan0~53_cout  = CARRY((\ForwardAMux|out[26]~9_combout  & (\ALUMux|out[26]~34_combout  & !\ALU|LessThan0~51_cout )) # (!\ForwardAMux|out[26]~9_combout  & ((\ALUMux|out[26]~34_combout ) # (!\ALU|LessThan0~51_cout ))))

	.dataa(\ForwardAMux|out[26]~9_combout ),
	.datab(\ALUMux|out[26]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~53 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \ALU|LessThan0~55 (
// Equation(s):
// \ALU|LessThan0~55_cout  = CARRY((\ForwardAMux|out[27]~8_combout  & ((!\ALU|LessThan0~53_cout ) # (!\ALUMux|out[27]~32_combout ))) # (!\ForwardAMux|out[27]~8_combout  & (!\ALUMux|out[27]~32_combout  & !\ALU|LessThan0~53_cout )))

	.dataa(\ForwardAMux|out[27]~8_combout ),
	.datab(\ALUMux|out[27]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \ALU|LessThan0~57 (
// Equation(s):
// \ALU|LessThan0~57_cout  = CARRY((\ForwardAMux|out[28]~7_combout  & (\ALUMux|out[28]~30_combout  & !\ALU|LessThan0~55_cout )) # (!\ForwardAMux|out[28]~7_combout  & ((\ALUMux|out[28]~30_combout ) # (!\ALU|LessThan0~55_cout ))))

	.dataa(\ForwardAMux|out[28]~7_combout ),
	.datab(\ALUMux|out[28]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~57 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \ALU|LessThan0~59 (
// Equation(s):
// \ALU|LessThan0~59_cout  = CARRY((\ALUMux|out[29]~28_combout  & (\ForwardAMux|out[29]~6_combout  & !\ALU|LessThan0~57_cout )) # (!\ALUMux|out[29]~28_combout  & ((\ForwardAMux|out[29]~6_combout ) # (!\ALU|LessThan0~57_cout ))))

	.dataa(\ALUMux|out[29]~28_combout ),
	.datab(\ForwardAMux|out[29]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~59 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \ALU|LessThan0~61 (
// Equation(s):
// \ALU|LessThan0~61_cout  = CARRY((\ALUMux|out[30]~25_combout  & ((!\ALU|LessThan0~59_cout ) # (!\ForwardAMux|out[30]~5_combout ))) # (!\ALUMux|out[30]~25_combout  & (!\ForwardAMux|out[30]~5_combout  & !\ALU|LessThan0~59_cout )))

	.dataa(\ALUMux|out[30]~25_combout ),
	.datab(\ForwardAMux|out[30]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~61 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \ALU|LessThan0~62 (
// Equation(s):
// \ALU|LessThan0~62_combout  = (\ForwardAMux|out[31]~4_combout  & (\ALU|LessThan0~61_cout  & \ALUMux|out[31]~23_combout )) # (!\ForwardAMux|out[31]~4_combout  & ((\ALU|LessThan0~61_cout ) # (\ALUMux|out[31]~23_combout )))

	.dataa(\ForwardAMux|out[31]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUMux|out[31]~23_combout ),
	.cin(\ALU|LessThan0~61_cout ),
	.combout(\ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan0~62 .lut_mask = 16'hF550;
defparam \ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \ALU|O_out~3 (
// Equation(s):
// \ALU|O_out~3_combout  = (ALUFunctionEM[0] & ((\ALU|LessThan0~62_combout ))) # (!ALUFunctionEM[0] & (\ALU|LessThan1~62_combout ))

	.dataa(ALUFunctionEM[0]),
	.datab(gnd),
	.datac(\ALU|LessThan1~62_combout ),
	.datad(\ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\ALU|O_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~3 .lut_mask = 16'hFA50;
defparam \ALU|O_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \ALU|O_out~5 (
// Equation(s):
// \ALU|O_out~5_combout  = (\ForwardAMux|out[0]~2_combout  & ((\ALU|O_out~0_combout ) # ((\ALU|O_out~4_combout  & \ALU|O_out~3_combout )))) # (!\ForwardAMux|out[0]~2_combout  & (((\ALU|O_out~4_combout  & \ALU|O_out~3_combout ))))

	.dataa(\ForwardAMux|out[0]~2_combout ),
	.datab(\ALU|O_out~0_combout ),
	.datac(\ALU|O_out~4_combout ),
	.datad(\ALU|O_out~3_combout ),
	.cin(gnd),
	.combout(\ALU|O_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~5 .lut_mask = 16'hF888;
defparam \ALU|O_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \ALU|Add0~132 (
// Equation(s):
// \ALU|Add0~132_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~2_combout )))) # (!\ALU|Equal2~0_combout  & ((\ALU|O_out~2_combout ) # ((\ALU|O_out~5_combout ))))

	.dataa(\ALU|O_out~2_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|O_out~5_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~132 .lut_mask = 16'hCFCA;
defparam \ALU|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneive_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = (!\reset~input_o  & ((\JumpEM~q  & ((\ALU|Add0~132_combout ))) # (!\JumpEM~q  & (NextPCEM[0]))))

	.dataa(NextPCEM[0]),
	.datab(\JumpEM~q ),
	.datac(\reset~input_o ),
	.datad(\ALU|Add0~132_combout ),
	.cin(gnd),
	.combout(\PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC~13 .lut_mask = 16'h0E02;
defparam \PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \PC[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \NextPCID[0]~feeder (
// Equation(s):
// \NextPCID[0]~feeder_combout  = PC[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\NextPCID[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NextPCID[0]~feeder .lut_mask = 16'hFF00;
defparam \NextPCID[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \NextPCID[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPCID[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[0] .is_wysiwyg = "true";
defparam \NextPCID[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneive_lcell_comb \NextPCEM[0]~feeder (
// Equation(s):
// \NextPCEM[0]~feeder_combout  = NextPCID[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(NextPCID[0]),
	.cin(gnd),
	.combout(\NextPCEM[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NextPCEM[0]~feeder .lut_mask = 16'hFF00;
defparam \NextPCEM[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \NextPCEM[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPCEM[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[0] .is_wysiwyg = "true";
defparam \NextPCEM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N31
dffeas \NextPCWB[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCEM[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[0]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[0] .is_wysiwyg = "true";
defparam \NextPCWB[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \ALUResultWB[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[0] .is_wysiwyg = "true";
defparam \ALUResultWB[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \serial_in[0]~input (
	.i(serial_in[0]),
	.ibar(gnd),
	.o(\serial_in[0]~input_o ));
// synopsys translate_off
defparam \serial_in[0]~input .bus_hold = "false";
defparam \serial_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N15
cycloneive_io_ibuf \serial_valid_in~input (
	.i(serial_valid_in),
	.ibar(gnd),
	.o(\serial_valid_in~input_o ));
// synopsys translate_off
defparam \serial_valid_in~input .bus_hold = "false";
defparam \serial_valid_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \serial_ready_in~input (
	.i(serial_ready_in),
	.ibar(gnd),
	.o(\serial_ready_in~input_o ));
// synopsys translate_off
defparam \serial_ready_in~input .bus_hold = "false";
defparam \serial_ready_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \DataMemory|Selector31~0 (
// Equation(s):
// \DataMemory|Selector31~0_combout  = (\ALU|Add0~15_combout  & ((\serial_ready_in~input_o ))) # (!\ALU|Add0~15_combout  & (\serial_valid_in~input_o ))

	.dataa(\serial_valid_in~input_o ),
	.datab(gnd),
	.datac(\serial_ready_in~input_o ),
	.datad(\ALU|Add0~15_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector31~0 .lut_mask = 16'hF0AA;
defparam \DataMemory|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \DataMemory|Selector31~1 (
// Equation(s):
// \DataMemory|Selector31~1_combout  = (\ALU|Add0~10_combout  & (!\ALU|Add0~15_combout  & (\serial_in[0]~input_o ))) # (!\ALU|Add0~10_combout  & (((\DataMemory|Selector31~0_combout ))))

	.dataa(\ALU|Add0~15_combout ),
	.datab(\ALU|Add0~10_combout ),
	.datac(\serial_in[0]~input_o ),
	.datad(\DataMemory|Selector31~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector31~1 .lut_mask = 16'h7340;
defparam \DataMemory|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \DataMemory|Selector31~2 (
// Equation(s):
// \DataMemory|Selector31~2_combout  = (\DataMemory|Equal1~5_combout  & ((\ALU|Add0~75_combout  & (\DataMemory|Selector31~1_combout )) # (!\ALU|Add0~75_combout  & ((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\DataMemory|Equal1~5_combout ),
	.datab(\DataMemory|Selector31~1_combout ),
	.datac(\ALU|Add0~75_combout ),
	.datad(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\DataMemory|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector31~2 .lut_mask = 16'h8A80;
defparam \DataMemory|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \DataMemory|Selector31~3 (
// Equation(s):
// \DataMemory|Selector31~3_combout  = (\DataMemory|Selector31~2_combout ) # ((\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  & \DataMemory|Equal0~6_combout ))

	.dataa(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(\DataMemory|Equal0~6_combout ),
	.datad(\DataMemory|Selector31~2_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector31~3 .lut_mask = 16'hFFA0;
defparam \DataMemory|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \MemoryShifterOutWB[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector31~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[0] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneive_lcell_comb \RegFileWriteMux|out[0]~0 (
// Equation(s):
// \RegFileWriteMux|out[0]~0_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[0]))) # (!\MemoryToRegWB~q  & (ALUResultWB[0]))))

	.dataa(\MemoryToRegWB~q ),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(ALUResultWB[0]),
	.datad(MemoryShifterOutWB[0]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[0]~0 .lut_mask = 16'h3210;
defparam \RegFileWriteMux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneive_lcell_comb \RegFileWriteMux|out[0]~1 (
// Equation(s):
// \RegFileWriteMux|out[0]~1_combout  = (\RegFileWriteMux|out[0]~0_combout ) # ((\WriteRegFromPC_WB~q  & NextPCWB[0]))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(NextPCWB[0]),
	.datad(\RegFileWriteMux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[0]~1 .lut_mask = 16'hFFC0;
defparam \RegFileWriteMux|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \RegisterFile|registers[10][0] (
// Equation(s):
// \RegisterFile|registers[10][0]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & (\RegFileWriteMux|out[0]~1_combout )) # (!GLOBAL(\RegisterFile|Decoder0~0clkctrl_outclk ) & ((\RegisterFile|registers[10][0]~combout )))))

	.dataa(\RegFileWriteMux|out[0]~1_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|Decoder0~0clkctrl_outclk ),
	.datad(\RegisterFile|registers[10][0]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[10][0]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[10][0] .lut_mask = 16'h2320;
defparam \RegisterFile|registers[10][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \RegisterFile|registers[8][0] (
// Equation(s):
// \RegisterFile|registers[8][0]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & (\RegFileWriteMux|out[0]~1_combout )) # (!GLOBAL(\RegisterFile|Decoder0~1clkctrl_outclk ) & ((\RegisterFile|registers[8][0]~combout )))))

	.dataa(\RegFileWriteMux|out[0]~1_combout ),
	.datab(\reset~input_o ),
	.datac(\RegisterFile|registers[8][0]~combout ),
	.datad(\RegisterFile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[8][0]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[8][0] .lut_mask = 16'h2230;
defparam \RegisterFile|registers[8][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \RegisterFile|Mux63~0 (
// Equation(s):
// \RegisterFile|Mux63~0_combout  = (CurrentInstructionID[17] & (\RegisterFile|registers[10][0]~combout )) # (!CurrentInstructionID[17] & ((\RegisterFile|registers[8][0]~combout )))

	.dataa(CurrentInstructionID[17]),
	.datab(\RegisterFile|registers[10][0]~combout ),
	.datac(gnd),
	.datad(\RegisterFile|registers[8][0]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux63~0 .lut_mask = 16'hDD88;
defparam \RegisterFile|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N25
dffeas \RegisterFile|reg_2_out[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!CurrentInstructionID[17]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_2_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_2_out[0] .is_wysiwyg = "true";
defparam \RegisterFile|reg_2_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N17
dffeas \ReadData2EM[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_2_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData2EM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData2EM[0] .is_wysiwyg = "true";
defparam \ReadData2EM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneive_lcell_comb \ForwardBMux|out[0]~2 (
// Equation(s):
// \ForwardBMux|out[0]~2_combout  = (\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[0]~1_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[0])))

	.dataa(\RegFileWriteMux|out[0]~1_combout ),
	.datab(gnd),
	.datac(ReadData2EM[0]),
	.datad(\ForwardingUnit|ForwardB~2_combout ),
	.cin(gnd),
	.combout(\ForwardBMux|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardBMux|out[0]~2 .lut_mask = 16'hAAF0;
defparam \ForwardBMux|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneive_io_ibuf \serial_in[1]~input (
	.i(serial_in[1]),
	.ibar(gnd),
	.o(\serial_in[1]~input_o ));
// synopsys translate_off
defparam \serial_in[1]~input .bus_hold = "false";
defparam \serial_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[1]~3 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[1]~3_combout  = (\DataMemory|Equal1~5_combout  & ((\serial_in[1]~input_o ) # ((!\ALU|Add0~75_combout )))) # (!\DataMemory|Equal1~5_combout  & (\serial_in[1]~input_o  & ((!\DataMemory|Equal0~6_combout ))))

	.dataa(\DataMemory|Equal1~5_combout ),
	.datab(\serial_in[1]~input_o ),
	.datac(\ALU|Add0~75_combout ),
	.datad(\DataMemory|Equal0~6_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[1]~3 .lut_mask = 16'h8ACE;
defparam \MemoryShifter|MemoryShifterOut[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[1]~4 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[1]~4_combout  = (\MemoryShifterOutWB[3]~3_combout  & ((\MemoryShifter|MemoryShifterOut[1]~3_combout  & ((\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ))) # (!\MemoryShifter|MemoryShifterOut[1]~3_combout  & 
// (\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 )))) # (!\MemoryShifterOutWB[3]~3_combout  & (((\MemoryShifter|MemoryShifterOut[1]~3_combout ))))

	.dataa(\DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\MemoryShifterOutWB[3]~3_combout ),
	.datad(\MemoryShifter|MemoryShifterOut[1]~3_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[1]~4 .lut_mask = 16'hCFA0;
defparam \MemoryShifter|MemoryShifterOut[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneive_lcell_comb \MemoryShifter|MemoryShifterOut[1]~5 (
// Equation(s):
// \MemoryShifter|MemoryShifterOut[1]~5_combout  = (\MemoryShifter|MemoryShifterOut[1]~4_combout  & !\MemoryShifterOutWB[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemoryShifter|MemoryShifterOut[1]~4_combout ),
	.datad(\MemoryShifterOutWB[3]~2_combout ),
	.cin(gnd),
	.combout(\MemoryShifter|MemoryShifterOut[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryShifter|MemoryShifterOut[1]~5 .lut_mask = 16'h00F0;
defparam \MemoryShifter|MemoryShifterOut[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N1
dffeas \MemoryShifterOutWB[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemoryShifter|MemoryShifterOut[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[1] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N29
dffeas \ALUResultWB[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ALU|Add0~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[1] .is_wysiwyg = "true";
defparam \ALUResultWB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
cycloneive_lcell_comb \RegFileWriteMux|out[1]~4 (
// Equation(s):
// \RegFileWriteMux|out[1]~4_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[1])) # (!\MemoryToRegWB~q  & ((ALUResultWB[1])))))

	.dataa(\MemoryToRegWB~q ),
	.datab(MemoryShifterOutWB[1]),
	.datac(ALUResultWB[1]),
	.datad(\WriteRegFromPC_WB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[1]~4 .lut_mask = 16'h00D8;
defparam \RegFileWriteMux|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
cycloneive_lcell_comb \RegFileWriteMux|out[1]~5 (
// Equation(s):
// \RegFileWriteMux|out[1]~5_combout  = (\RegFileWriteMux|out[1]~4_combout ) # ((\WriteRegFromPC_WB~q  & NextPCWB[1]))

	.dataa(gnd),
	.datab(\WriteRegFromPC_WB~q ),
	.datac(NextPCWB[1]),
	.datad(\RegFileWriteMux|out[1]~4_combout ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[1]~5 .lut_mask = 16'hFFC0;
defparam \RegFileWriteMux|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \RegisterFile|registers[20][1] (
// Equation(s):
// \RegisterFile|registers[20][1]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[1]~5_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][1]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[1]~5_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][1]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][1]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][1] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \RegisterFile|Mux30~0 (
// Equation(s):
// \RegisterFile|Mux30~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][1]~combout )

	.dataa(CurrentInstructionID[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][1]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux30~0 .lut_mask = 16'hAA00;
defparam \RegisterFile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \RegisterFile|reg_1_out[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[1] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N9
dffeas \ReadData1EM[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[1] .is_wysiwyg = "true";
defparam \ReadData1EM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
cycloneive_lcell_comb \ForwardAMux|out[1]~1 (
// Equation(s):
// \ForwardAMux|out[1]~1_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[1]~5_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[1])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[1]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[1]),
	.datad(\RegFileWriteMux|out[1]~5_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[1]~1 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \ALU|Add0~133 (
// Equation(s):
// \ALU|Add0~133_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ALUMux|out[1]~53_combout ) # (\ForwardAMux|out[1]~1_combout ))))) # (!ALUFunctionEM[0] & ((ALUFunctionEM[1] & (\ALUMux|out[1]~53_combout  $ (\ForwardAMux|out[1]~1_combout ))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[1]~53_combout  & \ForwardAMux|out[1]~1_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(ALUFunctionEM[0]),
	.datac(\ALUMux|out[1]~53_combout ),
	.datad(\ForwardAMux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~133 .lut_mask = 16'h5668;
defparam \ALU|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \ALU|Add0~134 (
// Equation(s):
// \ALU|Add0~134_combout  = (\ALU|Equal3~0_combout  & ((\ALU|Add0~133_combout ) # ((\ALU|O_out~0_combout  & \ForwardAMux|out[1]~1_combout )))) # (!\ALU|Equal3~0_combout  & (\ALU|O_out~0_combout  & ((\ForwardAMux|out[1]~1_combout ))))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|O_out~0_combout ),
	.datac(\ALU|Add0~133_combout ),
	.datad(\ForwardAMux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~134 .lut_mask = 16'hECA0;
defparam \ALU|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \ALU|Add0~135 (
// Equation(s):
// \ALU|Add0~135_combout  = (\ALU|Equal2~0_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~134_combout )))

	.dataa(gnd),
	.datab(\ALU|Equal2~0_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(\ALU|Add0~134_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~135 .lut_mask = 16'hF3C0;
defparam \ALU|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \DataMemory|data_seg|mem0~0 (
// Equation(s):
// \DataMemory|data_seg|mem0~0_combout  = (\MemoryWE_EM~q  & (!\reset~input_o  & (!\ALU|Add0~135_combout  & !\ALU|Add0~132_combout )))

	.dataa(\MemoryWE_EM~q ),
	.datab(\reset~input_o ),
	.datac(\ALU|Add0~135_combout ),
	.datad(\ALU|Add0~132_combout ),
	.cin(gnd),
	.combout(\DataMemory|data_seg|mem0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|data_seg|mem0~0 .lut_mask = 16'h0002;
defparam \DataMemory|data_seg|mem0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \DataMemory|data_seg|mem0~1 (
// Equation(s):
// \DataMemory|data_seg|mem0~1_combout  = (\DataMemory|Equal0~6_combout  & \DataMemory|data_seg|mem0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMemory|Equal0~6_combout ),
	.datad(\DataMemory|data_seg|mem0~0_combout ),
	.cin(gnd),
	.combout(\DataMemory|data_seg|mem0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|data_seg|mem0~1 .lut_mask = 16'hF000;
defparam \DataMemory|data_seg|mem0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneive_lcell_comb \DataMemory|Selector7~0 (
// Equation(s):
// \DataMemory|Selector7~0_combout  = (\DataMemory|Equal0~6_combout  & ((\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|Equal0~6_combout  & (((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0  & \DataMemory|Equal1~6_combout ))))

	.dataa(\DataMemory|Equal0~6_combout ),
	.datab(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ),
	.datac(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector7~0 .lut_mask = 16'hF888;
defparam \DataMemory|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \MemoryShifterOutWB[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[24]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[24] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneive_lcell_comb \RegFileWriteMux|out[24]~15 (
// Equation(s):
// \RegFileWriteMux|out[24]~15_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & ((MemoryShifterOutWB[24]))) # (!\MemoryToRegWB~q  & (ALUResultWB[24]))))

	.dataa(ALUResultWB[24]),
	.datab(MemoryShifterOutWB[24]),
	.datac(\WriteRegFromPC_WB~q ),
	.datad(\MemoryToRegWB~q ),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[24]~15 .lut_mask = 16'h0C0A;
defparam \RegFileWriteMux|out[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_lcell_comb \DataMemory|stack_seg|Selector7~0 (
// Equation(s):
// \DataMemory|stack_seg|Selector7~0_combout  = (\RegFileWriteMux|out[24]~15_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~44_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(\RegFileWriteMux|out[24]~15_combout ),
	.datad(\Add2~44_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector7~0 .lut_mask = 16'hFAF0;
defparam \DataMemory|stack_seg|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneive_lcell_comb \RegisterFile|registers[20][24] (
// Equation(s):
// \RegisterFile|registers[20][24]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\DataMemory|stack_seg|Selector7~0_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & 
// (\RegisterFile|registers[20][24]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[20][24]~combout ),
	.datac(\DataMemory|stack_seg|Selector7~0_combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][24]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][24] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[20][24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneive_lcell_comb \RegisterFile|Mux7~0 (
// Equation(s):
// \RegisterFile|Mux7~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][24]~combout )

	.dataa(gnd),
	.datab(CurrentInstructionID[23]),
	.datac(gnd),
	.datad(\RegisterFile|registers[20][24]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux7~0 .lut_mask = 16'hCC00;
defparam \RegisterFile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N15
dffeas \RegisterFile|reg_1_out[24] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[24] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N31
dffeas \ReadData1EM[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[24] .is_wysiwyg = "true";
defparam \ReadData1EM[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneive_lcell_comb \ForwardAMux|out[24]~11 (
// Equation(s):
// \ForwardAMux|out[24]~11_combout  = (\RegWriteEnableWB~q  & ((\ForwardingUnit|Equal2~0_combout  & ((\DataMemory|stack_seg|Selector7~0_combout ))) # (!\ForwardingUnit|Equal2~0_combout  & (ReadData1EM[24])))) # (!\RegWriteEnableWB~q  & (((ReadData1EM[24]))))

	.dataa(\RegWriteEnableWB~q ),
	.datab(\ForwardingUnit|Equal2~0_combout ),
	.datac(ReadData1EM[24]),
	.datad(\DataMemory|stack_seg|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[24]~11 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \ALU|Add0~77 (
// Equation(s):
// \ALU|Add0~77_combout  = (\ForwardAMux|out[24]~11_combout  & (ALUFunctionEM[1] $ (((ALUFunctionEM[0]) # (\ALUMux|out[24]~38_combout ))))) # (!\ForwardAMux|out[24]~11_combout  & ((ALUFunctionEM[1] & (ALUFunctionEM[0] $ (\ALUMux|out[24]~38_combout ))) # 
// (!ALUFunctionEM[1] & (ALUFunctionEM[0] & \ALUMux|out[24]~38_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ForwardAMux|out[24]~11_combout ),
	.datac(ALUFunctionEM[0]),
	.datad(\ALUMux|out[24]~38_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~77 .lut_mask = 16'h5668;
defparam \ALU|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \ALU|Add0~76 (
// Equation(s):
// \ALU|Add0~76_combout  = (\ALU|Equal2~0_combout  & (((\ALU|Add0~59_combout )))) # (!\ALU|Equal2~0_combout  & (\ForwardAMux|out[24]~11_combout  & ((\ALU|O_out~0_combout ))))

	.dataa(\ALU|Equal2~0_combout ),
	.datab(\ForwardAMux|out[24]~11_combout ),
	.datac(\ALU|Add0~59_combout ),
	.datad(\ALU|O_out~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~76 .lut_mask = 16'hE4A0;
defparam \ALU|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \ALU|Add0~78 (
// Equation(s):
// \ALU|Add0~78_combout  = (\ALU|Add0~76_combout ) # ((\ALU|Equal3~0_combout  & (\ALU|Add0~77_combout  & !\ALU|Equal2~0_combout )))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|Add0~77_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~76_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~78 .lut_mask = 16'hFF08;
defparam \ALU|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \DataMemory|Equal0~0 (
// Equation(s):
// \DataMemory|Equal0~0_combout  = (!\ALU|Add0~78_combout  & (!\ALU|Add0~81_combout  & (!\ALU|Add0~84_combout  & !\ALU|Add0~87_combout )))

	.dataa(\ALU|Add0~78_combout ),
	.datab(\ALU|Add0~81_combout ),
	.datac(\ALU|Add0~84_combout ),
	.datad(\ALU|Add0~87_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~0 .lut_mask = 16'h0001;
defparam \DataMemory|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N30
cycloneive_lcell_comb \DataMemory|Equal0~2 (
// Equation(s):
// \DataMemory|Equal0~2_combout  = (!\ALU|Add0~108_combout  & (!\ALU|Add0~116_combout  & (!\ALU|Add0~104_combout  & !\ALU|Add0~112_combout )))

	.dataa(\ALU|Add0~108_combout ),
	.datab(\ALU|Add0~116_combout ),
	.datac(\ALU|Add0~104_combout ),
	.datad(\ALU|Add0~112_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~2 .lut_mask = 16'h0001;
defparam \DataMemory|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \DataMemory|Equal0~1 (
// Equation(s):
// \DataMemory|Equal0~1_combout  = (!\ALU|Add0~94_combout  & (\ALU|Add0~97_combout  & !\ALU|Add0~100_combout ))

	.dataa(\ALU|Add0~94_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~97_combout ),
	.datad(\ALU|Add0~100_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~1 .lut_mask = 16'h0050;
defparam \DataMemory|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneive_lcell_comb \DataMemory|Equal0~3 (
// Equation(s):
// \DataMemory|Equal0~3_combout  = (!\ALU|Add0~131_combout  & (!\ALU|Add0~18_combout  & (!\ALU|Add0~120_combout  & !\ALU|Add0~124_combout )))

	.dataa(\ALU|Add0~131_combout ),
	.datab(\ALU|Add0~18_combout ),
	.datac(\ALU|Add0~120_combout ),
	.datad(\ALU|Add0~124_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~3 .lut_mask = 16'h0001;
defparam \DataMemory|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \DataMemory|Equal0~4 (
// Equation(s):
// \DataMemory|Equal0~4_combout  = (!\ALU|Add0~17_combout  & (!\ALU|Add0~128_combout  & (!\ALU|Add0~130_combout  & \DataMemory|Equal0~3_combout )))

	.dataa(\ALU|Add0~17_combout ),
	.datab(\ALU|Add0~128_combout ),
	.datac(\ALU|Add0~130_combout ),
	.datad(\DataMemory|Equal0~3_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~4 .lut_mask = 16'h0100;
defparam \DataMemory|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \DataMemory|Equal0~5 (
// Equation(s):
// \DataMemory|Equal0~5_combout  = (\DataMemory|Equal0~4_combout  & (((!\ALU|Add0~71_combout  & !\ALU|Add0~73_combout )) # (!\ALU|Equal2~0_combout )))

	.dataa(\ALU|Add0~71_combout ),
	.datab(\ALU|Add0~73_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\DataMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~5 .lut_mask = 16'h1F00;
defparam \DataMemory|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \DataMemory|Equal0~6 (
// Equation(s):
// \DataMemory|Equal0~6_combout  = (\DataMemory|Equal0~0_combout  & (\DataMemory|Equal0~2_combout  & (\DataMemory|Equal0~1_combout  & \DataMemory|Equal0~5_combout )))

	.dataa(\DataMemory|Equal0~0_combout ),
	.datab(\DataMemory|Equal0~2_combout ),
	.datac(\DataMemory|Equal0~1_combout ),
	.datad(\DataMemory|Equal0~5_combout ),
	.cin(gnd),
	.combout(\DataMemory|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Equal0~6 .lut_mask = 16'h8000;
defparam \DataMemory|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N4
cycloneive_lcell_comb \DataMemory|Selector0~0 (
// Equation(s):
// \DataMemory|Selector0~0_combout  = (\DataMemory|Equal0~6_combout  & ((\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ) # ((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  & \DataMemory|Equal1~6_combout )))) # 
// (!\DataMemory|Equal0~6_combout  & (((\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  & \DataMemory|Equal1~6_combout ))))

	.dataa(\DataMemory|Equal0~6_combout ),
	.datab(\DataMemory|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\DataMemory|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\DataMemory|Equal1~6_combout ),
	.cin(gnd),
	.combout(\DataMemory|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|Selector0~0 .lut_mask = 16'hF888;
defparam \DataMemory|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N5
dffeas \MemoryShifterOutWB[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MemoryShifterOutWB[31]),
	.prn(vcc));
// synopsys translate_off
defparam \MemoryShifterOutWB[31] .is_wysiwyg = "true";
defparam \MemoryShifterOutWB[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y16_N31
dffeas \ALUResultWB[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALU|Add0~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUResultWB[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUResultWB[31] .is_wysiwyg = "true";
defparam \ALUResultWB[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
cycloneive_lcell_comb \RegFileWriteMux|out[31]~8 (
// Equation(s):
// \RegFileWriteMux|out[31]~8_combout  = (!\WriteRegFromPC_WB~q  & ((\MemoryToRegWB~q  & (MemoryShifterOutWB[31])) # (!\MemoryToRegWB~q  & ((ALUResultWB[31])))))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(\MemoryToRegWB~q ),
	.datac(MemoryShifterOutWB[31]),
	.datad(ALUResultWB[31]),
	.cin(gnd),
	.combout(\RegFileWriteMux|out[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFileWriteMux|out[31]~8 .lut_mask = 16'h5140;
defparam \RegFileWriteMux|out[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_lcell_comb \BranchAddress[31]~58 (
// Equation(s):
// \BranchAddress[31]~58_combout  = JumpAddressEM[29] $ (\BranchAddress[30]~57  $ (ImmediateFunctionTypeMuxOutEM[16]))

	.dataa(gnd),
	.datab(JumpAddressEM[29]),
	.datac(gnd),
	.datad(ImmediateFunctionTypeMuxOutEM[16]),
	.cin(\BranchAddress[30]~57 ),
	.combout(\BranchAddress[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \BranchAddress[31]~58 .lut_mask = 16'hC33C;
defparam \BranchAddress[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \PC[31]~4 (
// Equation(s):
// \PC[31]~4_combout  = (\comb~3_combout  & (\NextPC[31]~58_combout )) # (!\comb~3_combout  & ((\BranchAddress[31]~58_combout )))

	.dataa(\NextPC[31]~58_combout ),
	.datab(\BranchAddress[31]~58_combout ),
	.datac(gnd),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PC[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC[31]~4 .lut_mask = 16'hAACC;
defparam \PC[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \PC[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC[31]~4_combout ),
	.asdata(\ALU|Add0~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\JumpEM~q ),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \NextPC[31]~58 (
// Equation(s):
// \NextPC[31]~58_combout  = \NextPC[30]~57  $ (PC[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[31]),
	.cin(\NextPC[30]~57 ),
	.combout(\NextPC[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \NextPC[31]~58 .lut_mask = 16'h0FF0;
defparam \NextPC[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N29
dffeas \NextPCID[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[31]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[31] .is_wysiwyg = "true";
defparam \NextPCID[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \JumpAddressEM[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(JumpAddressEM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \JumpAddressEM[29] .is_wysiwyg = "true";
defparam \JumpAddressEM[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y13_N29
dffeas \NextPCWB[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(JumpAddressEM[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCWB[31]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCWB[31] .is_wysiwyg = "true";
defparam \NextPCWB[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N28
cycloneive_lcell_comb \Add2~58 (
// Equation(s):
// \Add2~58_combout  = \Add2~57  $ (NextPCWB[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(NextPCWB[31]),
	.cin(\Add2~57 ),
	.combout(\Add2~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~58 .lut_mask = 16'h0FF0;
defparam \Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneive_lcell_comb \DataMemory|stack_seg|Selector0~0 (
// Equation(s):
// \DataMemory|stack_seg|Selector0~0_combout  = (\RegFileWriteMux|out[31]~8_combout ) # ((\WriteRegFromPC_WB~q  & \Add2~58_combout ))

	.dataa(\WriteRegFromPC_WB~q ),
	.datab(gnd),
	.datac(\RegFileWriteMux|out[31]~8_combout ),
	.datad(\Add2~58_combout ),
	.cin(gnd),
	.combout(\DataMemory|stack_seg|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|stack_seg|Selector0~0 .lut_mask = 16'hFAF0;
defparam \DataMemory|stack_seg|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
cycloneive_lcell_comb \RegisterFile|registers[20][31] (
// Equation(s):
// \RegisterFile|registers[20][31]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\DataMemory|stack_seg|Selector0~0_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & 
// ((\RegisterFile|registers[20][31]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\DataMemory|stack_seg|Selector0~0_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][31]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][31]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][31] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
cycloneive_lcell_comb \RegisterFile|Mux0~0 (
// Equation(s):
// \RegisterFile|Mux0~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][31]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][31]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux0~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N15
dffeas \RegisterFile|reg_1_out[31] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[31] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N7
dffeas \ReadData1EM[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[31] .is_wysiwyg = "true";
defparam \ReadData1EM[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \ForwardAMux|out[31]~4 (
// Equation(s):
// \ForwardAMux|out[31]~4_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\DataMemory|stack_seg|Selector0~0_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[31])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[31]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[31]),
	.datad(\DataMemory|stack_seg|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[31]~4 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (!ALUFunctionEM[2] & ((ALUFunctionEM[1]) # (\ForwardAMux|out[31]~4_combout  $ (ALUFunctionEM[0]))))

	.dataa(ALUFunctionEM[2]),
	.datab(ALUFunctionEM[1]),
	.datac(\ForwardAMux|out[31]~4_combout ),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h4554;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \ALU|Equal0~8 (
// Equation(s):
// \ALU|Equal0~8_combout  = (!\ForwardAMux|out[26]~9_combout  & (!\ForwardAMux|out[24]~11_combout  & (!\ForwardAMux|out[27]~8_combout  & !\ForwardAMux|out[25]~10_combout )))

	.dataa(\ForwardAMux|out[26]~9_combout ),
	.datab(\ForwardAMux|out[24]~11_combout ),
	.datac(\ForwardAMux|out[27]~8_combout ),
	.datad(\ForwardAMux|out[25]~10_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~8 .lut_mask = 16'h0001;
defparam \ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \ALU|Equal0~9 (
// Equation(s):
// \ALU|Equal0~9_combout  = (!\ForwardAMux|out[28]~7_combout  & (!\ForwardAMux|out[29]~6_combout  & (!\ForwardAMux|out[30]~5_combout  & \ALU|Equal0~8_combout )))

	.dataa(\ForwardAMux|out[28]~7_combout ),
	.datab(\ForwardAMux|out[29]~6_combout ),
	.datac(\ForwardAMux|out[30]~5_combout ),
	.datad(\ALU|Equal0~8_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~9 .lut_mask = 16'h0100;
defparam \ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneive_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = (!\ForwardAMux|out[3]~3_combout  & (!\ForwardAMux|out[0]~2_combout  & (!\ForwardAMux|out[1]~1_combout  & !\ForwardAMux|out[2]~0_combout )))

	.dataa(\ForwardAMux|out[3]~3_combout ),
	.datab(\ForwardAMux|out[0]~2_combout ),
	.datac(\ForwardAMux|out[1]~1_combout ),
	.datad(\ForwardAMux|out[2]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \ALU|Equal0~1 (
// Equation(s):
// \ALU|Equal0~1_combout  = (!\ForwardAMux|out[13]~22_combout  & (!\ForwardAMux|out[15]~20_combout  & (!\ForwardAMux|out[14]~21_combout  & !\ForwardAMux|out[16]~19_combout )))

	.dataa(\ForwardAMux|out[13]~22_combout ),
	.datab(\ForwardAMux|out[15]~20_combout ),
	.datac(\ForwardAMux|out[14]~21_combout ),
	.datad(\ForwardAMux|out[16]~19_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \ALU|Equal0~2 (
// Equation(s):
// \ALU|Equal0~2_combout  = (!\ForwardAMux|out[12]~23_combout  & (!\ForwardAMux|out[11]~24_combout  & (!\ForwardAMux|out[9]~26_combout  & !\ForwardAMux|out[10]~25_combout )))

	.dataa(\ForwardAMux|out[12]~23_combout ),
	.datab(\ForwardAMux|out[11]~24_combout ),
	.datac(\ForwardAMux|out[9]~26_combout ),
	.datad(\ForwardAMux|out[10]~25_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~2 .lut_mask = 16'h0001;
defparam \ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \ALU|Equal0~3 (
// Equation(s):
// \ALU|Equal0~3_combout  = (!\ForwardAMux|out[6]~29_combout  & (!\ForwardAMux|out[5]~30_combout  & (!\ForwardAMux|out[7]~28_combout  & !\ForwardAMux|out[8]~27_combout )))

	.dataa(\ForwardAMux|out[6]~29_combout ),
	.datab(\ForwardAMux|out[5]~30_combout ),
	.datac(\ForwardAMux|out[7]~28_combout ),
	.datad(\ForwardAMux|out[8]~27_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~3 .lut_mask = 16'h0001;
defparam \ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \ALU|Equal0~4 (
// Equation(s):
// \ALU|Equal0~4_combout  = (\ALU|Equal0~0_combout  & (\ALU|Equal0~1_combout  & (\ALU|Equal0~2_combout  & \ALU|Equal0~3_combout )))

	.dataa(\ALU|Equal0~0_combout ),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~4 .lut_mask = 16'h8000;
defparam \ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \ALU|Equal0~5 (
// Equation(s):
// \ALU|Equal0~5_combout  = (!\ForwardAMux|out[19]~16_combout  & (!\ForwardAMux|out[18]~17_combout  & (!\ForwardAMux|out[4]~31_combout  & !\ForwardAMux|out[17]~18_combout )))

	.dataa(\ForwardAMux|out[19]~16_combout ),
	.datab(\ForwardAMux|out[18]~17_combout ),
	.datac(\ForwardAMux|out[4]~31_combout ),
	.datad(\ForwardAMux|out[17]~18_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~5 .lut_mask = 16'h0001;
defparam \ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \ALU|Equal0~6 (
// Equation(s):
// \ALU|Equal0~6_combout  = (!\ForwardAMux|out[22]~13_combout  & (!\ForwardAMux|out[21]~14_combout  & (!\ForwardAMux|out[20]~15_combout  & !\ForwardAMux|out[23]~12_combout )))

	.dataa(\ForwardAMux|out[22]~13_combout ),
	.datab(\ForwardAMux|out[21]~14_combout ),
	.datac(\ForwardAMux|out[20]~15_combout ),
	.datad(\ForwardAMux|out[23]~12_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~6 .lut_mask = 16'h0001;
defparam \ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \ALU|Equal0~7 (
// Equation(s):
// \ALU|Equal0~7_combout  = (\ALU|Equal0~5_combout  & \ALU|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU|Equal0~5_combout ),
	.datad(\ALU|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~7 .lut_mask = 16'hF000;
defparam \ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \ALU|LEZ (
// Equation(s):
// \ALU|LEZ~combout  = (\ForwardAMux|out[31]~4_combout ) # ((\ALU|Equal0~9_combout  & (\ALU|Equal0~4_combout  & \ALU|Equal0~7_combout )))

	.dataa(\ALU|Equal0~9_combout ),
	.datab(\ForwardAMux|out[31]~4_combout ),
	.datac(\ALU|Equal0~4_combout ),
	.datad(\ALU|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ALU|LEZ~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LEZ .lut_mask = 16'hECCC;
defparam \ALU|LEZ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\comb~1_combout ) # ((ALUFunctionEM[1] & (ALUFunctionEM[0] $ (\ALU|LEZ~combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(\comb~1_combout ),
	.datac(ALUFunctionEM[1]),
	.datad(\ALU|LEZ~combout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hDCEC;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ((!ALUFunctionEM[3]) # (!ALUFunctionEM[5])) # (!ALUFunctionEM[4])

	.dataa(ALUFunctionEM[4]),
	.datab(ALUFunctionEM[5]),
	.datac(gnd),
	.datad(ALUFunctionEM[3]),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h77FF;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \ALU|Equal1~5 (
// Equation(s):
// \ALU|Equal1~5_combout  = (\ALUMux|out[29]~28_combout  & (\ForwardAMux|out[29]~6_combout  & (\ForwardAMux|out[28]~7_combout  $ (!\ALUMux|out[28]~30_combout )))) # (!\ALUMux|out[29]~28_combout  & (!\ForwardAMux|out[29]~6_combout  & 
// (\ForwardAMux|out[28]~7_combout  $ (!\ALUMux|out[28]~30_combout ))))

	.dataa(\ALUMux|out[29]~28_combout ),
	.datab(\ForwardAMux|out[28]~7_combout ),
	.datac(\ALUMux|out[28]~30_combout ),
	.datad(\ForwardAMux|out[29]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~5 .lut_mask = 16'h8241;
defparam \ALU|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \ALU|Equal1~1 (
// Equation(s):
// \ALU|Equal1~1_combout  = (\ForwardAMux|out[23]~12_combout  & (\ALUMux|out[23]~61_combout  & (\ForwardAMux|out[22]~13_combout  $ (!\ALUMux|out[22]~60_combout )))) # (!\ForwardAMux|out[23]~12_combout  & (!\ALUMux|out[23]~61_combout  & 
// (\ForwardAMux|out[22]~13_combout  $ (!\ALUMux|out[22]~60_combout ))))

	.dataa(\ForwardAMux|out[23]~12_combout ),
	.datab(\ForwardAMux|out[22]~13_combout ),
	.datac(\ALUMux|out[23]~61_combout ),
	.datad(\ALUMux|out[22]~60_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~1 .lut_mask = 16'h8421;
defparam \ALU|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \ALU|Equal1~2 (
// Equation(s):
// \ALU|Equal1~2_combout  = (\ForwardAMux|out[24]~11_combout  & (\ALUMux|out[24]~38_combout  & (\ALUMux|out[25]~36_combout  $ (!\ForwardAMux|out[25]~10_combout )))) # (!\ForwardAMux|out[24]~11_combout  & (!\ALUMux|out[24]~38_combout  & 
// (\ALUMux|out[25]~36_combout  $ (!\ForwardAMux|out[25]~10_combout ))))

	.dataa(\ForwardAMux|out[24]~11_combout ),
	.datab(\ALUMux|out[24]~38_combout ),
	.datac(\ALUMux|out[25]~36_combout ),
	.datad(\ForwardAMux|out[25]~10_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~2 .lut_mask = 16'h9009;
defparam \ALU|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \ALU|Equal1~3 (
// Equation(s):
// \ALU|Equal1~3_combout  = (\ALUMux|out[27]~32_combout  & (\ForwardAMux|out[27]~8_combout  & (\ForwardAMux|out[26]~9_combout  $ (!\ALUMux|out[26]~34_combout )))) # (!\ALUMux|out[27]~32_combout  & (!\ForwardAMux|out[27]~8_combout  & 
// (\ForwardAMux|out[26]~9_combout  $ (!\ALUMux|out[26]~34_combout ))))

	.dataa(\ALUMux|out[27]~32_combout ),
	.datab(\ForwardAMux|out[27]~8_combout ),
	.datac(\ForwardAMux|out[26]~9_combout ),
	.datad(\ALUMux|out[26]~34_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~3 .lut_mask = 16'h9009;
defparam \ALU|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneive_lcell_comb \ALU|Equal1~0 (
// Equation(s):
// \ALU|Equal1~0_combout  = (\ALUMux|out[21]~59_combout  & (\ForwardAMux|out[21]~14_combout  & (\ForwardAMux|out[20]~15_combout  $ (!\ALUMux|out[20]~58_combout )))) # (!\ALUMux|out[21]~59_combout  & (!\ForwardAMux|out[21]~14_combout  & 
// (\ForwardAMux|out[20]~15_combout  $ (!\ALUMux|out[20]~58_combout ))))

	.dataa(\ALUMux|out[21]~59_combout ),
	.datab(\ForwardAMux|out[21]~14_combout ),
	.datac(\ForwardAMux|out[20]~15_combout ),
	.datad(\ALUMux|out[20]~58_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~0 .lut_mask = 16'h9009;
defparam \ALU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \ALU|Equal1~4 (
// Equation(s):
// \ALU|Equal1~4_combout  = (\ALU|Equal1~1_combout  & (\ALU|Equal1~2_combout  & (\ALU|Equal1~3_combout  & \ALU|Equal1~0_combout )))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\ALU|Equal1~2_combout ),
	.datac(\ALU|Equal1~3_combout ),
	.datad(\ALU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~4 .lut_mask = 16'h8000;
defparam \ALU|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \ALU|Equal1~6 (
// Equation(s):
// \ALU|Equal1~6_combout  = (\ForwardAMux|out[31]~4_combout  & (\ALUMux|out[31]~23_combout  & (\ForwardAMux|out[30]~5_combout  $ (!\ALUMux|out[30]~25_combout )))) # (!\ForwardAMux|out[31]~4_combout  & (!\ALUMux|out[31]~23_combout  & 
// (\ForwardAMux|out[30]~5_combout  $ (!\ALUMux|out[30]~25_combout ))))

	.dataa(\ForwardAMux|out[31]~4_combout ),
	.datab(\ForwardAMux|out[30]~5_combout ),
	.datac(\ALUMux|out[31]~23_combout ),
	.datad(\ALUMux|out[30]~25_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~6 .lut_mask = 16'h8421;
defparam \ALU|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \ALU|Equal1~18 (
// Equation(s):
// \ALU|Equal1~18_combout  = (\ForwardAMux|out[12]~23_combout  & (\ALUMux|out[12]~39_combout  & (\ForwardAMux|out[11]~24_combout  $ (!\ALUMux|out[11]~40_combout )))) # (!\ForwardAMux|out[12]~23_combout  & (!\ALUMux|out[12]~39_combout  & 
// (\ForwardAMux|out[11]~24_combout  $ (!\ALUMux|out[11]~40_combout ))))

	.dataa(\ForwardAMux|out[12]~23_combout ),
	.datab(\ForwardAMux|out[11]~24_combout ),
	.datac(\ALUMux|out[11]~40_combout ),
	.datad(\ALUMux|out[12]~39_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~18 .lut_mask = 16'h8241;
defparam \ALU|Equal1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \ALU|Mux32~0 (
// Equation(s):
// \ALU|Mux32~0_combout  = (!ALUFunctionEM[0] & (ALUFunctionEM[2] & (!ALUFunctionEM[1] & \ALU|Equal1~18_combout )))

	.dataa(ALUFunctionEM[0]),
	.datab(ALUFunctionEM[2]),
	.datac(ALUFunctionEM[1]),
	.datad(\ALU|Equal1~18_combout ),
	.cin(gnd),
	.combout(\ALU|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux32~0 .lut_mask = 16'h0400;
defparam \ALU|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_lcell_comb \ALU|Equal1~15 (
// Equation(s):
// \ALU|Equal1~15_combout  = (\ForwardAMux|out[17]~18_combout  & (\ALUMux|out[17]~55_combout  & (\ForwardAMux|out[16]~19_combout  $ (!\ALUMux|out[16]~54_combout )))) # (!\ForwardAMux|out[17]~18_combout  & (!\ALUMux|out[17]~55_combout  & 
// (\ForwardAMux|out[16]~19_combout  $ (!\ALUMux|out[16]~54_combout ))))

	.dataa(\ForwardAMux|out[17]~18_combout ),
	.datab(\ForwardAMux|out[16]~19_combout ),
	.datac(\ALUMux|out[16]~54_combout ),
	.datad(\ALUMux|out[17]~55_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~15 .lut_mask = 16'h8241;
defparam \ALU|Equal1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneive_lcell_comb \ALU|Equal1~16 (
// Equation(s):
// \ALU|Equal1~16_combout  = (\ForwardAMux|out[18]~17_combout  & (\ALUMux|out[18]~56_combout  & (\ALUMux|out[19]~57_combout  $ (!\ForwardAMux|out[19]~16_combout )))) # (!\ForwardAMux|out[18]~17_combout  & (!\ALUMux|out[18]~56_combout  & 
// (\ALUMux|out[19]~57_combout  $ (!\ForwardAMux|out[19]~16_combout ))))

	.dataa(\ForwardAMux|out[18]~17_combout ),
	.datab(\ALUMux|out[19]~57_combout ),
	.datac(\ForwardAMux|out[19]~16_combout ),
	.datad(\ALUMux|out[18]~56_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~16 .lut_mask = 16'h8241;
defparam \ALU|Equal1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \ALU|Equal1~10 (
// Equation(s):
// \ALU|Equal1~10_combout  = (\ForwardAMux|out[3]~3_combout  & (\ALUMux|out[3]~19_combout  & (\ALUMux|out[2]~18_combout  $ (!\ForwardAMux|out[2]~0_combout )))) # (!\ForwardAMux|out[3]~3_combout  & (!\ALUMux|out[3]~19_combout  & (\ALUMux|out[2]~18_combout  $ 
// (!\ForwardAMux|out[2]~0_combout ))))

	.dataa(\ForwardAMux|out[3]~3_combout ),
	.datab(\ALUMux|out[2]~18_combout ),
	.datac(\ForwardAMux|out[2]~0_combout ),
	.datad(\ALUMux|out[3]~19_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~10 .lut_mask = 16'h8241;
defparam \ALU|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneive_lcell_comb \ALU|LogicOut~0 (
// Equation(s):
// \ALU|LogicOut~0_combout  = \ForwardAMux|out[9]~26_combout  $ (\ALUMux|out[9]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ForwardAMux|out[9]~26_combout ),
	.datad(\ALUMux|out[9]~43_combout ),
	.cin(gnd),
	.combout(\ALU|LogicOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicOut~0 .lut_mask = 16'h0FF0;
defparam \ALU|LogicOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \ALU|Equal1~7 (
// Equation(s):
// \ALU|Equal1~7_combout  = (\ForwardAMux|out[7]~28_combout  & (\ALUMux|out[7]~46_combout  & (\ForwardAMux|out[8]~27_combout  $ (!\ALUMux|out[8]~44_combout )))) # (!\ForwardAMux|out[7]~28_combout  & (!\ALUMux|out[7]~46_combout  & 
// (\ForwardAMux|out[8]~27_combout  $ (!\ALUMux|out[8]~44_combout ))))

	.dataa(\ForwardAMux|out[7]~28_combout ),
	.datab(\ForwardAMux|out[8]~27_combout ),
	.datac(\ALUMux|out[7]~46_combout ),
	.datad(\ALUMux|out[8]~44_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~7 .lut_mask = 16'h8421;
defparam \ALU|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \ALU|Equal1~8 (
// Equation(s):
// \ALU|Equal1~8_combout  = (!\ALU|LogicOut~0_combout  & (\ALU|Equal1~7_combout  & (\ForwardAMux|out[10]~25_combout  $ (!\ALUMux|out[10]~42_combout ))))

	.dataa(\ALU|LogicOut~0_combout ),
	.datab(\ALU|Equal1~7_combout ),
	.datac(\ForwardAMux|out[10]~25_combout ),
	.datad(\ALUMux|out[10]~42_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~8 .lut_mask = 16'h4004;
defparam \ALU|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \ALU|Equal1~11 (
// Equation(s):
// \ALU|Equal1~11_combout  = (\ALUMux|out[5]~51_combout  & (\ForwardAMux|out[5]~30_combout  & (\ForwardAMux|out[4]~31_combout  $ (!\ALUMux|out[4]~52_combout )))) # (!\ALUMux|out[5]~51_combout  & (!\ForwardAMux|out[5]~30_combout  & 
// (\ForwardAMux|out[4]~31_combout  $ (!\ALUMux|out[4]~52_combout ))))

	.dataa(\ALUMux|out[5]~51_combout ),
	.datab(\ForwardAMux|out[4]~31_combout ),
	.datac(\ForwardAMux|out[5]~30_combout ),
	.datad(\ALUMux|out[4]~52_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~11 .lut_mask = 16'h8421;
defparam \ALU|Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \ALU|Equal1~9 (
// Equation(s):
// \ALU|Equal1~9_combout  = (\ForwardAMux|out[0]~2_combout  & (\ALUMux|out[0]~47_combout  & (\ForwardAMux|out[1]~1_combout  $ (!\ALUMux|out[1]~53_combout )))) # (!\ForwardAMux|out[0]~2_combout  & (!\ALUMux|out[0]~47_combout  & (\ForwardAMux|out[1]~1_combout  
// $ (!\ALUMux|out[1]~53_combout ))))

	.dataa(\ForwardAMux|out[0]~2_combout ),
	.datab(\ForwardAMux|out[1]~1_combout ),
	.datac(\ALUMux|out[0]~47_combout ),
	.datad(\ALUMux|out[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~9 .lut_mask = 16'h8421;
defparam \ALU|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \ALU|Equal1~12 (
// Equation(s):
// \ALU|Equal1~12_combout  = (\ALU|Equal1~10_combout  & (\ALU|Equal1~8_combout  & (\ALU|Equal1~11_combout  & \ALU|Equal1~9_combout )))

	.dataa(\ALU|Equal1~10_combout ),
	.datab(\ALU|Equal1~8_combout ),
	.datac(\ALU|Equal1~11_combout ),
	.datad(\ALU|Equal1~9_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~12 .lut_mask = 16'h8000;
defparam \ALU|Equal1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \ALU|LogicOut~1 (
// Equation(s):
// \ALU|LogicOut~1_combout  = \ForwardAMux|out[14]~21_combout  $ (((\ALUSrcEM~q  & ((JumpAddressEM[16]))) # (!\ALUSrcEM~q  & (\ForwardBMux|out[14]~14_combout ))))

	.dataa(\ForwardBMux|out[14]~14_combout ),
	.datab(JumpAddressEM[16]),
	.datac(\ALUSrcEM~q ),
	.datad(\ForwardAMux|out[14]~21_combout ),
	.cin(gnd),
	.combout(\ALU|LogicOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LogicOut~1 .lut_mask = 16'h35CA;
defparam \ALU|LogicOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \ALU|Equal1~13 (
// Equation(s):
// \ALU|Equal1~13_combout  = (\ForwardAMux|out[13]~22_combout  & (\ALUMux|out[13]~49_combout  & (\ALUMux|out[6]~50_combout  $ (!\ForwardAMux|out[6]~29_combout )))) # (!\ForwardAMux|out[13]~22_combout  & (!\ALUMux|out[13]~49_combout  & 
// (\ALUMux|out[6]~50_combout  $ (!\ForwardAMux|out[6]~29_combout ))))

	.dataa(\ForwardAMux|out[13]~22_combout ),
	.datab(\ALUMux|out[6]~50_combout ),
	.datac(\ForwardAMux|out[6]~29_combout ),
	.datad(\ALUMux|out[13]~49_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~13 .lut_mask = 16'h8241;
defparam \ALU|Equal1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \ALU|Equal1~14 (
// Equation(s):
// \ALU|Equal1~14_combout  = (!\ALU|LogicOut~1_combout  & (\ALU|Equal1~13_combout  & (\ALUMux|out[15]~62_combout  $ (!\ForwardAMux|out[15]~20_combout ))))

	.dataa(\ALUMux|out[15]~62_combout ),
	.datab(\ALU|LogicOut~1_combout ),
	.datac(\ForwardAMux|out[15]~20_combout ),
	.datad(\ALU|Equal1~13_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~14 .lut_mask = 16'h2100;
defparam \ALU|Equal1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \ALU|Equal1~17 (
// Equation(s):
// \ALU|Equal1~17_combout  = (\ALU|Equal1~15_combout  & (\ALU|Equal1~16_combout  & (\ALU|Equal1~12_combout  & \ALU|Equal1~14_combout )))

	.dataa(\ALU|Equal1~15_combout ),
	.datab(\ALU|Equal1~16_combout ),
	.datac(\ALU|Equal1~12_combout ),
	.datad(\ALU|Equal1~14_combout ),
	.cin(gnd),
	.combout(\ALU|Equal1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~17 .lut_mask = 16'h8000;
defparam \ALU|Equal1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \ALU|Mux32~1 (
// Equation(s):
// \ALU|Mux32~1_combout  = (\ALU|Mux32~0_combout  & \ALU|Equal1~17_combout )

	.dataa(gnd),
	.datab(\ALU|Mux32~0_combout ),
	.datac(gnd),
	.datad(\ALU|Equal1~17_combout ),
	.cin(gnd),
	.combout(\ALU|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux32~1 .lut_mask = 16'hCC00;
defparam \ALU|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \ALU|Mux32~2 (
// Equation(s):
// \ALU|Mux32~2_combout  = (\ALU|Equal1~5_combout  & (\ALU|Equal1~4_combout  & (\ALU|Equal1~6_combout  & \ALU|Mux32~1_combout )))

	.dataa(\ALU|Equal1~5_combout ),
	.datab(\ALU|Equal1~4_combout ),
	.datac(\ALU|Equal1~6_combout ),
	.datad(\ALU|Mux32~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux32~2 .lut_mask = 16'h8000;
defparam \ALU|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \ALU|Mux32~3 (
// Equation(s):
// \ALU|Mux32~3_combout  = (ALUFunctionEM[2] & (!ALUFunctionEM[1] & ALUFunctionEM[0]))

	.dataa(gnd),
	.datab(ALUFunctionEM[2]),
	.datac(ALUFunctionEM[1]),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux32~3 .lut_mask = 16'h0C00;
defparam \ALU|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \ALU|Mux32~4 (
// Equation(s):
// \ALU|Mux32~4_combout  = ((!\ALU|Equal1~17_combout ) # (!\ALU|Equal1~4_combout )) # (!\ALU|Equal1~18_combout )

	.dataa(gnd),
	.datab(\ALU|Equal1~18_combout ),
	.datac(\ALU|Equal1~4_combout ),
	.datad(\ALU|Equal1~17_combout ),
	.cin(gnd),
	.combout(\ALU|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux32~4 .lut_mask = 16'h3FFF;
defparam \ALU|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \ALU|Mux32~5 (
// Equation(s):
// \ALU|Mux32~5_combout  = (\ALU|Mux32~3_combout  & (((\ALU|Mux32~4_combout ) # (!\ALU|Equal1~6_combout )) # (!\ALU|Equal1~5_combout )))

	.dataa(\ALU|Equal1~5_combout ),
	.datab(\ALU|Mux32~3_combout ),
	.datac(\ALU|Equal1~6_combout ),
	.datad(\ALU|Mux32~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux32~5 .lut_mask = 16'hCC4C;
defparam \ALU|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (\comb~0_combout ) # ((!\comb~2_combout  & (!\ALU|Mux32~2_combout  & !\ALU|Mux32~5_combout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~0_combout ),
	.datac(\ALU|Mux32~2_combout ),
	.datad(\ALU|Mux32~5_combout ),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'hCCCD;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneive_lcell_comb \PCFromRegisterMux|out[4]~17 (
// Equation(s):
// \PCFromRegisterMux|out[4]~17_combout  = (\JumpEM~q ) # ((\comb~3_combout  & ((\NextPC[4]~4_combout ))) # (!\comb~3_combout  & (\BranchAddress[4]~4_combout )))

	.dataa(\BranchAddress[4]~4_combout ),
	.datab(\JumpEM~q ),
	.datac(\NextPC[4]~4_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[4]~17 .lut_mask = 16'hFCEE;
defparam \PCFromRegisterMux|out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \PC~55 (
// Equation(s):
// \PC~55_combout  = (\reset~input_o ) # ((\PCFromRegisterMux|out[4]~17_combout  & ((\ALU|Add0~171_combout ) # (!\JumpEM~q ))))

	.dataa(\ALU|Add0~171_combout ),
	.datab(\JumpEM~q ),
	.datac(\reset~input_o ),
	.datad(\PCFromRegisterMux|out[4]~17_combout ),
	.cin(gnd),
	.combout(\PC~55_combout ),
	.cout());
// synopsys translate_off
defparam \PC~55 .lut_mask = 16'hFBF0;
defparam \PC~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N27
dffeas \PC[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneive_lcell_comb \PCFromRegisterMux|out[6]~11 (
// Equation(s):
// \PCFromRegisterMux|out[6]~11_combout  = (\JumpEM~q ) # ((\comb~3_combout  & (\NextPC[6]~8_combout )) # (!\comb~3_combout  & ((\BranchAddress[6]~8_combout ))))

	.dataa(\NextPC[6]~8_combout ),
	.datab(\JumpEM~q ),
	.datac(\BranchAddress[6]~8_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[6]~11 .lut_mask = 16'hEEFC;
defparam \PCFromRegisterMux|out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \InstructionMemory|rom~26 (
// Equation(s):
// \InstructionMemory|rom~26_combout  = (!\PCFromRegisterMux|out[5]~20_combout  & (\PCFromRegisterMux|out[6]~11_combout  & ((\ALU|Add0~165_combout ) # (!\JumpEM~q ))))

	.dataa(\ALU|Add0~165_combout ),
	.datab(\JumpEM~q ),
	.datac(\PCFromRegisterMux|out[5]~20_combout ),
	.datad(\PCFromRegisterMux|out[6]~11_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~26_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~26 .lut_mask = 16'h0B00;
defparam \InstructionMemory|rom~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \InstructionMemory|rom~17 (
// Equation(s):
// \InstructionMemory|rom~17_combout  = (\InstructionMemory|rom~26_combout  & (\PCFromRegisterMux|out[2]~14_combout  & (\InstructionMemory|rom~3_combout  & !\PCFromRegisterMux|out[3]~16_combout )))

	.dataa(\InstructionMemory|rom~26_combout ),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\PCFromRegisterMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~17 .lut_mask = 16'h0080;
defparam \InstructionMemory|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N3
dffeas \InstructionMemory|out[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[28] .is_wysiwyg = "true";
defparam \InstructionMemory|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \NoOpInjectMux|out[4]~7 (
// Equation(s):
// \NoOpInjectMux|out[4]~7_combout  = (!\ControlHazardUnit|always0~5_combout  & \InstructionMemory|out [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ControlHazardUnit|always0~5_combout ),
	.datad(\InstructionMemory|out [28]),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[4]~7 .lut_mask = 16'h0F00;
defparam \NoOpInjectMux|out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \CurrentInstructionID[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[4] .is_wysiwyg = "true";
defparam \CurrentInstructionID[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \Controller|ALUFunction[4]~6 (
// Equation(s):
// \Controller|ALUFunction[4]~6_combout  = (\Controller|Equal0~2_combout  & ((\ALUFunctionEM[4]~2_combout ) # ((CurrentInstructionID[4] & !\ControlHazardUnit|always0~0_combout ))))

	.dataa(CurrentInstructionID[4]),
	.datab(\Controller|Equal0~2_combout ),
	.datac(\ControlHazardUnit|always0~0_combout ),
	.datad(\ALUFunctionEM[4]~2_combout ),
	.cin(gnd),
	.combout(\Controller|ALUFunction[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ALUFunction[4]~6 .lut_mask = 16'hCC08;
defparam \Controller|ALUFunction[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \ALUFunctionEM[4]~feeder (
// Equation(s):
// \ALUFunctionEM[4]~feeder_combout  = \Controller|ALUFunction[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Controller|ALUFunction[4]~6_combout ),
	.cin(gnd),
	.combout(\ALUFunctionEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUFunctionEM[4]~feeder .lut_mask = 16'hFF00;
defparam \ALUFunctionEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \ALUFunctionEM[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALUFunctionEM[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUFunctionEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUFunctionEM[4] .is_wysiwyg = "true";
defparam \ALUFunctionEM[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \ALU|O_out~0 (
// Equation(s):
// \ALU|O_out~0_combout  = ((ALUFunctionEM[4]) # ((!ALUFunctionEM[3] & !ALUFunctionEM[2]))) # (!ALUFunctionEM[5])

	.dataa(ALUFunctionEM[5]),
	.datab(ALUFunctionEM[4]),
	.datac(ALUFunctionEM[3]),
	.datad(ALUFunctionEM[2]),
	.cin(gnd),
	.combout(\ALU|O_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|O_out~0 .lut_mask = 16'hDDDF;
defparam \ALU|O_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneive_lcell_comb \ALU|Add0~169 (
// Equation(s):
// \ALU|Add0~169_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ALUMux|out[4]~52_combout ) # (\ForwardAMux|out[4]~31_combout ))))) # (!ALUFunctionEM[0] & ((ALUFunctionEM[1] & (\ALUMux|out[4]~52_combout  $ (\ForwardAMux|out[4]~31_combout ))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[4]~52_combout  & \ForwardAMux|out[4]~31_combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(ALUFunctionEM[1]),
	.datac(\ALUMux|out[4]~52_combout ),
	.datad(\ForwardAMux|out[4]~31_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~169_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~169 .lut_mask = 16'h3668;
defparam \ALU|Add0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneive_lcell_comb \ALU|Add0~170 (
// Equation(s):
// \ALU|Add0~170_combout  = (\ALU|O_out~0_combout  & ((\ForwardAMux|out[4]~31_combout ) # ((\ALU|Equal3~0_combout  & \ALU|Add0~169_combout )))) # (!\ALU|O_out~0_combout  & (\ALU|Equal3~0_combout  & (\ALU|Add0~169_combout )))

	.dataa(\ALU|O_out~0_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|Add0~169_combout ),
	.datad(\ForwardAMux|out[4]~31_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~170_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~170 .lut_mask = 16'hEAC0;
defparam \ALU|Add0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneive_lcell_comb \ALU|Add0~171 (
// Equation(s):
// \ALU|Add0~171_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~19_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~170_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~170_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Add0~19_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~171_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~171 .lut_mask = 16'hFC0C;
defparam \ALU|Add0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneive_lcell_comb \PCFromRegisterMux|out[4]~18 (
// Equation(s):
// \PCFromRegisterMux|out[4]~18_combout  = (\PCFromRegisterMux|out[4]~17_combout  & ((\ALU|Add0~171_combout ) # (!\JumpEM~q )))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\ALU|Add0~171_combout ),
	.datad(\PCFromRegisterMux|out[4]~17_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[4]~18 .lut_mask = 16'hF300;
defparam \PCFromRegisterMux|out[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneive_lcell_comb \InstructionMemory|out~2 (
// Equation(s):
// \InstructionMemory|out~2_combout  = (\PCFromRegisterMux|out[6]~12_combout  & (\PCFromRegisterMux|out[3]~16_combout  $ (((!\PCFromRegisterMux|out[4]~18_combout ) # (!\PCFromRegisterMux|out[5]~20_combout ))))) # (!\PCFromRegisterMux|out[6]~12_combout  & 
// (!\PCFromRegisterMux|out[3]~16_combout  & ((\PCFromRegisterMux|out[5]~20_combout ) # (\PCFromRegisterMux|out[4]~18_combout ))))

	.dataa(\PCFromRegisterMux|out[3]~16_combout ),
	.datab(\PCFromRegisterMux|out[6]~12_combout ),
	.datac(\PCFromRegisterMux|out[5]~20_combout ),
	.datad(\PCFromRegisterMux|out[4]~18_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~2 .lut_mask = 16'h9554;
defparam \InstructionMemory|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneive_lcell_comb \InstructionMemory|out~3 (
// Equation(s):
// \InstructionMemory|out~3_combout  = (\PCFromRegisterMux|out[2]~14_combout  & (\PCFromRegisterMux|out[3]~16_combout  & ((\InstructionMemory|rom~8_combout )))) # (!\PCFromRegisterMux|out[2]~14_combout  & (\PCFromRegisterMux|out[3]~16_combout  $ 
// ((\InstructionMemory|out~2_combout ))))

	.dataa(\PCFromRegisterMux|out[3]~16_combout ),
	.datab(\InstructionMemory|out~2_combout ),
	.datac(\InstructionMemory|rom~8_combout ),
	.datad(\PCFromRegisterMux|out[2]~14_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~3 .lut_mask = 16'hA066;
defparam \InstructionMemory|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneive_lcell_comb \InstructionMemory|out~4 (
// Equation(s):
// \InstructionMemory|out~4_combout  = (!\reset~input_o  & (\InstructionMemory|rom~3_combout  & \InstructionMemory|out~3_combout ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|out~3_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~4 .lut_mask = 16'h5000;
defparam \InstructionMemory|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N31
dffeas \InstructionMemory|out[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[15] .is_wysiwyg = "true";
defparam \InstructionMemory|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneive_lcell_comb \NoOpInjectMux|out[23]~3 (
// Equation(s):
// \NoOpInjectMux|out[23]~3_combout  = (!\ControlHazardUnit|always0~5_combout  & \InstructionMemory|out [15])

	.dataa(\ControlHazardUnit|always0~5_combout ),
	.datab(gnd),
	.datac(\InstructionMemory|out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[23]~3 .lut_mask = 16'h5050;
defparam \NoOpInjectMux|out[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N31
dffeas \CurrentInstructionID[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[23]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[23] .is_wysiwyg = "true";
defparam \CurrentInstructionID[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \RegisterFile|registers[20][2] (
// Equation(s):
// \RegisterFile|registers[20][2]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegFileWriteMux|out[2]~3_combout ))) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegisterFile|registers[20][2]~combout ))))

	.dataa(\reset~input_o ),
	.datab(\RegisterFile|registers[20][2]~combout ),
	.datac(\RegFileWriteMux|out[2]~3_combout ),
	.datad(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][2]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][2] .lut_mask = 16'h5044;
defparam \RegisterFile|registers[20][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \RegisterFile|Mux29~0 (
// Equation(s):
// \RegisterFile|Mux29~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][2]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][2]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux29~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \RegisterFile|reg_1_out[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[2] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N9
dffeas \ReadData1EM[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[2] .is_wysiwyg = "true";
defparam \ReadData1EM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \ForwardAMux|out[2]~0 (
// Equation(s):
// \ForwardAMux|out[2]~0_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[2]~3_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[2])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[2]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[2]),
	.datad(\RegFileWriteMux|out[2]~3_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[2]~0 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ALUMux|out[2]~18_combout ) # (\ForwardAMux|out[2]~0_combout ))))) # (!ALUFunctionEM[0] & ((\ALUMux|out[2]~18_combout  & (ALUFunctionEM[1] $ (\ForwardAMux|out[2]~0_combout ))) # 
// (!\ALUMux|out[2]~18_combout  & (ALUFunctionEM[1] & \ForwardAMux|out[2]~0_combout ))))

	.dataa(ALUFunctionEM[0]),
	.datab(\ALUMux|out[2]~18_combout ),
	.datac(ALUFunctionEM[1]),
	.datad(\ForwardAMux|out[2]~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h1E68;
defparam \ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_combout  = (\ForwardAMux|out[2]~0_combout  & ((\ALU|O_out~0_combout ) # ((\ALU|Add0~8_combout  & \ALU|Equal3~0_combout )))) # (!\ForwardAMux|out[2]~0_combout  & (\ALU|Add0~8_combout  & ((\ALU|Equal3~0_combout ))))

	.dataa(\ForwardAMux|out[2]~0_combout ),
	.datab(\ALU|Add0~8_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~9 .lut_mask = 16'hECA0;
defparam \ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~6_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~9_combout ))

	.dataa(\ALU|Add0~9_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~6_combout ),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'hF0AA;
defparam \ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \PCFromRegisterMux|out[2]~13 (
// Equation(s):
// \PCFromRegisterMux|out[2]~13_combout  = (\JumpEM~q ) # ((\comb~3_combout  & (\NextPC[2]~0_combout )) # (!\comb~3_combout  & ((\BranchAddress[2]~0_combout ))))

	.dataa(\NextPC[2]~0_combout ),
	.datab(\JumpEM~q ),
	.datac(\BranchAddress[2]~0_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[2]~13 .lut_mask = 16'hEEFC;
defparam \PCFromRegisterMux|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \PC~56 (
// Equation(s):
// \PC~56_combout  = (\reset~input_o ) # ((\PCFromRegisterMux|out[2]~13_combout  & ((\ALU|Add0~10_combout ) # (!\JumpEM~q ))))

	.dataa(\ALU|Add0~10_combout ),
	.datab(\JumpEM~q ),
	.datac(\reset~input_o ),
	.datad(\PCFromRegisterMux|out[2]~13_combout ),
	.cin(gnd),
	.combout(\PC~56_combout ),
	.cout());
// synopsys translate_off
defparam \PC~56 .lut_mask = 16'hFBF0;
defparam \PC~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \PC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneive_lcell_comb \PCFromRegisterMux|out[3]~15 (
// Equation(s):
// \PCFromRegisterMux|out[3]~15_combout  = (\JumpEM~q ) # ((\BranchAddress[3]~2_combout  & !\comb~3_combout ))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\BranchAddress[3]~2_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[3]~15 .lut_mask = 16'hCCFC;
defparam \PCFromRegisterMux|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneive_lcell_comb \PCFromRegisterMux|out[3]~16 (
// Equation(s):
// \PCFromRegisterMux|out[3]~16_combout  = (\PCFromRegisterMux|out[3]~15_combout  & (((\ALU|Add0~15_combout ) # (\PCFromRegisterMux|out[9]~6_combout )))) # (!\PCFromRegisterMux|out[3]~15_combout  & (\NextPC[3]~2_combout  & 
// ((!\PCFromRegisterMux|out[9]~6_combout ))))

	.dataa(\NextPC[3]~2_combout ),
	.datab(\ALU|Add0~15_combout ),
	.datac(\PCFromRegisterMux|out[3]~15_combout ),
	.datad(\PCFromRegisterMux|out[9]~6_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[3]~16 .lut_mask = 16'hF0CA;
defparam \PCFromRegisterMux|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneive_lcell_comb \InstructionMemory|rom~10 (
// Equation(s):
// \InstructionMemory|rom~10_combout  = (\PCFromRegisterMux|out[6]~12_combout  & (((!\PCFromRegisterMux|out[3]~16_combout ) # (!\PCFromRegisterMux|out[2]~14_combout )) # (!\PCFromRegisterMux|out[5]~20_combout ))) # (!\PCFromRegisterMux|out[6]~12_combout  & 
// (\PCFromRegisterMux|out[5]~20_combout ))

	.dataa(\PCFromRegisterMux|out[6]~12_combout ),
	.datab(\PCFromRegisterMux|out[5]~20_combout ),
	.datac(\PCFromRegisterMux|out[2]~14_combout ),
	.datad(\PCFromRegisterMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~10 .lut_mask = 16'h6EEE;
defparam \InstructionMemory|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneive_lcell_comb \InstructionMemory|rom~9 (
// Equation(s):
// \InstructionMemory|rom~9_combout  = (\PCFromRegisterMux|out[5]~20_combout  & (!\PCFromRegisterMux|out[6]~12_combout  & ((!\PCFromRegisterMux|out[3]~16_combout ) # (!\PCFromRegisterMux|out[2]~14_combout )))) # (!\PCFromRegisterMux|out[5]~20_combout  & 
// ((\PCFromRegisterMux|out[3]~16_combout ) # ((\PCFromRegisterMux|out[6]~12_combout  & !\PCFromRegisterMux|out[2]~14_combout ))))

	.dataa(\PCFromRegisterMux|out[6]~12_combout ),
	.datab(\PCFromRegisterMux|out[5]~20_combout ),
	.datac(\PCFromRegisterMux|out[2]~14_combout ),
	.datad(\PCFromRegisterMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~9 .lut_mask = 16'h3746;
defparam \InstructionMemory|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneive_lcell_comb \InstructionMemory|rom~11 (
// Equation(s):
// \InstructionMemory|rom~11_combout  = (\InstructionMemory|rom~3_combout  & ((\PCFromRegisterMux|out[4]~18_combout  & ((\InstructionMemory|rom~9_combout ))) # (!\PCFromRegisterMux|out[4]~18_combout  & (\InstructionMemory|rom~10_combout ))))

	.dataa(\InstructionMemory|rom~10_combout ),
	.datab(\PCFromRegisterMux|out[4]~18_combout ),
	.datac(\InstructionMemory|rom~9_combout ),
	.datad(\InstructionMemory|rom~3_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~11 .lut_mask = 16'hE200;
defparam \InstructionMemory|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N23
dffeas \InstructionMemory|out[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[26] .is_wysiwyg = "true";
defparam \InstructionMemory|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
cycloneive_lcell_comb \NoOpInjectMux|out[2]~4 (
// Equation(s):
// \NoOpInjectMux|out[2]~4_combout  = (\InstructionMemory|out [26] & !\ControlHazardUnit|always0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|out [26]),
	.datad(\ControlHazardUnit|always0~5_combout ),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[2]~4 .lut_mask = 16'h00F0;
defparam \NoOpInjectMux|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N25
dffeas \CurrentInstructionID[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[2] .is_wysiwyg = "true";
defparam \CurrentInstructionID[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \Controller|ALUFunction~4 (
// Equation(s):
// \Controller|ALUFunction~4_combout  = (!CurrentInstructionID[26] & (CurrentInstructionID[2] & !CurrentInstructionID[29]))

	.dataa(CurrentInstructionID[26]),
	.datab(gnd),
	.datac(CurrentInstructionID[2]),
	.datad(CurrentInstructionID[29]),
	.cin(gnd),
	.combout(\Controller|ALUFunction~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|ALUFunction~4 .lut_mask = 16'h0050;
defparam \Controller|ALUFunction~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N1
dffeas \ALUFunctionEM[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Controller|ALUFunction~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUFunctionEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUFunctionEM[2] .is_wysiwyg = "true";
defparam \ALUFunctionEM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \ALU|Equal2~0 (
// Equation(s):
// \ALU|Equal2~0_combout  = (!ALUFunctionEM[2] & (!ALUFunctionEM[4] & (!ALUFunctionEM[3] & ALUFunctionEM[5])))

	.dataa(ALUFunctionEM[2]),
	.datab(ALUFunctionEM[4]),
	.datac(ALUFunctionEM[3]),
	.datad(ALUFunctionEM[5]),
	.cin(gnd),
	.combout(\ALU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal2~0 .lut_mask = 16'h0100;
defparam \ALU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
cycloneive_lcell_comb \ALU|Add0~148 (
// Equation(s):
// \ALU|Add0~148_combout  = (ALUFunctionEM[0] & (ALUFunctionEM[1] $ (((\ALUMux|out[11]~40_combout ) # (\ForwardAMux|out[11]~24_combout ))))) # (!ALUFunctionEM[0] & ((ALUFunctionEM[1] & (\ALUMux|out[11]~40_combout  $ (\ForwardAMux|out[11]~24_combout ))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[11]~40_combout  & \ForwardAMux|out[11]~24_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(ALUFunctionEM[0]),
	.datac(\ALUMux|out[11]~40_combout ),
	.datad(\ForwardAMux|out[11]~24_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~148_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~148 .lut_mask = 16'h5668;
defparam \ALU|Add0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneive_lcell_comb \ALU|Add0~149 (
// Equation(s):
// \ALU|Add0~149_combout  = (\ForwardAMux|out[11]~24_combout  & ((\ALU|O_out~0_combout ) # ((\ALU|Equal3~0_combout  & \ALU|Add0~148_combout )))) # (!\ForwardAMux|out[11]~24_combout  & (\ALU|Equal3~0_combout  & (\ALU|Add0~148_combout )))

	.dataa(\ForwardAMux|out[11]~24_combout ),
	.datab(\ALU|Equal3~0_combout ),
	.datac(\ALU|Add0~148_combout ),
	.datad(\ALU|O_out~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~149_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~149 .lut_mask = 16'hEAC0;
defparam \ALU|Add0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneive_lcell_comb \ALU|Add0~150 (
// Equation(s):
// \ALU|Add0~150_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~33_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~149_combout ))

	.dataa(gnd),
	.datab(\ALU|Equal2~0_combout ),
	.datac(\ALU|Add0~149_combout ),
	.datad(\ALU|Add0~33_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~150_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~150 .lut_mask = 16'hFC30;
defparam \ALU|Add0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = (\reset~input_o ) # ((\PCFromRegisterMux|out[11]~4_combout ) # ((\JumpEM~q  & \ALU|Add0~150_combout )))

	.dataa(\reset~input_o ),
	.datab(\JumpEM~q ),
	.datac(\PCFromRegisterMux|out[11]~4_combout ),
	.datad(\ALU|Add0~150_combout ),
	.cin(gnd),
	.combout(\PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \PC~21 .lut_mask = 16'hFEFA;
defparam \PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N15
dffeas \PC[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[30]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N21
dffeas \NextPCID[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NextPC[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCID[11] .is_wysiwyg = "true";
defparam \NextPCID[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N21
dffeas \NextPCEM[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(NextPCID[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NextPCEM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \NextPCEM[11] .is_wysiwyg = "true";
defparam \NextPCEM[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \PCFromRegisterMux|out[11]~4 (
// Equation(s):
// \PCFromRegisterMux|out[11]~4_combout  = (!\JumpEM~q  & ((\comb~3_combout  & ((\NextPC[11]~18_combout ))) # (!\comb~3_combout  & (\BranchAddress[11]~18_combout ))))

	.dataa(\BranchAddress[11]~18_combout ),
	.datab(\JumpEM~q ),
	.datac(\NextPC[11]~18_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[11]~4 .lut_mask = 16'h3022;
defparam \PCFromRegisterMux|out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \PCFromRegisterMux|out[11]~5 (
// Equation(s):
// \PCFromRegisterMux|out[11]~5_combout  = (\PCFromRegisterMux|out[11]~4_combout ) # ((\JumpEM~q  & \ALU|Add0~150_combout ))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\PCFromRegisterMux|out[11]~4_combout ),
	.datad(\ALU|Add0~150_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[11]~5 .lut_mask = 16'hFCF0;
defparam \PCFromRegisterMux|out[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \InstructionMemory|rom~2 (
// Equation(s):
// \InstructionMemory|rom~2_combout  = (!\PCFromRegisterMux|out[9]~0_combout  & (!\PCFromRegisterMux|out[10]~2_combout  & (!\PCFromRegisterMux|out[10]~3_combout  & !\PCFromRegisterMux|out[9]~1_combout )))

	.dataa(\PCFromRegisterMux|out[9]~0_combout ),
	.datab(\PCFromRegisterMux|out[10]~2_combout ),
	.datac(\PCFromRegisterMux|out[10]~3_combout ),
	.datad(\PCFromRegisterMux|out[9]~1_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~2 .lut_mask = 16'h0001;
defparam \InstructionMemory|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \PCFromRegisterMux|out[8]~10 (
// Equation(s):
// \PCFromRegisterMux|out[8]~10_combout  = (\PCFromRegisterMux|out[8]~9_combout  & ((\ALU|Add0~159_combout ) # (!\JumpEM~q )))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\ALU|Add0~159_combout ),
	.datad(\PCFromRegisterMux|out[8]~9_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[8]~10 .lut_mask = 16'hF300;
defparam \PCFromRegisterMux|out[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \InstructionMemory|rom~3 (
// Equation(s):
// \InstructionMemory|rom~3_combout  = (!\PCFromRegisterMux|out[11]~5_combout  & (\InstructionMemory|rom~2_combout  & (!\PCFromRegisterMux|out[8]~10_combout  & !\PCFromRegisterMux|out[7]~8_combout )))

	.dataa(\PCFromRegisterMux|out[11]~5_combout ),
	.datab(\InstructionMemory|rom~2_combout ),
	.datac(\PCFromRegisterMux|out[8]~10_combout ),
	.datad(\PCFromRegisterMux|out[7]~8_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~3 .lut_mask = 16'h0004;
defparam \InstructionMemory|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneive_lcell_comb \InstructionMemory|rom~21 (
// Equation(s):
// \InstructionMemory|rom~21_combout  = (\PCFromRegisterMux|out[6]~12_combout  & (((!\PCFromRegisterMux|out[4]~18_combout  & !\PCFromRegisterMux|out[5]~20_combout )))) # (!\PCFromRegisterMux|out[6]~12_combout  & (\PCFromRegisterMux|out[4]~18_combout  & 
// (\PCFromRegisterMux|out[3]~16_combout  $ (\PCFromRegisterMux|out[5]~20_combout ))))

	.dataa(\PCFromRegisterMux|out[6]~12_combout ),
	.datab(\PCFromRegisterMux|out[3]~16_combout ),
	.datac(\PCFromRegisterMux|out[4]~18_combout ),
	.datad(\PCFromRegisterMux|out[5]~20_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~21 .lut_mask = 16'h104A;
defparam \InstructionMemory|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneive_lcell_comb \InstructionMemory|rom~22 (
// Equation(s):
// \InstructionMemory|rom~22_combout  = (\PCFromRegisterMux|out[2]~14_combout  & (\InstructionMemory|rom~3_combout  & \InstructionMemory|rom~21_combout ))

	.dataa(gnd),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~21_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~22_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~22 .lut_mask = 16'hC000;
defparam \InstructionMemory|rom~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N15
dffeas \InstructionMemory|out[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[24] .is_wysiwyg = "true";
defparam \InstructionMemory|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \NoOpInjectMux|out[0]~9 (
// Equation(s):
// \NoOpInjectMux|out[0]~9_combout  = (\InstructionMemory|out [24] & !\ControlHazardUnit|always0~5_combout )

	.dataa(\InstructionMemory|out [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ControlHazardUnit|always0~5_combout ),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[0]~9 .lut_mask = 16'h00AA;
defparam \NoOpInjectMux|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N15
dffeas \CurrentInstructionID[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[0] .is_wysiwyg = "true";
defparam \CurrentInstructionID[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \Controller|Equal0~0 (
// Equation(s):
// \Controller|Equal0~0_combout  = (CurrentInstructionID[0]) # ((CurrentInstructionID[26]) # ((CurrentInstructionID[29]) # (CurrentInstructionID[3])))

	.dataa(CurrentInstructionID[0]),
	.datab(CurrentInstructionID[26]),
	.datac(CurrentInstructionID[29]),
	.datad(CurrentInstructionID[3]),
	.cin(gnd),
	.combout(\Controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal0~0 .lut_mask = 16'hFFFE;
defparam \Controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
cycloneive_lcell_comb \Controller|Equal0~1 (
// Equation(s):
// \Controller|Equal0~1_combout  = (CurrentInstructionID[6]) # ((CurrentInstructionID[17]) # ((CurrentInstructionID[13]) # (CurrentInstructionID[14])))

	.dataa(CurrentInstructionID[6]),
	.datab(CurrentInstructionID[17]),
	.datac(CurrentInstructionID[13]),
	.datad(CurrentInstructionID[14]),
	.cin(gnd),
	.combout(\Controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal0~1 .lut_mask = 16'hFFFE;
defparam \Controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
cycloneive_lcell_comb \Controller|Equal0~2 (
// Equation(s):
// \Controller|Equal0~2_combout  = (\Controller|Equal0~0_combout ) # ((\Controller|Equal0~1_combout ) # ((CurrentInstructionID[23]) # (!\ControlHazardUnit|always0~1_combout )))

	.dataa(\Controller|Equal0~0_combout ),
	.datab(\Controller|Equal0~1_combout ),
	.datac(CurrentInstructionID[23]),
	.datad(\ControlHazardUnit|always0~1_combout ),
	.cin(gnd),
	.combout(\Controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Equal0~2 .lut_mask = 16'hFEFF;
defparam \Controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \Controller|RegWriteEnable~0 (
// Equation(s):
// \Controller|RegWriteEnable~0_combout  = (!\Controller|Equal6~0_combout  & (\Controller|Equal0~2_combout  & ((CurrentInstructionID[0]) # (!\ControlHazardUnit|always0~2_combout ))))

	.dataa(\ControlHazardUnit|always0~2_combout ),
	.datab(\Controller|Equal6~0_combout ),
	.datac(\Controller|Equal0~2_combout ),
	.datad(CurrentInstructionID[0]),
	.cin(gnd),
	.combout(\Controller|RegWriteEnable~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|RegWriteEnable~0 .lut_mask = 16'h3010;
defparam \Controller|RegWriteEnable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas RegWriteEnableEM(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Controller|RegWriteEnable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegWriteEnableEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam RegWriteEnableEM.is_wysiwyg = "true";
defparam RegWriteEnableEM.power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N23
dffeas RegWriteEnableWB(
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\RegWriteEnableEM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegWriteEnableWB~q ),
	.prn(vcc));
// synopsys translate_off
defparam RegWriteEnableWB.is_wysiwyg = "true";
defparam RegWriteEnableWB.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneive_lcell_comb \RegisterFile|registers[20][5] (
// Equation(s):
// \RegisterFile|registers[20][5]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[5]~51_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][5]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[5]~51_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][5]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][5]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][5] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
cycloneive_lcell_comb \RegisterFile|Mux26~0 (
// Equation(s):
// \RegisterFile|Mux26~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][5]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][5]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux26~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N21
dffeas \RegisterFile|reg_1_out[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[5] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N13
dffeas \ReadData1EM[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[5] .is_wysiwyg = "true";
defparam \ReadData1EM[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \ForwardAMux|out[5]~30 (
// Equation(s):
// \ForwardAMux|out[5]~30_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[5]~51_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[5])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[5]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[5]),
	.datad(\RegFileWriteMux|out[5]~51_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[5]~30 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneive_lcell_comb \ALU|Add0~166 (
// Equation(s):
// \ALU|Add0~166_combout  = (\ForwardAMux|out[5]~30_combout  & (ALUFunctionEM[1] $ (((ALUFunctionEM[0]) # (\ALUMux|out[5]~51_combout ))))) # (!\ForwardAMux|out[5]~30_combout  & ((ALUFunctionEM[1] & (ALUFunctionEM[0] $ (\ALUMux|out[5]~51_combout ))) # 
// (!ALUFunctionEM[1] & (ALUFunctionEM[0] & \ALUMux|out[5]~51_combout ))))

	.dataa(ALUFunctionEM[1]),
	.datab(\ForwardAMux|out[5]~30_combout ),
	.datac(ALUFunctionEM[0]),
	.datad(\ALUMux|out[5]~51_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~166_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~166 .lut_mask = 16'h5668;
defparam \ALU|Add0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneive_lcell_comb \ALU|Add0~167 (
// Equation(s):
// \ALU|Add0~167_combout  = (\ALU|Add0~166_combout  & ((\ALU|Equal3~0_combout ) # ((\ForwardAMux|out[5]~30_combout  & \ALU|O_out~0_combout )))) # (!\ALU|Add0~166_combout  & (\ForwardAMux|out[5]~30_combout  & ((\ALU|O_out~0_combout ))))

	.dataa(\ALU|Add0~166_combout ),
	.datab(\ForwardAMux|out[5]~30_combout ),
	.datac(\ALU|Equal3~0_combout ),
	.datad(\ALU|O_out~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~167_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~167 .lut_mask = 16'hECA0;
defparam \ALU|Add0~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \ALU|Add0~168 (
// Equation(s):
// \ALU|Add0~168_combout  = (\ALU|Equal2~0_combout  & (\ALU|Add0~21_combout )) # (!\ALU|Equal2~0_combout  & ((\ALU|Add0~167_combout )))

	.dataa(\ALU|Add0~21_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~167_combout ),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~168_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~168 .lut_mask = 16'hAAF0;
defparam \ALU|Add0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneive_lcell_comb \PCFromRegisterMux|out[5]~19 (
// Equation(s):
// \PCFromRegisterMux|out[5]~19_combout  = (\JumpEM~q ) # ((\BranchAddress[5]~6_combout  & !\comb~3_combout ))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\BranchAddress[5]~6_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[5]~19 .lut_mask = 16'hCCFC;
defparam \PCFromRegisterMux|out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneive_lcell_comb \PCFromRegisterMux|out[5]~20 (
// Equation(s):
// \PCFromRegisterMux|out[5]~20_combout  = (\PCFromRegisterMux|out[5]~19_combout  & ((\ALU|Add0~168_combout ) # ((\PCFromRegisterMux|out[9]~6_combout )))) # (!\PCFromRegisterMux|out[5]~19_combout  & (((\NextPC[5]~6_combout  & 
// !\PCFromRegisterMux|out[9]~6_combout ))))

	.dataa(\ALU|Add0~168_combout ),
	.datab(\NextPC[5]~6_combout ),
	.datac(\PCFromRegisterMux|out[5]~19_combout ),
	.datad(\PCFromRegisterMux|out[9]~6_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[5]~20 .lut_mask = 16'hF0AC;
defparam \PCFromRegisterMux|out[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \InstructionMemory|rom~5 (
// Equation(s):
// \InstructionMemory|rom~5_combout  = (\PCFromRegisterMux|out[5]~20_combout  & (((!\PCFromRegisterMux|out[4]~18_combout ) # (!\PCFromRegisterMux|out[6]~12_combout )))) # (!\PCFromRegisterMux|out[5]~20_combout  & ((\PCFromRegisterMux|out[6]~12_combout ) # 
// ((\PCFromRegisterMux|out[3]~16_combout  & \PCFromRegisterMux|out[4]~18_combout ))))

	.dataa(\PCFromRegisterMux|out[5]~20_combout ),
	.datab(\PCFromRegisterMux|out[3]~16_combout ),
	.datac(\PCFromRegisterMux|out[6]~12_combout ),
	.datad(\PCFromRegisterMux|out[4]~18_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~5 .lut_mask = 16'h5EFA;
defparam \InstructionMemory|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \InstructionMemory|rom~15 (
// Equation(s):
// \InstructionMemory|rom~15_combout  = (\PCFromRegisterMux|out[6]~12_combout  & (!\PCFromRegisterMux|out[5]~20_combout  & (\PCFromRegisterMux|out[3]~16_combout ))) # (!\PCFromRegisterMux|out[6]~12_combout  & ((\PCFromRegisterMux|out[4]~18_combout  & 
// ((!\PCFromRegisterMux|out[3]~16_combout ))) # (!\PCFromRegisterMux|out[4]~18_combout  & (\PCFromRegisterMux|out[5]~20_combout ))))

	.dataa(\PCFromRegisterMux|out[5]~20_combout ),
	.datab(\PCFromRegisterMux|out[3]~16_combout ),
	.datac(\PCFromRegisterMux|out[6]~12_combout ),
	.datad(\PCFromRegisterMux|out[4]~18_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~15 .lut_mask = 16'h434A;
defparam \InstructionMemory|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \InstructionMemory|rom~16 (
// Equation(s):
// \InstructionMemory|rom~16_combout  = (\InstructionMemory|rom~3_combout  & ((\PCFromRegisterMux|out[2]~14_combout  & ((\InstructionMemory|rom~15_combout ))) # (!\PCFromRegisterMux|out[2]~14_combout  & (\InstructionMemory|rom~5_combout ))))

	.dataa(\InstructionMemory|rom~5_combout ),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~15_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~16 .lut_mask = 16'hE020;
defparam \InstructionMemory|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \InstructionMemory|out[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[27] .is_wysiwyg = "true";
defparam \InstructionMemory|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \NoOpInjectMux|out[3]~6 (
// Equation(s):
// \NoOpInjectMux|out[3]~6_combout  = (!\ControlHazardUnit|always0~5_combout  & \InstructionMemory|out [27])

	.dataa(\ControlHazardUnit|always0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructionMemory|out [27]),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[3]~6 .lut_mask = 16'h5500;
defparam \NoOpInjectMux|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \CurrentInstructionID[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[3] .is_wysiwyg = "true";
defparam \CurrentInstructionID[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \ControlHazardUnit|always0~2 (
// Equation(s):
// \ControlHazardUnit|always0~2_combout  = (\ControlHazardUnit|always0~1_combout  & (!CurrentInstructionID[26] & (!CurrentInstructionID[29] & CurrentInstructionID[3])))

	.dataa(\ControlHazardUnit|always0~1_combout ),
	.datab(CurrentInstructionID[26]),
	.datac(CurrentInstructionID[29]),
	.datad(CurrentInstructionID[3]),
	.cin(gnd),
	.combout(\ControlHazardUnit|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControlHazardUnit|always0~2 .lut_mask = 16'h0200;
defparam \ControlHazardUnit|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \Controller|RegDst~0 (
// Equation(s):
// \Controller|RegDst~0_combout  = (\Controller|Equal0~2_combout  & ((\ControlHazardUnit|always0~2_combout  & ((CurrentInstructionID[0]))) # (!\ControlHazardUnit|always0~2_combout  & (!\ControlHazardUnit|always0~0_combout ))))

	.dataa(\ControlHazardUnit|always0~2_combout ),
	.datab(\ControlHazardUnit|always0~0_combout ),
	.datac(\Controller|Equal0~2_combout ),
	.datad(CurrentInstructionID[0]),
	.cin(gnd),
	.combout(\Controller|RegDst~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|RegDst~0 .lut_mask = 16'hB010;
defparam \Controller|RegDst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
cycloneive_lcell_comb \InstructMux|out[3]~0 (
// Equation(s):
// \InstructMux|out[3]~0_combout  = (\Controller|RegDst~0_combout  & (CurrentInstructionID[14])) # (!\Controller|RegDst~0_combout  & ((CurrentInstructionID[17])))

	.dataa(gnd),
	.datab(\Controller|RegDst~0_combout ),
	.datac(CurrentInstructionID[14]),
	.datad(CurrentInstructionID[17]),
	.cin(gnd),
	.combout(\InstructMux|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstructMux|out[3]~0 .lut_mask = 16'hF3C0;
defparam \InstructMux|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N7
dffeas \ForceWriteToR31MuxOutEM[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructMux|out[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ForceWriteToR31MuxOutEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ForceWriteToR31MuxOutEM[3] .is_wysiwyg = "true";
defparam \ForceWriteToR31MuxOutEM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N25
dffeas \ForceWriteToR31MuxOutWB[3] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(ForceWriteToR31MuxOutEM[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ForceWriteToR31MuxOutWB[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ForceWriteToR31MuxOutWB[3] .is_wysiwyg = "true";
defparam \ForceWriteToR31MuxOutWB[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N13
dffeas \CurrentInstructionEM[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionEM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionEM[25] .is_wysiwyg = "true";
defparam \CurrentInstructionEM[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneive_lcell_comb \ForwardingUnit|Equal2~0 (
// Equation(s):
// \ForwardingUnit|Equal2~0_combout  = (!ForceWriteToR31MuxOutWB[3] & (!ForceWriteToR31MuxOutWB[1] & (ForceWriteToR31MuxOutWB[2] $ (!CurrentInstructionEM[25]))))

	.dataa(ForceWriteToR31MuxOutWB[3]),
	.datab(ForceWriteToR31MuxOutWB[2]),
	.datac(CurrentInstructionEM[25]),
	.datad(ForceWriteToR31MuxOutWB[1]),
	.cin(gnd),
	.combout(\ForwardingUnit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit|Equal2~0 .lut_mask = 16'h0041;
defparam \ForwardingUnit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
cycloneive_lcell_comb \RegisterFile|registers[20][6] (
// Equation(s):
// \RegisterFile|registers[20][6]~combout  = (!\reset~input_o  & ((GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & (\RegFileWriteMux|out[6]~49_combout )) # (!GLOBAL(\RegisterFile|Decoder0~2clkctrl_outclk ) & ((\RegisterFile|registers[20][6]~combout )))))

	.dataa(\reset~input_o ),
	.datab(\RegFileWriteMux|out[6]~49_combout ),
	.datac(\RegisterFile|Decoder0~2clkctrl_outclk ),
	.datad(\RegisterFile|registers[20][6]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|registers[20][6]~combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|registers[20][6] .lut_mask = 16'h4540;
defparam \RegisterFile|registers[20][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
cycloneive_lcell_comb \RegisterFile|Mux25~0 (
// Equation(s):
// \RegisterFile|Mux25~0_combout  = (CurrentInstructionID[23] & \RegisterFile|registers[20][6]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(CurrentInstructionID[23]),
	.datad(\RegisterFile|registers[20][6]~combout ),
	.cin(gnd),
	.combout(\RegisterFile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|Mux25~0 .lut_mask = 16'hF000;
defparam \RegisterFile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N27
dffeas \RegisterFile|reg_1_out[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\RegisterFile|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegisterFile|reg_1_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegisterFile|reg_1_out[6] .is_wysiwyg = "true";
defparam \RegisterFile|reg_1_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N23
dffeas \ReadData1EM[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegisterFile|reg_1_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ReadData1EM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ReadData1EM[6] .is_wysiwyg = "true";
defparam \ReadData1EM[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \ForwardAMux|out[6]~29 (
// Equation(s):
// \ForwardAMux|out[6]~29_combout  = (\ForwardingUnit|Equal2~0_combout  & ((\RegWriteEnableWB~q  & ((\RegFileWriteMux|out[6]~49_combout ))) # (!\RegWriteEnableWB~q  & (ReadData1EM[6])))) # (!\ForwardingUnit|Equal2~0_combout  & (((ReadData1EM[6]))))

	.dataa(\ForwardingUnit|Equal2~0_combout ),
	.datab(\RegWriteEnableWB~q ),
	.datac(ReadData1EM[6]),
	.datad(\RegFileWriteMux|out[6]~49_combout ),
	.cin(gnd),
	.combout(\ForwardAMux|out[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardAMux|out[6]~29 .lut_mask = 16'hF870;
defparam \ForwardAMux|out[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \ALU|Add0~163 (
// Equation(s):
// \ALU|Add0~163_combout  = (\ForwardAMux|out[6]~29_combout  & (ALUFunctionEM[1] $ (((\ALUMux|out[6]~50_combout ) # (ALUFunctionEM[0]))))) # (!\ForwardAMux|out[6]~29_combout  & ((ALUFunctionEM[1] & (\ALUMux|out[6]~50_combout  $ (ALUFunctionEM[0]))) # 
// (!ALUFunctionEM[1] & (\ALUMux|out[6]~50_combout  & ALUFunctionEM[0]))))

	.dataa(\ForwardAMux|out[6]~29_combout ),
	.datab(ALUFunctionEM[1]),
	.datac(\ALUMux|out[6]~50_combout ),
	.datad(ALUFunctionEM[0]),
	.cin(gnd),
	.combout(\ALU|Add0~163_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~163 .lut_mask = 16'h3668;
defparam \ALU|Add0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \ALU|Add0~164 (
// Equation(s):
// \ALU|Add0~164_combout  = (\ForwardAMux|out[6]~29_combout  & ((\ALU|O_out~0_combout ) # ((\ALU|Add0~163_combout  & \ALU|Equal3~0_combout )))) # (!\ForwardAMux|out[6]~29_combout  & (\ALU|Add0~163_combout  & ((\ALU|Equal3~0_combout ))))

	.dataa(\ForwardAMux|out[6]~29_combout ),
	.datab(\ALU|Add0~163_combout ),
	.datac(\ALU|O_out~0_combout ),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~164_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~164 .lut_mask = 16'hECA0;
defparam \ALU|Add0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \ALU|Add0~165 (
// Equation(s):
// \ALU|Add0~165_combout  = (\ALU|Equal2~0_combout  & ((\ALU|Add0~23_combout ))) # (!\ALU|Equal2~0_combout  & (\ALU|Add0~164_combout ))

	.dataa(\ALU|Add0~164_combout ),
	.datab(\ALU|Add0~23_combout ),
	.datac(gnd),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~165_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~165 .lut_mask = 16'hCCAA;
defparam \ALU|Add0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneive_lcell_comb \PCFromRegisterMux|out[6]~12 (
// Equation(s):
// \PCFromRegisterMux|out[6]~12_combout  = (\PCFromRegisterMux|out[6]~11_combout  & ((\ALU|Add0~165_combout ) # (!\JumpEM~q )))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\ALU|Add0~165_combout ),
	.datad(\PCFromRegisterMux|out[6]~11_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[6]~12 .lut_mask = 16'hF300;
defparam \PCFromRegisterMux|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneive_lcell_comb \InstructionMemory|rom~13 (
// Equation(s):
// \InstructionMemory|rom~13_combout  = (!\PCFromRegisterMux|out[6]~12_combout  & (\PCFromRegisterMux|out[4]~18_combout  & (\PCFromRegisterMux|out[2]~14_combout  & !\PCFromRegisterMux|out[3]~16_combout )))

	.dataa(\PCFromRegisterMux|out[6]~12_combout ),
	.datab(\PCFromRegisterMux|out[4]~18_combout ),
	.datac(\PCFromRegisterMux|out[2]~14_combout ),
	.datad(\PCFromRegisterMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~13 .lut_mask = 16'h0040;
defparam \InstructionMemory|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N28
cycloneive_lcell_comb \InstructionMemory|rom~12 (
// Equation(s):
// \InstructionMemory|rom~12_combout  = (\PCFromRegisterMux|out[6]~12_combout  & (\PCFromRegisterMux|out[2]~14_combout  & ((!\PCFromRegisterMux|out[3]~16_combout ) # (!\PCFromRegisterMux|out[4]~18_combout )))) # (!\PCFromRegisterMux|out[6]~12_combout  & 
// (\PCFromRegisterMux|out[4]~18_combout  $ (((\PCFromRegisterMux|out[2]~14_combout ) # (\PCFromRegisterMux|out[3]~16_combout )))))

	.dataa(\PCFromRegisterMux|out[6]~12_combout ),
	.datab(\PCFromRegisterMux|out[4]~18_combout ),
	.datac(\PCFromRegisterMux|out[2]~14_combout ),
	.datad(\PCFromRegisterMux|out[3]~16_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~12 .lut_mask = 16'h31B4;
defparam \InstructionMemory|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneive_lcell_comb \InstructionMemory|rom~14 (
// Equation(s):
// \InstructionMemory|rom~14_combout  = (\InstructionMemory|rom~3_combout  & ((\InstructionMemory|rom~13_combout  & (\PCFromRegisterMux|out[5]~20_combout  & !\InstructionMemory|rom~12_combout )) # (!\InstructionMemory|rom~13_combout  & 
// (!\PCFromRegisterMux|out[5]~20_combout  & \InstructionMemory|rom~12_combout ))))

	.dataa(\InstructionMemory|rom~13_combout ),
	.datab(\PCFromRegisterMux|out[5]~20_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~12_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~14 .lut_mask = 16'h1080;
defparam \InstructionMemory|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N25
dffeas \InstructionMemory|out[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[25] .is_wysiwyg = "true";
defparam \InstructionMemory|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
cycloneive_lcell_comb \NoOpInjectMux|out[1]~5 (
// Equation(s):
// \NoOpInjectMux|out[1]~5_combout  = (\InstructionMemory|out [25] & !\ControlHazardUnit|always0~5_combout )

	.dataa(gnd),
	.datab(\InstructionMemory|out [25]),
	.datac(gnd),
	.datad(\ControlHazardUnit|always0~5_combout ),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[1]~5 .lut_mask = 16'h00CC;
defparam \NoOpInjectMux|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N11
dffeas \CurrentInstructionID[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[1] .is_wysiwyg = "true";
defparam \CurrentInstructionID[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
cycloneive_lcell_comb \ControlHazardUnit|always0~1 (
// Equation(s):
// \ControlHazardUnit|always0~1_combout  = (!CurrentInstructionID[1] & (!CurrentInstructionID[2] & (!CurrentInstructionID[4] & !CurrentInstructionID[5])))

	.dataa(CurrentInstructionID[1]),
	.datab(CurrentInstructionID[2]),
	.datac(CurrentInstructionID[4]),
	.datad(CurrentInstructionID[5]),
	.cin(gnd),
	.combout(\ControlHazardUnit|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControlHazardUnit|always0~1 .lut_mask = 16'h0001;
defparam \ControlHazardUnit|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \ALUFunctionEM[4]~2 (
// Equation(s):
// \ALUFunctionEM[4]~2_combout  = (\ControlHazardUnit|always0~1_combout  & (!CurrentInstructionID[26] & (!CurrentInstructionID[29] & CurrentInstructionID[3])))

	.dataa(\ControlHazardUnit|always0~1_combout ),
	.datab(CurrentInstructionID[26]),
	.datac(CurrentInstructionID[29]),
	.datad(CurrentInstructionID[3]),
	.cin(gnd),
	.combout(\ALUFunctionEM[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUFunctionEM[4]~2 .lut_mask = 16'h0200;
defparam \ALUFunctionEM[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas JumpEM(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\ALUFunctionEM[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JumpEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam JumpEM.is_wysiwyg = "true";
defparam JumpEM.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \PCFromRegisterMux|out[2]~14 (
// Equation(s):
// \PCFromRegisterMux|out[2]~14_combout  = (\PCFromRegisterMux|out[2]~13_combout  & ((\ALU|Add0~10_combout ) # (!\JumpEM~q )))

	.dataa(gnd),
	.datab(\JumpEM~q ),
	.datac(\ALU|Add0~10_combout ),
	.datad(\PCFromRegisterMux|out[2]~13_combout ),
	.cin(gnd),
	.combout(\PCFromRegisterMux|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PCFromRegisterMux|out[2]~14 .lut_mask = 16'hF300;
defparam \PCFromRegisterMux|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \InstructionMemory|out~1 (
// Equation(s):
// \InstructionMemory|out~1_combout  = (!\reset~input_o  & (!\PCFromRegisterMux|out[2]~14_combout  & (\InstructionMemory|rom~3_combout  & \InstructionMemory|rom~5_combout )))

	.dataa(\reset~input_o ),
	.datab(\PCFromRegisterMux|out[2]~14_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~5_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|out~1 .lut_mask = 16'h1000;
defparam \InstructionMemory|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N23
dffeas \InstructionMemory|out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[2] .is_wysiwyg = "true";
defparam \InstructionMemory|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \NoOpInjectMux|out[26]~1 (
// Equation(s):
// \NoOpInjectMux|out[26]~1_combout  = (\InstructionMemory|out [2] & !\ControlHazardUnit|always0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionMemory|out [2]),
	.datad(\ControlHazardUnit|always0~5_combout ),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[26]~1 .lut_mask = 16'h00F0;
defparam \NoOpInjectMux|out[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N19
dffeas \CurrentInstructionID[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[26]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[26] .is_wysiwyg = "true";
defparam \CurrentInstructionID[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N21
dffeas \CurrentInstructionEM[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionEM[26] .is_wysiwyg = "true";
defparam \CurrentInstructionEM[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneive_lcell_comb \ControlHazardUnit|always0~4 (
// Equation(s):
// \ControlHazardUnit|always0~4_combout  = (!CurrentInstructionEM[29] & (!CurrentInstructionEM[26] & !CurrentInstructionEM[1]))

	.dataa(CurrentInstructionEM[29]),
	.datab(gnd),
	.datac(CurrentInstructionEM[26]),
	.datad(CurrentInstructionEM[1]),
	.cin(gnd),
	.combout(\ControlHazardUnit|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControlHazardUnit|always0~4 .lut_mask = 16'h0005;
defparam \ControlHazardUnit|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \ControlHazardUnit|always0~3 (
// Equation(s):
// \ControlHazardUnit|always0~3_combout  = (CurrentInstructionEM[3] & (!CurrentInstructionEM[5] & (!CurrentInstructionEM[2] & !CurrentInstructionEM[4])))

	.dataa(CurrentInstructionEM[3]),
	.datab(CurrentInstructionEM[5]),
	.datac(CurrentInstructionEM[2]),
	.datad(CurrentInstructionEM[4]),
	.cin(gnd),
	.combout(\ControlHazardUnit|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControlHazardUnit|always0~3 .lut_mask = 16'h0002;
defparam \ControlHazardUnit|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \ControlHazardUnit|always0~5 (
// Equation(s):
// \ControlHazardUnit|always0~5_combout  = (\ControlHazardUnit|always0~4_combout  & ((\ControlHazardUnit|always0~3_combout ) # ((\Controller|ALUFunction[3]~5_combout  & \ControlHazardUnit|always0~1_combout )))) # (!\ControlHazardUnit|always0~4_combout  & 
// (\Controller|ALUFunction[3]~5_combout  & ((\ControlHazardUnit|always0~1_combout ))))

	.dataa(\ControlHazardUnit|always0~4_combout ),
	.datab(\Controller|ALUFunction[3]~5_combout ),
	.datac(\ControlHazardUnit|always0~3_combout ),
	.datad(\ControlHazardUnit|always0~1_combout ),
	.cin(gnd),
	.combout(\ControlHazardUnit|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ControlHazardUnit|always0~5 .lut_mask = 16'hECA0;
defparam \ControlHazardUnit|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneive_lcell_comb \InstructionMemory|rom~7 (
// Equation(s):
// \InstructionMemory|rom~7_combout  = (\InstructionMemory|rom~3_combout  & ((\PCFromRegisterMux|out[6]~12_combout  & ((!\InstructionMemory|rom~4_combout ))) # (!\PCFromRegisterMux|out[6]~12_combout  & (!\InstructionMemory|rom~6_combout ))))

	.dataa(\PCFromRegisterMux|out[6]~12_combout ),
	.datab(\InstructionMemory|rom~6_combout ),
	.datac(\InstructionMemory|rom~3_combout ),
	.datad(\InstructionMemory|rom~4_combout ),
	.cin(gnd),
	.combout(\InstructionMemory|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionMemory|rom~7 .lut_mask = 16'h10B0;
defparam \InstructionMemory|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N21
dffeas \InstructionMemory|out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\InstructionMemory|rom~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionMemory|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionMemory|out[5] .is_wysiwyg = "true";
defparam \InstructionMemory|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N30
cycloneive_lcell_comb \NoOpInjectMux|out[29]~2 (
// Equation(s):
// \NoOpInjectMux|out[29]~2_combout  = (!\ControlHazardUnit|always0~5_combout  & \InstructionMemory|out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ControlHazardUnit|always0~5_combout ),
	.datad(\InstructionMemory|out [5]),
	.cin(gnd),
	.combout(\NoOpInjectMux|out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \NoOpInjectMux|out[29]~2 .lut_mask = 16'h0F00;
defparam \NoOpInjectMux|out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N31
dffeas \CurrentInstructionID[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\NoOpInjectMux|out[29]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionID[29] .is_wysiwyg = "true";
defparam \CurrentInstructionID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N7
dffeas \CurrentInstructionEM[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(CurrentInstructionID[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CurrentInstructionEM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \CurrentInstructionEM[29] .is_wysiwyg = "true";
defparam \CurrentInstructionEM[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneive_lcell_comb \ForwardingUnit|ForwardB~1 (
// Equation(s):
// \ForwardingUnit|ForwardB~1_combout  = (!ForceWriteToR31MuxOutWB[2] & (\RegWriteEnableWB~q  & (CurrentInstructionEM[29] $ (!CurrentInstructionEM[26]))))

	.dataa(CurrentInstructionEM[29]),
	.datab(ForceWriteToR31MuxOutWB[2]),
	.datac(\RegWriteEnableWB~q ),
	.datad(CurrentInstructionEM[26]),
	.cin(gnd),
	.combout(\ForwardingUnit|ForwardB~1_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit|ForwardB~1 .lut_mask = 16'h2010;
defparam \ForwardingUnit|ForwardB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneive_lcell_comb \ForwardingUnit|ForwardB~2 (
// Equation(s):
// \ForwardingUnit|ForwardB~2_combout  = (\ForwardingUnit|ForwardB~1_combout  & (\ForwardingUnit|ForwardB~0_combout  & !\ForwardingUnit|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\ForwardingUnit|ForwardB~1_combout ),
	.datac(\ForwardingUnit|ForwardB~0_combout ),
	.datad(\ForwardingUnit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ForwardingUnit|ForwardB~2_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardingUnit|ForwardB~2 .lut_mask = 16'h00C0;
defparam \ForwardingUnit|ForwardB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N16
cycloneive_lcell_comb \DataMemory|ser|sbyte~0 (
// Equation(s):
// \DataMemory|ser|sbyte~0_combout  = (!\reset~input_o  & ((\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[0]~1_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[0]))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\reset~input_o ),
	.datac(ReadData2EM[0]),
	.datad(\RegFileWriteMux|out[0]~1_combout ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~0 .lut_mask = 16'h3210;
defparam \DataMemory|ser|sbyte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \DataMemory|ser|sbyte[0]~1 (
// Equation(s):
// \DataMemory|ser|sbyte[0]~1_combout  = ((!\ALU|Add0~15_combout ) # (!\ALU|Add0~10_combout )) # (!\MemoryWE_EM~q )

	.dataa(\MemoryWE_EM~q ),
	.datab(\ALU|Add0~10_combout ),
	.datac(gnd),
	.datad(\ALU|Add0~15_combout ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte[0]~1 .lut_mask = 16'h77FF;
defparam \DataMemory|ser|sbyte[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N4
cycloneive_lcell_comb \DataMemory|ser|sbyte[0]~2 (
// Equation(s):
// \DataMemory|ser|sbyte[0]~2_combout  = (\reset~input_o ) # ((!\DataMemory|ser|sbyte[0]~1_combout  & (\ALU|Add0~75_combout  & \DataMemory|Equal1~5_combout )))

	.dataa(\DataMemory|ser|sbyte[0]~1_combout ),
	.datab(\reset~input_o ),
	.datac(\ALU|Add0~75_combout ),
	.datad(\DataMemory|Equal1~5_combout ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte[0]~2 .lut_mask = 16'hDCCC;
defparam \DataMemory|ser|sbyte[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N17
dffeas \DataMemory|ser|sbyte[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[0] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
cycloneive_lcell_comb \DataMemory|ser|sbyte~3 (
// Equation(s):
// \DataMemory|ser|sbyte~3_combout  = (!\reset~input_o  & ((\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[1]~5_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[1]))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(ReadData2EM[1]),
	.datac(\RegFileWriteMux|out[1]~5_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~3 .lut_mask = 16'h00E4;
defparam \DataMemory|ser|sbyte~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N27
dffeas \DataMemory|ser|sbyte[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[1] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N28
cycloneive_lcell_comb \DataMemory|ser|sbyte~4 (
// Equation(s):
// \DataMemory|ser|sbyte~4_combout  = (!\reset~input_o  & ((\ForwardingUnit|ForwardB~2_combout  & ((\RegFileWriteMux|out[2]~3_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[2]))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(ReadData2EM[2]),
	.datac(\RegFileWriteMux|out[2]~3_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~4 .lut_mask = 16'h00E4;
defparam \DataMemory|ser|sbyte~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N29
dffeas \DataMemory|ser|sbyte[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[2] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N6
cycloneive_lcell_comb \DataMemory|ser|sbyte~5 (
// Equation(s):
// \DataMemory|ser|sbyte~5_combout  = (!\reset~input_o  & ((\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[3]~7_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[3])))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\RegFileWriteMux|out[3]~7_combout ),
	.datac(ReadData2EM[3]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~5 .lut_mask = 16'h00D8;
defparam \DataMemory|ser|sbyte~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N7
dffeas \DataMemory|ser|sbyte[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[3] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N0
cycloneive_lcell_comb \DataMemory|ser|sbyte~6 (
// Equation(s):
// \DataMemory|ser|sbyte~6_combout  = (!\reset~input_o  & ((\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[4]~53_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[4])))))

	.dataa(\RegFileWriteMux|out[4]~53_combout ),
	.datab(ReadData2EM[4]),
	.datac(\ForwardingUnit|ForwardB~2_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~6 .lut_mask = 16'h00AC;
defparam \DataMemory|ser|sbyte~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N1
dffeas \DataMemory|ser|sbyte[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[4] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N22
cycloneive_lcell_comb \DataMemory|ser|sbyte~7 (
// Equation(s):
// \DataMemory|ser|sbyte~7_combout  = (!\reset~input_o  & ((\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[5]~51_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[5])))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\reset~input_o ),
	.datac(\RegFileWriteMux|out[5]~51_combout ),
	.datad(ReadData2EM[5]),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~7_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~7 .lut_mask = 16'h3120;
defparam \DataMemory|ser|sbyte~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N23
dffeas \DataMemory|ser|sbyte[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[5] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneive_lcell_comb \DataMemory|ser|sbyte~8 (
// Equation(s):
// \DataMemory|ser|sbyte~8_combout  = (!\reset~input_o  & ((\ForwardingUnit|ForwardB~2_combout  & (\RegFileWriteMux|out[6]~49_combout )) # (!\ForwardingUnit|ForwardB~2_combout  & ((ReadData2EM[6])))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(\RegFileWriteMux|out[6]~49_combout ),
	.datac(ReadData2EM[6]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~8_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~8 .lut_mask = 16'h00D8;
defparam \DataMemory|ser|sbyte~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \DataMemory|ser|sbyte[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[6] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N30
cycloneive_lcell_comb \DataMemory|ser|sbyte~9 (
// Equation(s):
// \DataMemory|ser|sbyte~9_combout  = (!\reset~input_o  & ((\ForwardingUnit|ForwardB~2_combout  & ((\ALUMux|out[7]~45_combout ))) # (!\ForwardingUnit|ForwardB~2_combout  & (ReadData2EM[7]))))

	.dataa(\ForwardingUnit|ForwardB~2_combout ),
	.datab(ReadData2EM[7]),
	.datac(\ALUMux|out[7]~45_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte~9_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte~9 .lut_mask = 16'h00E4;
defparam \DataMemory|ser|sbyte~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \DataMemory|ser|sbyte[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMemory|ser|sbyte[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|sbyte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|sbyte[7] .is_wysiwyg = "true";
defparam \DataMemory|ser|sbyte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \DataMemory|ser|sbyte[0]~10 (
// Equation(s):
// \DataMemory|ser|sbyte[0]~10_combout  = (!\DataMemory|ser|sbyte[0]~1_combout  & (\ALU|Add0~75_combout  & \DataMemory|Equal1~5_combout ))

	.dataa(\DataMemory|ser|sbyte[0]~1_combout ),
	.datab(\ALU|Add0~75_combout ),
	.datac(gnd),
	.datad(\DataMemory|Equal1~5_combout ),
	.cin(gnd),
	.combout(\DataMemory|ser|sbyte[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemory|ser|sbyte[0]~10 .lut_mask = 16'h4400;
defparam \DataMemory|ser|sbyte[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \DataMemory|ser|write_en (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\DataMemory|ser|sbyte[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMemory|ser|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataMemory|ser|write_en .is_wysiwyg = "true";
defparam \DataMemory|ser|write_en .power_up = "low";
// synopsys translate_on

assign serial_out[0] = \serial_out[0]~output_o ;

assign serial_out[1] = \serial_out[1]~output_o ;

assign serial_out[2] = \serial_out[2]~output_o ;

assign serial_out[3] = \serial_out[3]~output_o ;

assign serial_out[4] = \serial_out[4]~output_o ;

assign serial_out[5] = \serial_out[5]~output_o ;

assign serial_out[6] = \serial_out[6]~output_o ;

assign serial_out[7] = \serial_out[7]~output_o ;

assign serial_rden_out = \serial_rden_out~output_o ;

assign serial_wren_out = \serial_wren_out~output_o ;

endmodule
