 Timing Path to r/my_reg_reg[25]/D 
  
 Path Start Point : a[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    a[25]                        Rise  0.2000 0.0000 0.0000 0.130149 0.699202 0.829352          1       100      c             | 
|    CLOCK_slh__c275/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c275/Z  CLKBUF_X1 Rise  0.2220 0.0220 0.0060 0.128511 0.699202 0.827713          1       100                    | 
|    CLOCK_slh__c377/A  CLKBUF_X1 Rise  0.2220 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c377/Z  CLKBUF_X1 Rise  0.2470 0.0250 0.0060 0.134137 0.699202 0.833339          1       100                    | 
|    CLOCK_slh__c378/A  CLKBUF_X1 Rise  0.2470 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c378/Z  CLKBUF_X1 Rise  0.2720 0.0250 0.0060 0.147531 0.699202 0.846733          1       100                    | 
|    CLOCK_slh__c379/A  CLKBUF_X1 Rise  0.2720 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c379/Z  CLKBUF_X1 Rise  0.2990 0.0270 0.0070 0.28395  1.06234  1.34629           1       100                    | 
|    r/write_data[25]             Rise  0.2990 0.0000                                                                           | 
|    r/my_reg_reg[25]/D DFF_X1    Rise  0.2990 0.0000 0.0070          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[25]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[3]/D 
  
 Path Start Point : a[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[3]                        Rise  0.2000  0.0000 0.0000             0.454854 0.699202 1.15406           1       100      c             | 
|    CLOCK_slh__c283/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c283/Z CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.246675 0.699202 0.945877          1       100                    | 
|    CLOCK_slh__c413/A CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c413/Z CLKBUF_X1 Rise  0.2480  0.0250 0.0060             0.1351   0.699202 0.834302          1       100                    | 
|    CLOCK_slh__c414/A CLKBUF_X1 Rise  0.2480  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c414/Z CLKBUF_X1 Rise  0.2730  0.0250 0.0060             0.184725 0.699202 0.883927          1       100                    | 
|    CLOCK_slh__c415/A CLKBUF_X1 Rise  0.2730  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c415/Z CLKBUF_X1 Rise  0.3010  0.0280 0.0080             0.657816 1.06234  1.72016           1       100                    | 
|    r/write_data[3]             Rise  0.3010  0.0000                                                                                       | 
|    r/my_reg_reg[3]/D DFF_X1    Rise  0.3000 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[3]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3000        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[12]/D 
  
 Path Start Point : b[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                         Rise  0.2000 0.0000 0.0000 0.557377 0.699202 1.25658           1       100      c             | 
|    CLOCK_slh__c289/A   CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c289/Z   CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.21988  0.699202 0.919082          1       100                    | 
|    CLOCK_slh__c389/A   CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c389/Z   CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.114514 0.699202 0.813716          1       100                    | 
|    CLOCK_slh__c390/A   CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c390/Z   CLKBUF_X1 Rise  0.2730 0.0250 0.0060 0.171494 0.699202 0.870697          1       100                    | 
|    CLOCK_slh__c391/A   CLKBUF_X1 Rise  0.2730 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c391/Z   CLKBUF_X1 Rise  0.3000 0.0270 0.0080 0.499573 1.06234  1.56192           1       100                    | 
|    r/write_data2[12]             Rise  0.3000 0.0000                                                                           | 
|    r/my_reg2_reg[12]/D DFF_X1    Rise  0.3000 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[12]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3000        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[20]/D 
  
 Path Start Point : b[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                         Rise  0.2000 0.0000 0.0000 0.704309 0.699202 1.40351           1       100      c             | 
|    CLOCK_slh__c297/A   CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c297/Z   CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.274859 0.699202 0.974061          1       100                    | 
|    CLOCK_slh__c407/A   CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c407/Z   CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.319416 0.699202 1.01862           1       100                    | 
|    CLOCK_slh__c408/A   CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c408/Z   CLKBUF_X1 Rise  0.2740 0.0250 0.0060 0.192319 0.699202 0.891521          1       100                    | 
|    CLOCK_slh__c409/A   CLKBUF_X1 Rise  0.2740 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c409/Z   CLKBUF_X1 Rise  0.3010 0.0270 0.0080 0.47045  1.06234  1.53279           1       100                    | 
|    r/write_data2[20]             Rise  0.3010 0.0000                                                                           | 
|    r/my_reg2_reg[20]/D DFF_X1    Rise  0.3010 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[20]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3010        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[25]/D 
  
 Path Start Point : b[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    b[25]                         Rise  0.2000 0.0000 0.0000 0.36782  0.699202 1.06702           1       100      c             | 
|    CLOCK_slh__c305/A   CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c305/Z   CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.1564   0.699202 0.855602          1       100                    | 
|    CLOCK_slh__c467/A   CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c467/Z   CLKBUF_X1 Rise  0.2480 0.0250 0.0070 0.232775 0.699202 0.931977          1       100                    | 
|    CLOCK_slh__c468/A   CLKBUF_X1 Rise  0.2480 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c468/Z   CLKBUF_X1 Rise  0.2730 0.0250 0.0060 0.200346 0.699202 0.899548          1       100                    | 
|    CLOCK_slh__c469/A   CLKBUF_X1 Rise  0.2730 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c469/Z   CLKBUF_X1 Rise  0.3010 0.0280 0.0080 0.640159 1.06234  1.7025            1       100                    | 
|    r/write_data2[25]             Rise  0.3010 0.0000                                                                           | 
|    r/my_reg2_reg[25]/D DFF_X1    Rise  0.3010 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[25]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3010        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[9]/D 
  
 Path Start Point : b[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                         Rise  0.2000 0.0000 0.0000 0.95438  0.699202 1.65358           1       100      c             | 
|    CLOCK_slh__c317/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c317/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.380196 0.699202 1.0794            1       100                    | 
|    CLOCK_slh__c563/A  CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c563/Z  CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.128355 0.699202 0.827557          1       100                    | 
|    CLOCK_slh__c564/A  CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c564/Z  CLKBUF_X1 Rise  0.2730 0.0250 0.0060 0.172376 0.699202 0.871578          1       100                    | 
|    CLOCK_slh__c565/A  CLKBUF_X1 Rise  0.2730 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c565/Z  CLKBUF_X1 Rise  0.3020 0.0290 0.0090 1.2196   1.06234  2.28194           1       100                    | 
|    r/write_data2[9]             Rise  0.3020 0.0000                                                                           | 
|    r/my_reg2_reg[9]/D DFF_X1    Rise  0.3020 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[9]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3020        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[23]/D 
  
 Path Start Point : b[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    b[23]                         Rise  0.2000 0.0000 0.0000 0.406094 0.699202 1.1053            1       100      c             | 
|    CLOCK_slh__c301/A   CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c301/Z   CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.285856 0.699202 0.985058          1       100                    | 
|    CLOCK_slh__c557/A   CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c557/Z   CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.152831 0.699202 0.852033          1       100                    | 
|    CLOCK_slh__c558/A   CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c558/Z   CLKBUF_X1 Rise  0.2730 0.0250 0.0060 0.182094 0.699202 0.881296          1       100                    | 
|    CLOCK_slh__c559/A   CLKBUF_X1 Rise  0.2730 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c559/Z   CLKBUF_X1 Rise  0.3020 0.0290 0.0090 0.89581  1.06234  1.95815           1       100                    | 
|    r/write_data2[23]             Rise  0.3020 0.0000                                                                           | 
|    r/my_reg2_reg[23]/D DFF_X1    Rise  0.3020 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[23]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3020        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[28]/D 
  
 Path Start Point : b[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    b[28]                         Rise  0.2000 0.0000 0.0000 0.395736 0.699202 1.09494           1       100      c             | 
|    CLOCK_slh__c309/A   CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c309/Z   CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.304466 0.699202 1.00367           1       100                    | 
|    CLOCK_slh__c383/A   CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c383/Z   CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.265469 0.699202 0.964671          1       100                    | 
|    CLOCK_slh__c384/A   CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c384/Z   CLKBUF_X1 Rise  0.2750 0.0260 0.0070 0.470024 0.699202 1.16923           1       100                    | 
|    CLOCK_slh__c385/A   CLKBUF_X1 Rise  0.2750 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c385/Z   CLKBUF_X1 Rise  0.3020 0.0270 0.0070 0.357276 1.06234  1.41962           1       100                    | 
|    r/write_data2[28]             Rise  0.3020 0.0000                                                                           | 
|    r/my_reg2_reg[28]/D DFF_X1    Rise  0.3020 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[28]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3020        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[19]/D 
  
 Path Start Point : a[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[19]                        Rise  0.2000  0.0000 0.0000             0.643401 0.699202 1.3426            1       100      c             | 
|    CLOCK_slh__c265/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c265/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.291164 0.699202 0.990366          1       100                    | 
|    CLOCK_slh__c545/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c545/Z  CLKBUF_X1 Rise  0.2490  0.0260 0.0070             0.300774 0.699202 0.999976          1       100                    | 
|    CLOCK_slh__c546/A  CLKBUF_X1 Rise  0.2490  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c546/Z  CLKBUF_X1 Rise  0.2750  0.0260 0.0060             0.208036 0.699202 0.907238          1       100                    | 
|    CLOCK_slh__c547/A  CLKBUF_X1 Rise  0.2750  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c547/Z  CLKBUF_X1 Rise  0.3040  0.0290 0.0090             0.94762  1.06234  2.00996           1       100                    | 
|    r/write_data[19]             Rise  0.3040  0.0000                                                                                       | 
|    r/my_reg_reg[19]/D DFF_X1    Rise  0.3030 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[19]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3030        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[31]/D 
  
 Path Start Point : b[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    b[31]                         Rise  0.2000 0.0000 0.0000 0.446264 0.699202 1.14547           1       100      c             | 
|    CLOCK_slh__c235/A   CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c235/Z   CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.129789 0.699202 0.828992          1       100                    | 
|    CLOCK_slh__c449/A   CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c449/Z   CLKBUF_X1 Rise  0.2480 0.0250 0.0070 0.313921 0.699202 1.01312           1       100                    | 
|    CLOCK_slh__c450/A   CLKBUF_X1 Rise  0.2480 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c450/Z   CLKBUF_X1 Rise  0.2740 0.0260 0.0070 0.242282 0.699202 0.941484          1       100                    | 
|    CLOCK_slh__c451/A   CLKBUF_X1 Rise  0.2740 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c451/Z   CLKBUF_X1 Rise  0.3030 0.0290 0.0080 0.829695 1.06234  1.89204           1       100                    | 
|    r/write_data2[31]             Rise  0.3030 0.0000                                                                           | 
|    r/my_reg2_reg[31]/D DFF_X1    Rise  0.3030 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[31]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3030        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[8]/D 
  
 Path Start Point : b[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    b[8]                         Rise  0.2000  0.0000 0.0000             1.02154  0.699202 1.72074           1       100      c             | 
|    CLOCK_slh__c255/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c255/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0060             0.210582 0.699202 0.909784          1       100                    | 
|    CLOCK_slh__c509/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c509/Z  CLKBUF_X1 Rise  0.2490  0.0260 0.0070             0.619321 0.699202 1.31852           1       100                    | 
|    CLOCK_slh__c510/A  CLKBUF_X1 Rise  0.2480 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c510/Z  CLKBUF_X1 Rise  0.2750  0.0270 0.0070             0.533059 0.699202 1.23226           1       100                    | 
|    CLOCK_slh__c511/A  CLKBUF_X1 Rise  0.2750  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c511/Z  CLKBUF_X1 Rise  0.3020  0.0270 0.0080             0.440728 1.06234  1.50307           1       100                    | 
|    r/write_data2[8]             Rise  0.3020  0.0000                                                                                       | 
|    r/my_reg2_reg[8]/D DFF_X1    Rise  0.3020  0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[8]/CK       DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0190 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3020        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[0]/D 
  
 Path Start Point : b[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    b[0]                         Rise  0.2000  0.0000 0.0000             1.36366  0.699202 2.06286           1       100      c             | 
|    CLOCK_slh__c217/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c217/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.557576 0.699202 1.25678           1       100                    | 
|    CLOCK_slh__c359/A  CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c359/Z  CLKBUF_X1 Rise  0.2500  0.0260 0.0070             0.471501 0.699202 1.1707            1       100                    | 
|    CLOCK_slh__c360/A  CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c360/Z  CLKBUF_X1 Rise  0.2760  0.0260 0.0060             0.209791 0.699202 0.908993          1       100                    | 
|    CLOCK_slh__c361/A  CLKBUF_X1 Rise  0.2760  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c361/Z  CLKBUF_X1 Rise  0.3050  0.0290 0.0090             0.892435 1.06234  1.95478           1       100                    | 
|    r/write_data2[0]             Rise  0.3050  0.0000                                                                                       | 
|    r/my_reg2_reg[0]/D DFF_X1    Rise  0.3040 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[0]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3040        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[18]/D 
  
 Path Start Point : b[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[18]                         Rise  0.2000  0.0000 0.0000             0.962514 0.699202 1.66172           1       100      c             | 
|    CLOCK_slh__c251/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c251/Z   CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.368434 0.699202 1.06764           1       100                    | 
|    CLOCK_slh__c455/A   CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c455/Z   CLKBUF_X1 Rise  0.2500  0.0270 0.0070             0.628388 0.699202 1.32759           1       100                    | 
|    CLOCK_slh__c456/A   CLKBUF_X1 Rise  0.2490 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c456/Z   CLKBUF_X1 Rise  0.2760  0.0270 0.0080             0.732369 0.699202 1.43157           1       100                    | 
|    CLOCK_slh__c457/A   CLKBUF_X1 Rise  0.2760  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c457/Z   CLKBUF_X1 Rise  0.3040  0.0280 0.0080             0.457808 1.06234  1.52015           1       100                    | 
|    r/write_data2[18]             Rise  0.3040  0.0000                                                                                       | 
|    r/my_reg2_reg[18]/D DFF_X1    Rise  0.3040  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[18]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3040        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[30]/D 
  
 Path Start Point : b[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[30]                         Rise  0.2000  0.0000 0.0000             0.149855 0.699202 0.849057          1       100      c             | 
|    CLOCK_slh__c313/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c313/Z   CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.286144 0.699202 0.985346          1       100                    | 
|    CLOCK_slh__c551/A   CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c551/Z   CLKBUF_X1 Rise  0.2490  0.0260 0.0070             0.445206 0.699202 1.14441           1       100                    | 
|    CLOCK_slh__c552/A   CLKBUF_X1 Rise  0.2480 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c552/Z   CLKBUF_X1 Rise  0.2750  0.0270 0.0070             0.537668 0.699202 1.23687           1       100                    | 
|    CLOCK_slh__c553/A   CLKBUF_X1 Rise  0.2750  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c553/Z   CLKBUF_X1 Rise  0.3040  0.0290 0.0080             0.819353 1.06234  1.8817            1       100                    | 
|    r/write_data2[30]             Rise  0.3040  0.0000                                                                                       | 
|    r/my_reg2_reg[30]/D DFF_X1    Rise  0.3040  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[30]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3040        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[15]/D 
  
 Path Start Point : a[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                        Rise  0.2000  0.0000 0.0000             1.43081  0.699202 2.13001           1       100      c             | 
|    CLOCK_slh__c213/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c213/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.298898 0.699202 0.9981            1       100                    | 
|    CLOCK_slh__c641/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c641/Z  CLKBUF_X1 Rise  0.2490  0.0260 0.0070             0.454285 0.699202 1.15349           1       100                    | 
|    CLOCK_slh__c642/A  CLKBUF_X1 Rise  0.2490  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c642/Z  CLKBUF_X1 Rise  0.2750  0.0260 0.0060             0.20652  0.699202 0.905722          1       100                    | 
|    CLOCK_slh__c643/A  CLKBUF_X1 Rise  0.2750  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c643/Z  CLKBUF_X1 Rise  0.3060  0.0310 0.0100             1.74464  1.06234  2.80698           1       100                    | 
|    r/write_data[15]             Rise  0.3060  0.0000                                                                                       | 
|    r/my_reg_reg[15]/D DFF_X1    Rise  0.3050 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[15]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3050        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                        Rise  0.2000  0.0000 0.0000             0.400457 0.699202 1.09966           1       100      c             | 
|    CLOCK_slh__c245/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c245/Z CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.27999  0.699202 0.979192          1       100                    | 
|    CLOCK_slh__c503/A CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c503/Z CLKBUF_X1 Rise  0.2510  0.0280 0.0080             1.10091  0.699202 1.80011           1       100                    | 
|    CLOCK_slh__c504/A CLKBUF_X1 Rise  0.2500 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c504/Z CLKBUF_X1 Rise  0.2760  0.0260 0.0060             0.196787 0.699202 0.895989          1       100                    | 
|    CLOCK_slh__c505/A CLKBUF_X1 Rise  0.2760  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c505/Z CLKBUF_X1 Rise  0.3050  0.0290 0.0090             1.20977  1.06234  2.27211           1       100                    | 
|    r/write_data[4]             Rise  0.3050  0.0000                                                                                       | 
|    r/my_reg_reg[4]/D DFF_X1    Rise  0.3050  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[4]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3050        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[27]/D 
  
 Path Start Point : a[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                        Rise  0.2000  0.0000 0.0000             0.769754 0.699202 1.46896           1       100      c             | 
|    CLOCK_slh__c279/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c279/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.491184 0.699202 1.19039           1       100                    | 
|    CLOCK_slh__c401/A  CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c401/Z  CLKBUF_X1 Rise  0.2500  0.0260 0.0070             0.29311  0.699202 0.992312          1       100                    | 
|    CLOCK_slh__c402/A  CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c402/Z  CLKBUF_X1 Rise  0.2770  0.0270 0.0070             0.54011  0.699202 1.23931           1       100                    | 
|    CLOCK_slh__c403/A  CLKBUF_X1 Rise  0.2770  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c403/Z  CLKBUF_X1 Rise  0.3060  0.0290 0.0090             0.975543 1.06234  2.03788           1       100                    | 
|    r/write_data[27]             Rise  0.3060  0.0000                                                                                       | 
|    r/my_reg_reg[27]/D DFF_X1    Rise  0.3050 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[27]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3050        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[2]/D 
  
 Path Start Point : b[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    b[2]                         Rise  0.2000 0.0000 0.0000 0.58459  0.699202 1.28379           1       100      c             | 
|    CLOCK_slh__c211/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c211/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.159981 0.699202 0.859183          1       100                    | 
|    CLOCK_slh__c419/A  CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c419/Z  CLKBUF_X1 Rise  0.2500 0.0270 0.0080 0.781815 0.699202 1.48102           1       100                    | 
|    CLOCK_slh__c420/A  CLKBUF_X1 Rise  0.2500 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c420/Z  CLKBUF_X1 Rise  0.2770 0.0270 0.0070 0.520597 0.699202 1.2198            1       100                    | 
|    CLOCK_slh__c421/A  CLKBUF_X1 Rise  0.2770 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c421/Z  CLKBUF_X1 Rise  0.3050 0.0280 0.0080 0.573042 1.06234  1.63538           1       100                    | 
|    r/write_data2[2]             Rise  0.3050 0.0000                                                                           | 
|    r/my_reg2_reg[2]/D DFF_X1    Rise  0.3050 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[2]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3050        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[7]/D 
  
 Path Start Point : a[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                        Rise  0.2000  0.0000 0.0000             1.83174  0.699202 2.53095           1       100      c             | 
|    CLOCK_slh__c257/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c257/Z CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.342437 0.699202 1.04164           1       100                    | 
|    CLOCK_slh__c515/A CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c515/Z CLKBUF_X1 Rise  0.2500  0.0270 0.0070             0.566203 0.699202 1.26541           1       100                    | 
|    CLOCK_slh__c516/A CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c516/Z CLKBUF_X1 Rise  0.2760  0.0260 0.0070             0.323354 0.699202 1.02256           1       100                    | 
|    CLOCK_slh__c517/A CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c517/Z CLKBUF_X1 Rise  0.3080  0.0320 0.0110             2.01452  1.06234  3.07686           1       100                    | 
|    r/write_data[7]             Rise  0.3080  0.0000                                                                                       | 
|    r/my_reg_reg[7]/D DFF_X1    Rise  0.3060 -0.0020 0.0110    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[7]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3060        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[23]/D 
  
 Path Start Point : a[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[23]                        Rise  0.2000  0.0000 0.0000             1.75177  0.699202 2.45097           1       100      c             | 
|    CLOCK_slh__c273/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c273/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.365504 0.699202 1.06471           1       100                    | 
|    CLOCK_slh__c623/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c623/Z  CLKBUF_X1 Rise  0.2500  0.0270 0.0070             0.55328  0.699202 1.25248           1       100                    | 
|    CLOCK_slh__c624/A  CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c624/Z  CLKBUF_X1 Rise  0.2760  0.0260 0.0070             0.294243 0.699202 0.993446          1       100                    | 
|    CLOCK_slh__c625/A  CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c625/Z  CLKBUF_X1 Rise  0.3080  0.0320 0.0110             1.94624  1.06234  3.00858           1       100                    | 
|    r/write_data[23]             Rise  0.3080  0.0000                                                                                       | 
|    r/my_reg_reg[23]/D DFF_X1    Rise  0.3060 -0.0020 0.0110    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[23]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3060        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[30]/D 
  
 Path Start Point : a[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[30]                        Rise  0.2000  0.0000 0.0000             1.30481  0.699202 2.00402           1       100      c             | 
|    CLOCK_slh__c225/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c225/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.391433 0.699202 1.09064           1       100                    | 
|    CLOCK_slh__c539/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c539/Z  CLKBUF_X1 Rise  0.2500  0.0270 0.0070             0.54873  0.699202 1.24793           1       100                    | 
|    CLOCK_slh__c540/A  CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c540/Z  CLKBUF_X1 Rise  0.2760  0.0260 0.0070             0.27993  0.699202 0.979132          1       100                    | 
|    CLOCK_slh__c541/A  CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c541/Z  CLKBUF_X1 Rise  0.3080  0.0320 0.0110             2.0741   1.06234  3.13644           1       100                    | 
|    r/write_data[30]             Rise  0.3080  0.0000                                                                                       | 
|    r/my_reg_reg[30]/D DFF_X1    Rise  0.3060 -0.0020 0.0110    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[30]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3060        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[6]/D 
  
 Path Start Point : a[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[6]                        Rise  0.2000  0.0000 0.0000             2.47778  0.699202 3.17698           1       100      c             | 
|    CLOCK_slh__c285/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c285/Z CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.503127 0.699202 1.20233           1       100                    | 
|    CLOCK_slh__c647/A CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c647/Z CLKBUF_X1 Rise  0.2510  0.0270 0.0070             0.587768 0.699202 1.28697           1       100                    | 
|    CLOCK_slh__c648/A CLKBUF_X1 Rise  0.2490 -0.0020 0.0070    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c648/Z CLKBUF_X1 Rise  0.2750  0.0260 0.0070             0.397249 0.699202 1.09645           1       100                    | 
|    CLOCK_slh__c649/A CLKBUF_X1 Rise  0.2750  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c649/Z CLKBUF_X1 Rise  0.3100  0.0350 0.0130             3.29208  1.06234  4.35442           1       100                    | 
|    r/write_data[6]             Rise  0.3100  0.0000                                                                                       | 
|    r/my_reg_reg[6]/D DFF_X1    Rise  0.3070 -0.0030 0.0130    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[6]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3070        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[12]/D 
  
 Path Start Point : a[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[12]                        Rise  0.2000  0.0000 0.0000             1.01658  0.699202 1.71578           1       100      c             | 
|    CLOCK_slh__c259/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c259/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0060             0.143099 0.699202 0.842301          1       100                    | 
|    CLOCK_slh__c461/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c461/Z  CLKBUF_X1 Rise  0.2520  0.0290 0.0090             1.42737  0.699202 2.12657           1       100                    | 
|    CLOCK_slh__c462/A  CLKBUF_X1 Rise  0.2500 -0.0020 0.0090    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c462/Z  CLKBUF_X1 Rise  0.2780  0.0280 0.0080             0.738074 0.699202 1.43728           1       100                    | 
|    CLOCK_slh__c463/A  CLKBUF_X1 Rise  0.2780  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c463/Z  CLKBUF_X1 Rise  0.3070  0.0290 0.0080             0.773271 1.06234  1.83561           1       100                    | 
|    r/write_data[12]             Rise  0.3070  0.0000                                                                                       | 
|    r/my_reg_reg[12]/D DFF_X1    Rise  0.3060 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[12]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3060        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[20]/D 
  
 Path Start Point : a[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[20]                        Rise  0.2000  0.0000 0.0000             1.32479  0.699202 2.02399           1       100      c             | 
|    CLOCK_slh__c269/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c269/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.436417 0.699202 1.13562           1       100                    | 
|    CLOCK_slh__c473/A  CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c473/Z  CLKBUF_X1 Rise  0.2490  0.0250 0.0060             0.133112 0.699202 0.832314          1       100                    | 
|    CLOCK_slh__c474/A  CLKBUF_X1 Rise  0.2490  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c474/Z  CLKBUF_X1 Rise  0.2750  0.0260 0.0070             0.46736  0.699202 1.16656           1       100                    | 
|    CLOCK_slh__c475/A  CLKBUF_X1 Rise  0.2750  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c475/Z  CLKBUF_X1 Rise  0.3080  0.0330 0.0110             2.2467   1.06234  3.30905           1       100                    | 
|    r/write_data[20]             Rise  0.3080  0.0000                                                                                       | 
|    r/my_reg_reg[20]/D DFF_X1    Rise  0.3070 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[20]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3070        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[26]/D 
  
 Path Start Point : a[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[26]                        Rise  0.2000  0.0000 0.0000             2.45566  0.699202 3.15486           1       100      c             | 
|    CLOCK_slh__c277/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c277/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.292121 0.699202 0.991323          1       100                    | 
|    CLOCK_slh__c593/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c593/Z  CLKBUF_X1 Rise  0.2500  0.0270 0.0080             0.804725 0.699202 1.50393           1       100                    | 
|    CLOCK_slh__c594/A  CLKBUF_X1 Rise  0.2500  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c594/Z  CLKBUF_X1 Rise  0.2760  0.0260 0.0070             0.227322 0.699202 0.926524          1       100                    | 
|    CLOCK_slh__c595/A  CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c595/Z  CLKBUF_X1 Rise  0.3080  0.0320 0.0110             2.17416  1.06234  3.2365            1       100                    | 
|    r/write_data[26]             Rise  0.3080  0.0000                                                                                       | 
|    r/my_reg_reg[26]/D DFF_X1    Rise  0.3070 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[26]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3070        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[29]/D 
  
 Path Start Point : a[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[29]                        Rise  0.2000  0.0000 0.0000             1.6988   0.699202 2.398             1       100      c             | 
|    CLOCK_slh__c281/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c281/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.286349 0.699202 0.985551          1       100                    | 
|    CLOCK_slh__c587/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c587/Z  CLKBUF_X1 Rise  0.2510  0.0280 0.0080             1.10968  0.699202 1.80888           1       100                    | 
|    CLOCK_slh__c588/A  CLKBUF_X1 Rise  0.2500 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c588/Z  CLKBUF_X1 Rise  0.2770  0.0270 0.0070             0.444373 0.699202 1.14358           1       100                    | 
|    CLOCK_slh__c589/A  CLKBUF_X1 Rise  0.2770  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c589/Z  CLKBUF_X1 Rise  0.3100  0.0330 0.0110             2.35977  1.06234  3.42211           1       100                    | 
|    r/write_data[29]             Rise  0.3100  0.0000                                                                                       | 
|    r/my_reg_reg[29]/D DFF_X1    Rise  0.3070 -0.0030 0.0110    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[29]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3070        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[1]/D 
  
 Path Start Point : a[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[1]                        Rise  0.2000  0.0000 0.0000             3.57429  0.699202 4.27349           1       100      c             | 
|    CLOCK_slh__c267/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c267/Z CLKBUF_X1 Rise  0.2230  0.0230 0.0060             0.198735 0.699202 0.897937          1       100                    | 
|    CLOCK_slh__c701/A CLKBUF_X1 Rise  0.2230  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c701/Z CLKBUF_X1 Rise  0.2490  0.0260 0.0070             0.521869 0.699202 1.22107           1       100                    | 
|    CLOCK_slh__c702/A CLKBUF_X1 Rise  0.2490  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c702/Z CLKBUF_X1 Rise  0.2760  0.0270 0.0070             0.549206 0.699202 1.24841           1       100                    | 
|    CLOCK_slh__c703/A CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c703/Z CLKBUF_X1 Rise  0.3110  0.0350 0.0130             3.19082  1.06234  4.25316           1       100                    | 
|    r/write_data[1]             Rise  0.3110  0.0000                                                                                       | 
|    r/my_reg_reg[1]/D DFF_X1    Rise  0.3080 -0.0030 0.0130    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[1]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[11]/D 
  
 Path Start Point : b[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                         Rise  0.2000  0.0000 0.0000             3.37818  0.699202 4.07739           1       100      c             | 
|    CLOCK_slh__c249/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c249/Z   CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.564039 0.699202 1.26324           1       100                    | 
|    CLOCK_slh__c365/A   CLKBUF_X1 Rise  0.2220 -0.0020 0.0070    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c365/Z   CLKBUF_X1 Rise  0.2490  0.0270 0.0070             0.633428 0.699202 1.33263           1       100                    | 
|    CLOCK_slh__c366/A   CLKBUF_X1 Rise  0.2490  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c366/Z   CLKBUF_X1 Rise  0.2760  0.0270 0.0070             0.708562 0.699202 1.40776           1       100                    | 
|    CLOCK_slh__c367/A   CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c367/Z   CLKBUF_X1 Rise  0.3110  0.0350 0.0130             3.11881  1.06234  4.18115           1       100                    | 
|    r/write_data2[11]             Rise  0.3110  0.0000                                                                                       | 
|    r/my_reg2_reg[11]/D DFF_X1    Rise  0.3080 -0.0030 0.0130    -0.0030           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[11]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[16]/D 
  
 Path Start Point : a[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[16]                        Rise  0.2000  0.0000 0.0000             1.50905  0.699202 2.20826           1       100      c             | 
|    CLOCK_slh__c229/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c229/Z  CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.850858 0.699202 1.55006           1       100                    | 
|    CLOCK_slh__c431/A  CLKBUF_X1 Rise  0.2250  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c431/Z  CLKBUF_X1 Rise  0.2520  0.0270 0.0070             0.502759 0.699202 1.20196           1       100                    | 
|    CLOCK_slh__c432/A  CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c432/Z  CLKBUF_X1 Rise  0.2790  0.0270 0.0080             0.757582 0.699202 1.45678           1       100                    | 
|    CLOCK_slh__c433/A  CLKBUF_X1 Rise  0.2780 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c433/Z  CLKBUF_X1 Rise  0.3080  0.0300 0.0090             0.988337 1.06234  2.05068           1       100                    | 
|    r/write_data[16]             Rise  0.3080  0.0000                                                                                       | 
|    r/my_reg_reg[16]/D DFF_X1    Rise  0.3070 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[16]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3070        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[1]/D 
  
 Path Start Point : b[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                         Rise  0.2000  0.0000 0.0000             3.14161  0.699202 3.84081           1       100      c             | 
|    CLOCK_slh__c219/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c219/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.238782 0.699202 0.937984          1       100                    | 
|    CLOCK_slh__c695/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c695/Z  CLKBUF_X1 Rise  0.2500  0.0270 0.0080             0.761779 0.699202 1.46098           1       100                    | 
|    CLOCK_slh__c696/A  CLKBUF_X1 Rise  0.2500  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c696/Z  CLKBUF_X1 Rise  0.2770  0.0270 0.0070             0.434142 0.699202 1.13334           1       100                    | 
|    CLOCK_slh__c697/A  CLKBUF_X1 Rise  0.2770  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c697/Z  CLKBUF_X1 Rise  0.3090  0.0320 0.0110             1.96681  1.06234  3.02915           1       100                    | 
|    r/write_data2[1]             Rise  0.3090  0.0000                                                                                       | 
|    r/my_reg2_reg[1]/D DFF_X1    Rise  0.3080 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[1]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[27]/D 
  
 Path Start Point : b[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[27]                         Rise  0.2000  0.0000 0.0000             3.43781  0.699202 4.13701           1       100      c             | 
|    CLOCK_slh__c233/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c233/Z   CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.414991 0.699202 1.11419           1       100                    | 
|    CLOCK_slh__c443/A   CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c443/Z   CLKBUF_X1 Rise  0.2510  0.0280 0.0080             1.03431  0.699202 1.73351           1       100                    | 
|    CLOCK_slh__c444/A   CLKBUF_X1 Rise  0.2500 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c444/Z   CLKBUF_X1 Rise  0.2760  0.0260 0.0070             0.262657 0.699202 0.961859          1       100                    | 
|    CLOCK_slh__c445/A   CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c445/Z   CLKBUF_X1 Rise  0.3120  0.0360 0.0140             3.48446  1.06234  4.5468            1       100                    | 
|    r/write_data2[27]             Rise  0.3120  0.0000                                                                                       | 
|    r/my_reg2_reg[27]/D DFF_X1    Rise  0.3090 -0.0030 0.0140    -0.0030           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[27]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3090        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to i_reg[1]/D 
  
 Path Start Point : start_i[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : i_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    start_i[1]                  Rise  0.2000 0.0000 0.0000 0.86934  1.5292   2.39854           1       100      c             | 
|    i_0_0_3/A1        NAND2_X1  Rise  0.2000 0.0000 0.0000          1.59903                                                   | 
|    i_0_0_3/ZN        NAND2_X1  Fall  0.2100 0.0100 0.0060 0.289655 1.51857  1.80823           1       100                    | 
|    i_0_0_4/A         OAI21_X1  Fall  0.2100 0.0000 0.0060          1.51857                                                   | 
|    i_0_0_4/ZN        OAI21_X1  Rise  0.2260 0.0160 0.0090 0.338119 0.699202 1.03732           1       100                    | 
|    CLOCK_slh__c341/A CLKBUF_X1 Rise  0.2260 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c341/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0070 0.196928 1.06234  1.25927           1       100                    | 
|    i_reg[1]/D        DFF_X1    Rise  0.2540 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    i_reg[1]/CK          DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0180 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to i_reg[2]/D 
  
 Path Start Point : start_i[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : i_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    start_i[2]                  Rise  0.2000 0.0000 0.0000 0.874701 1.5292   2.4039            1       100      c             | 
|    i_0_0_5/A1        NAND2_X1  Rise  0.2000 0.0000 0.0000          1.59903                                                   | 
|    i_0_0_5/ZN        NAND2_X1  Fall  0.2100 0.0100 0.0070 0.579183 1.51857  2.09776           1       100                    | 
|    i_0_0_11/A        OAI21_X1  Fall  0.2100 0.0000 0.0070          1.51857                                                   | 
|    i_0_0_11/ZN       OAI21_X1  Rise  0.2260 0.0160 0.0090 0.253683 0.699202 0.952885          1       100                    | 
|    CLOCK_slh__c349/A CLKBUF_X1 Rise  0.2260 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c349/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.45871  1.06234  1.52105           1       100                    | 
|    i_reg[2]/D        DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    i_reg[2]/CK          DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0180 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to i_reg[4]/D 
  
 Path Start Point : start_i[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : i_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    start_i[4]                  Rise  0.2000 0.0000 0.0000 0.483916 1.5292   2.01311           1       100      c             | 
|    i_0_0_16/A1       NAND2_X1  Rise  0.2000 0.0000 0.0000          1.59903                                                   | 
|    i_0_0_16/ZN       NAND2_X1  Fall  0.2090 0.0090 0.0060 0.204039 1.51857  1.72261           1       100                    | 
|    i_0_0_21/A        OAI21_X1  Fall  0.2090 0.0000 0.0060          1.51857                                                   | 
|    i_0_0_21/ZN       OAI21_X1  Rise  0.2250 0.0160 0.0100 0.458021 0.699202 1.15722           1       100                    | 
|    CLOCK_slh__c351/A CLKBUF_X1 Rise  0.2250 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c351/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0080 0.382046 1.06234  1.44439           1       100                    | 
|    i_reg[4]/D        DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    i_reg[4]/CK          DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0180 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[21]/D 
  
 Path Start Point : a[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    a[21]                        Rise  0.2000 0.0000 0.0000 0.300184 0.699202 0.999387          1       100      c             | 
|    CLOCK_slh__c325/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c325/Z  CLKBUF_X1 Rise  0.2240 0.0240 0.0070 0.585797 0.699202 1.285             1       100                    | 
|    CLOCK_slh__c605/A  CLKBUF_X1 Rise  0.2240 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c605/Z  CLKBUF_X1 Rise  0.2510 0.0270 0.0070 0.668196 0.699202 1.3674            1       100                    | 
|    CLOCK_slh__c606/A  CLKBUF_X1 Rise  0.2510 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c606/Z  CLKBUF_X1 Rise  0.2770 0.0260 0.0070 0.378438 0.699202 1.07764           1       100                    | 
|    CLOCK_slh__c607/A  CLKBUF_X1 Rise  0.2770 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c607/Z  CLKBUF_X1 Rise  0.3060 0.0290 0.0080 0.857325 1.06234  1.91967           1       100                    | 
|    r/write_data[21]             Rise  0.3060 0.0000                                                                           | 
|    r/my_reg_reg[21]/D DFF_X1    Rise  0.3060 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[21]/CK       DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0190 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3060        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[2]/D 
  
 Path Start Point : a[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[2]                        Rise  0.2000  0.0000 0.0000             1.00495  0.699202 1.70415           1       100      c             | 
|    CLOCK_slh__c327/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c327/Z CLKBUF_X1 Rise  0.2260  0.0260 0.0080             1.2043   0.699202 1.9035            1       100                    | 
|    CLOCK_slh__c569/A CLKBUF_X1 Rise  0.2250 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c569/Z CLKBUF_X1 Rise  0.2530  0.0280 0.0070             0.716119 0.699202 1.41532           1       100                    | 
|    CLOCK_slh__c570/A CLKBUF_X1 Rise  0.2520 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c570/Z CLKBUF_X1 Rise  0.2800  0.0280 0.0080             0.808457 0.699202 1.50766           1       100                    | 
|    CLOCK_slh__c571/A CLKBUF_X1 Rise  0.2790 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c571/Z CLKBUF_X1 Rise  0.3090  0.0300 0.0090             1.17804  1.06234  2.24039           1       100                    | 
|    r/write_data[2]             Rise  0.3090  0.0000                                                                                       | 
|    r/my_reg_reg[2]/D DFF_X1    Rise  0.3080 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[2]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[18]/D 
  
 Path Start Point : a[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[18]                        Rise  0.2000  0.0000 0.0000             1.68051  0.699202 2.37971           1       100      c             | 
|    CLOCK_slh__c323/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c323/Z  CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.7675   0.699202 1.4667            1       100                    | 
|    CLOCK_slh__c581/A  CLKBUF_X1 Rise  0.2250  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c581/Z  CLKBUF_X1 Rise  0.2520  0.0270 0.0070             0.450257 0.699202 1.14946           1       100                    | 
|    CLOCK_slh__c582/A  CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c582/Z  CLKBUF_X1 Rise  0.2800  0.0280 0.0080             0.933898 0.699202 1.6331            1       100                    | 
|    CLOCK_slh__c583/A  CLKBUF_X1 Rise  0.2790 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c583/Z  CLKBUF_X1 Rise  0.3090  0.0300 0.0090             1.04062  1.06234  2.10296           1       100                    | 
|    r/write_data[18]             Rise  0.3090  0.0000                                                                                       | 
|    r/my_reg_reg[18]/D DFF_X1    Rise  0.3080 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[18]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[28]/D 
  
 Path Start Point : a[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[28]                        Rise  0.2000  0.0000 0.0000             2.22334  0.699202 2.92254           1       100      c             | 
|    CLOCK_slh__c243/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c243/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.390832 0.699202 1.09003           1       100                    | 
|    CLOCK_slh__c497/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c497/Z  CLKBUF_X1 Rise  0.2500  0.0270 0.0080             0.739696 0.699202 1.4389            1       100                    | 
|    CLOCK_slh__c498/A  CLKBUF_X1 Rise  0.2500  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c498/Z  CLKBUF_X1 Rise  0.2760  0.0260 0.0070             0.356823 0.699202 1.05603           1       100                    | 
|    CLOCK_slh__c499/A  CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c499/Z  CLKBUF_X1 Rise  0.3130  0.0370 0.0140             3.77715  1.06234  4.83949           1       100                    | 
|    r/write_data[28]             Rise  0.3130  0.0000                                                                                       | 
|    r/my_reg_reg[28]/D DFF_X1    Rise  0.3100 -0.0030 0.0140    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[28]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[24]/D 
  
 Path Start Point : b[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[24]                         Rise  0.2000  0.0000 0.0000             2.64376  0.699202 3.34296           1       100      c             | 
|    CLOCK_slh__c303/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c303/Z   CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.920905 0.699202 1.62011           1       100                    | 
|    CLOCK_slh__c653/A   CLKBUF_X1 Rise  0.2240 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c653/Z   CLKBUF_X1 Rise  0.2500  0.0260 0.0070             0.333422 0.699202 1.03262           1       100                    | 
|    CLOCK_slh__c654/A   CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c654/Z   CLKBUF_X1 Rise  0.2770  0.0270 0.0070             0.655676 0.699202 1.35488           1       100                    | 
|    CLOCK_slh__c655/A   CLKBUF_X1 Rise  0.2770  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c655/Z   CLKBUF_X1 Rise  0.3140  0.0370 0.0150             3.7907   1.06234  4.85304           1       100                    | 
|    r/write_data2[24]             Rise  0.3140  0.0000                                                                                       | 
|    r/my_reg2_reg[24]/D DFF_X1    Rise  0.3100 -0.0040 0.0150    -0.0040           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[24]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[5]/D 
  
 Path Start Point : b[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                         Rise  0.2000  0.0000 0.0000             0.70383  0.699202 1.40303           1       100      c             | 
|    CLOCK_slh__c333/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c333/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.297023 0.699202 0.996225          1       100                    | 
|    CLOCK_slh__c671/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c671/Z  CLKBUF_X1 Rise  0.2520  0.0290 0.0090             1.39862  0.699202 2.09782           1       100                    | 
|    CLOCK_slh__c672/A  CLKBUF_X1 Rise  0.2510 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c672/Z  CLKBUF_X1 Rise  0.2780  0.0270 0.0070             0.385191 0.699202 1.08439           1       100                    | 
|    CLOCK_slh__c673/A  CLKBUF_X1 Rise  0.2780  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c673/Z  CLKBUF_X1 Rise  0.3070  0.0290 0.0090             1.08922  1.06234  2.15156           1       100                    | 
|    r/write_data2[5]             Rise  0.3070  0.0000                                                                                       | 
|    r/my_reg2_reg[5]/D DFF_X1    Rise  0.3070  0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[5]/CK       DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0190 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3070        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[16]/D 
  
 Path Start Point : b[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                         Rise  0.2000  0.0000 0.0000             1.10374  0.699202 1.80294           1       100      c             | 
|    CLOCK_slh__c337/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c337/Z   CLKBUF_X1 Rise  0.2220  0.0220 0.0060             0.115271 0.699202 0.814473          1       100                    | 
|    CLOCK_slh__c677/A   CLKBUF_X1 Rise  0.2220  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c677/Z   CLKBUF_X1 Rise  0.2500  0.0280 0.0080             0.947498 0.699202 1.6467            1       100                    | 
|    CLOCK_slh__c678/A   CLKBUF_X1 Rise  0.2500  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c678/Z   CLKBUF_X1 Rise  0.2770  0.0270 0.0070             0.374539 0.699202 1.07374           1       100                    | 
|    CLOCK_slh__c679/A   CLKBUF_X1 Rise  0.2770  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c679/Z   CLKBUF_X1 Rise  0.3100  0.0330 0.0120             2.40285  1.06234  3.4652            1       100                    | 
|    r/write_data2[16]             Rise  0.3100  0.0000                                                                                       | 
|    r/my_reg2_reg[16]/D DFF_X1    Rise  0.3080 -0.0020 0.0120    -0.0020           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[16]/CK      DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0200 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3080        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[15]/D 
  
 Path Start Point : b[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[15]                         Rise  0.2000  0.0000 0.0000             1.18542  0.699202 1.88462           1       100      c             | 
|    CLOCK_slh__c293/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c293/Z   CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.375097 0.699202 1.0743            1       100                    | 
|    CLOCK_slh__c395/A   CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c395/Z   CLKBUF_X1 Rise  0.2520  0.0290 0.0090             1.2951   0.699202 1.9943            1       100                    | 
|    CLOCK_slh__c396/A   CLKBUF_X1 Rise  0.2510 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c396/Z   CLKBUF_X1 Rise  0.2800  0.0290 0.0080             0.857881 0.699202 1.55708           1       100                    | 
|    CLOCK_slh__c397/A   CLKBUF_X1 Rise  0.2800  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c397/Z   CLKBUF_X1 Rise  0.3100  0.0300 0.0090             1.05291  1.06234  2.11525           1       100                    | 
|    r/write_data2[15]             Rise  0.3100  0.0000                                                                                       | 
|    r/my_reg2_reg[15]/D DFF_X1    Rise  0.3090 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[15]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3090        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[0]/D 
  
 Path Start Point : a[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                        Rise  0.2000 0.0000 0.0000 1.19465  0.699202 1.89385           1       100      c             | 
|    CLOCK_slh__c221/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c221/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.210983 0.699202 0.910185          1       100                    | 
|    CLOCK_slh__c527/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c527/Z CLKBUF_X1 Rise  0.2510 0.0280 0.0080 1.21181  0.699202 1.91102           1       100                    | 
|    CLOCK_slh__c528/A CLKBUF_X1 Rise  0.2510 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c528/Z CLKBUF_X1 Rise  0.2780 0.0270 0.0070 0.421972 0.699202 1.12117           1       100                    | 
|    CLOCK_slh__c529/A CLKBUF_X1 Rise  0.2780 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c529/Z CLKBUF_X1 Rise  0.3100 0.0320 0.0100 1.86841  1.06234  2.93075           1       100                    | 
|    r/write_data[0]             Rise  0.3100 0.0000                                                                           | 
|    r/my_reg_reg[0]/D DFF_X1    Rise  0.3100 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[0]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[31]/D 
  
 Path Start Point : a[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    a[31]                        Rise  0.2000 0.0000 0.0000 4.38855  0.699202 5.08776           1       100      c             | 
|    CLOCK_slh__c215/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c215/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.211094 0.699202 0.910297          1       100                    | 
|    CLOCK_slh__c719/A  CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c719/Z  CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.454422 0.699202 1.15362           1       100                    | 
|    CLOCK_slh__c720/A  CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c720/Z  CLKBUF_X1 Rise  0.2760 0.0270 0.0080 0.731373 0.699202 1.43057           1       100                    | 
|    CLOCK_slh__c721/A  CLKBUF_X1 Rise  0.2760 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c721/Z  CLKBUF_X1 Rise  0.3100 0.0340 0.0120 2.4634   1.06234  3.52574           1       100                    | 
|    r/write_data[31]             Rise  0.3100 0.0000                                                                           | 
|    r/my_reg_reg[31]/D DFF_X1    Rise  0.3100 0.0000 0.0120          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[31]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to i_reg[0]/D 
  
 Path Start Point : start_i[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : i_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    start_i[0]                  Rise  0.2000  0.0000 0.0000             0.840567 1.5292   2.36976           1       100      c             | 
|    i_0_0_0/A1        NAND2_X1  Rise  0.2000  0.0000 0.0000                      1.59903                                                   | 
|    i_0_0_0/ZN        NAND2_X1  Fall  0.2110  0.0110 0.0070             0.843989 1.51857  2.36256           1       100                    | 
|    i_0_0_2/A         OAI21_X1  Fall  0.2110  0.0000 0.0070                      1.51857                                                   | 
|    i_0_0_2/ZN        OAI21_X1  Rise  0.2280  0.0170 0.0100             0.65594  0.699202 1.35514           1       100                    | 
|    CLOCK_slh__c343/A CLKBUF_X1 Rise  0.2270 -0.0010 0.0100    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c343/Z CLKBUF_X1 Rise  0.2560  0.0290 0.0070             0.356871 1.06234  1.41921           1       100                    | 
|    i_reg[0]/D        DFF_X1    Rise  0.2560  0.0000 0.0070                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    i_reg[0]/CK          DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0180 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2560        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to shift_reg[0]/D 
  
 Path Start Point : start_shift[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    start_shift[0]              Rise  0.2000  0.0000 0.0000             0.452557 1.5292   1.98175           1       100      c             | 
|    i_0_0_24/A1       NAND2_X1  Rise  0.2000  0.0000 0.0000                      1.59903                                                   | 
|    i_0_0_24/ZN       NAND2_X1  Fall  0.2120  0.0120 0.0080             1.24518  1.51857  2.76375           1       100                    | 
|    i_0_0_26/A        OAI21_X1  Fall  0.2110 -0.0010 0.0080    -0.0010           1.51857                                                   | 
|    i_0_0_26/ZN       OAI21_X1  Rise  0.2280  0.0170 0.0100             0.345747 0.699202 1.04495           1       100                    | 
|    CLOCK_slh__c345/A CLKBUF_X1 Rise  0.2280  0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c345/Z CLKBUF_X1 Rise  0.2560  0.0280 0.0070             0.339741 1.06234  1.40208           1       100                    | 
|    shift_reg[0]/D    DFF_X1    Rise  0.2560  0.0000 0.0070                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to shift_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    shift_reg[0]/CK      DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0180 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2560        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to shift_reg[2]/D 
  
 Path Start Point : start_shift[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : shift_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    start_shift[2]              Rise  0.2000 0.0000 0.0000 1.22003  1.5292   2.74922           1       100      c             | 
|    i_0_0_29/A1       NAND2_X1  Rise  0.2000 0.0000 0.0000          1.59903                                                   | 
|    i_0_0_29/ZN       NAND2_X1  Fall  0.2110 0.0110 0.0080 1.23314  1.51857  2.75172           1       100                    | 
|    i_0_0_34/A        OAI21_X1  Fall  0.2110 0.0000 0.0080          1.51857                                                   | 
|    i_0_0_34/ZN       OAI21_X1  Rise  0.2280 0.0170 0.0090 0.260511 0.699202 0.959713          1       100                    | 
|    CLOCK_slh__c357/A CLKBUF_X1 Rise  0.2280 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c357/Z CLKBUF_X1 Rise  0.2560 0.0280 0.0070 0.263966 1.06234  1.32631           1       100                    | 
|    shift_reg[2]/D    DFF_X1    Rise  0.2560 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to shift_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    shift_reg[2]/CK      DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0180 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2560        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to shift_reg[4]/D 
  
 Path Start Point : start_shift[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : shift_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    start_shift[4]              Rise  0.2000 0.0000 0.0000 0.806618 1.5292   2.33581           1       100      c             | 
|    i_0_0_39/A1       NAND2_X1  Rise  0.2000 0.0000 0.0000          1.59903                                                   | 
|    i_0_0_39/ZN       NAND2_X1  Fall  0.2110 0.0110 0.0080 1.13495  1.51857  2.65352           1       100                    | 
|    i_0_0_43/A        OAI21_X1  Fall  0.2110 0.0000 0.0080          1.51857                                                   | 
|    i_0_0_43/ZN       OAI21_X1  Rise  0.2270 0.0160 0.0090 0.204046 0.699202 0.903249          1       100                    | 
|    CLOCK_slh__c355/A CLKBUF_X1 Rise  0.2270 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c355/Z CLKBUF_X1 Rise  0.2570 0.0300 0.0090 0.881641 1.06234  1.94398           1       100                    | 
|    shift_reg[4]/D    DFF_X1    Rise  0.2570 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to shift_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    shift_reg[4]/CK      DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0190 0.2180 | 
| data required time                       |  0.2180        | 
|                                          |                | 
| data arrival time                        |  0.2570        | 
| data required time                       | -0.2180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                        Rise  0.2000  0.0000 0.0000             0.329343 0.699202 1.02855           1       100      c             | 
|    CLOCK_slh__c321/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c321/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.389781 0.699202 1.08898           1       100                    | 
|    CLOCK_slh__c575/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c575/Z  CLKBUF_X1 Rise  0.2520  0.0290 0.0080             1.2037   0.699202 1.9029            1       100                    | 
|    CLOCK_slh__c576/A  CLKBUF_X1 Rise  0.2510 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c576/Z  CLKBUF_X1 Rise  0.2800  0.0290 0.0080             1.10507  0.699202 1.80427           1       100                    | 
|    CLOCK_slh__c577/A  CLKBUF_X1 Rise  0.2790 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c577/Z  CLKBUF_X1 Rise  0.3100  0.0310 0.0090             1.36804  1.06234  2.43038           1       100                    | 
|    r/write_data[10]             Rise  0.3100  0.0000                                                                                       | 
|    r/my_reg_reg[10]/D DFF_X1    Rise  0.3100  0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[10]/CK       DFF_X1        Rise  0.2510 0.0020 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0200 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[24]/D 
  
 Path Start Point : a[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[24]                        Rise  0.2000  0.0000 0.0000             0.571424 0.699202 1.27063           1       100      c             | 
|    CLOCK_slh__c231/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c231/Z  CLKBUF_X1 Rise  0.2260  0.0260 0.0080             1.11679  0.699202 1.81599           1       100                    | 
|    CLOCK_slh__c425/A  CLKBUF_X1 Rise  0.2260  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c425/Z  CLKBUF_X1 Rise  0.2540  0.0280 0.0070             0.687574 0.699202 1.38678           1       100                    | 
|    CLOCK_slh__c426/A  CLKBUF_X1 Rise  0.2540  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c426/Z  CLKBUF_X1 Rise  0.2800  0.0260 0.0060             0.214714 0.699202 0.913916          1       100                    | 
|    CLOCK_slh__c427/A  CLKBUF_X1 Rise  0.2800  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c427/Z  CLKBUF_X1 Rise  0.3140  0.0340 0.0130             3.01139  1.06234  4.07373           1       100                    | 
|    r/write_data[24]             Rise  0.3140  0.0000                                                                                       | 
|    r/my_reg_reg[24]/D DFF_X1    Rise  0.3120 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[24]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[19]/D 
  
 Path Start Point : b[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                         Rise  0.2000  0.0000 0.0000             2.30739  0.699202 3.00659           1       100      c             | 
|    CLOCK_slh__c295/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c295/Z   CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.567474 0.699202 1.26668           1       100                    | 
|    CLOCK_slh__c599/A   CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c599/Z   CLKBUF_X1 Rise  0.2500  0.0260 0.0070             0.500305 0.699202 1.19951           1       100                    | 
|    CLOCK_slh__c600/A   CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c600/Z   CLKBUF_X1 Rise  0.2790  0.0290 0.0080             1.22797  0.699202 1.92717           1       100                    | 
|    CLOCK_slh__c601/A   CLKBUF_X1 Rise  0.2790  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c601/Z   CLKBUF_X1 Rise  0.3140  0.0350 0.0130             3.06636  1.06234  4.1287            1       100                    | 
|    r/write_data2[19]             Rise  0.3140  0.0000                                                                                       | 
|    r/my_reg2_reg[19]/D DFF_X1    Rise  0.3120 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[19]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[21]/D 
  
 Path Start Point : b[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[21]                         Rise  0.2000  0.0000 0.0000             2.7024   0.699202 3.4016            1       100      c             | 
|    CLOCK_slh__c299/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c299/Z   CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.252158 0.699202 0.95136           1       100                    | 
|    CLOCK_slh__c617/A   CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c617/Z   CLKBUF_X1 Rise  0.2520  0.0290 0.0080             1.11271  0.699202 1.81191           1       100                    | 
|    CLOCK_slh__c618/A   CLKBUF_X1 Rise  0.2510 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c618/Z   CLKBUF_X1 Rise  0.2800  0.0290 0.0080             1.21065  0.699202 1.90985           1       100                    | 
|    CLOCK_slh__c619/A   CLKBUF_X1 Rise  0.2790 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c619/Z   CLKBUF_X1 Rise  0.3140  0.0350 0.0130             3.00813  1.06234  4.07047           1       100                    | 
|    r/write_data2[21]             Rise  0.3140  0.0000                                                                                       | 
|    r/my_reg2_reg[21]/D DFF_X1    Rise  0.3120 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[21]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                        Rise  0.2000  0.0000 0.0000             4.49147  0.699202 5.19067           1       100      c             | 
|    CLOCK_slh__c237/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c237/Z CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.503907 0.699202 1.20311           1       100                    | 
|    CLOCK_slh__c731/A CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c731/Z CLKBUF_X1 Rise  0.2500  0.0260 0.0070             0.377876 0.699202 1.07708           1       100                    | 
|    CLOCK_slh__c732/A CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c732/Z CLKBUF_X1 Rise  0.2760  0.0260 0.0070             0.467684 0.699202 1.16689           1       100                    | 
|    CLOCK_slh__c733/A CLKBUF_X1 Rise  0.2760  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c733/Z CLKBUF_X1 Rise  0.3170  0.0410 0.0180             5.40565  1.06234  6.46799           1       100                    | 
|    r/write_data[9]             Rise  0.3170  0.0000                                                                                       | 
|    r/my_reg_reg[9]/D DFF_X1    Rise  0.3130 -0.0040 0.0180    -0.0040           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[9]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0220 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3130        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[17]/D 
  
 Path Start Point : a[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[17]                        Rise  0.2000  0.0000 0.0000             4.90166  0.699202 5.60086           1       100      c             | 
|    CLOCK_slh__c263/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c263/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.57348  0.699202 1.27268           1       100                    | 
|    CLOCK_slh__c737/A  CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c737/Z  CLKBUF_X1 Rise  0.2510  0.0270 0.0070             0.580407 0.699202 1.27961           1       100                    | 
|    CLOCK_slh__c738/A  CLKBUF_X1 Rise  0.2510  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c738/Z  CLKBUF_X1 Rise  0.2770  0.0260 0.0070             0.471897 0.699202 1.1711            1       100                    | 
|    CLOCK_slh__c739/A  CLKBUF_X1 Rise  0.2770  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c739/Z  CLKBUF_X1 Rise  0.3180  0.0410 0.0180             5.55554  1.06234  6.61789           1       100                    | 
|    r/write_data[17]             Rise  0.3180  0.0000                                                                                       | 
|    r/my_reg_reg[17]/D DFF_X1    Rise  0.3130 -0.0050 0.0180    -0.0050           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[17]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0220 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3130        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to shift_reg[3]/D 
  
 Path Start Point : start_shift[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : shift_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    start_shift[3]              Rise  0.2000 0.0000 0.0000 1.239    1.5292   2.76819           1       100      c             | 
|    i_0_0_35/A1       NAND2_X1  Rise  0.2000 0.0000 0.0000          1.59903                                                   | 
|    i_0_0_35/ZN       NAND2_X1  Fall  0.2110 0.0110 0.0080 1.13858  1.51857  2.65716           1       100                    | 
|    i_0_0_38/A        OAI21_X1  Fall  0.2110 0.0000 0.0080          1.51857                                                   | 
|    i_0_0_38/ZN       OAI21_X1  Rise  0.2280 0.0170 0.0090 0.267901 0.699202 0.967103          1       100                    | 
|    CLOCK_slh__c353/A CLKBUF_X1 Rise  0.2280 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c353/Z CLKBUF_X1 Rise  0.2570 0.0290 0.0080 0.571281 1.06234  1.63362           1       100                    | 
|    shift_reg[3]/D    DFF_X1    Rise  0.2570 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to shift_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    shift_reg[3]/CK      DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0180 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2570        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[14]/D 
  
 Path Start Point : b[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                         Rise  0.2000  0.0000 0.0000             0.655883 0.699202 1.35508           1       100      c             | 
|    CLOCK_slh__c239/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c239/Z   CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.801308 0.699202 1.50051           1       100                    | 
|    CLOCK_slh__c485/A   CLKBUF_X1 Rise  0.2240 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c485/Z   CLKBUF_X1 Rise  0.2520  0.0280 0.0070             0.683262 0.699202 1.38246           1       100                    | 
|    CLOCK_slh__c486/A   CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c486/Z   CLKBUF_X1 Rise  0.2790  0.0270 0.0080             0.743216 0.699202 1.44242           1       100                    | 
|    CLOCK_slh__c487/A   CLKBUF_X1 Rise  0.2790  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c487/Z   CLKBUF_X1 Rise  0.3100  0.0310 0.0100             1.59297  1.06234  2.65531           1       100                    | 
|    r/write_data2[14]             Rise  0.3100  0.0000                                                                                       | 
|    r/my_reg2_reg[14]/D DFF_X1    Rise  0.3100  0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[14]/CK      DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0200 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3100        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[22]/D 
  
 Path Start Point : b[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[22]                         Rise  0.2000  0.0000 0.0000             2.78432  0.699202 3.48352           1       100      c             | 
|    CLOCK_slh__c253/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c253/Z   CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.549084 0.699202 1.24829           1       100                    | 
|    CLOCK_slh__c371/A   CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c371/Z   CLKBUF_X1 Rise  0.2520  0.0280 0.0080             1.00327  0.699202 1.70247           1       100                    | 
|    CLOCK_slh__c372/A   CLKBUF_X1 Rise  0.2520  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c372/Z   CLKBUF_X1 Rise  0.2800  0.0280 0.0080             0.750519 0.699202 1.44972           1       100                    | 
|    CLOCK_slh__c373/A   CLKBUF_X1 Rise  0.2790 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c373/Z   CLKBUF_X1 Rise  0.3160  0.0370 0.0140             3.7234   1.06234  4.78575           1       100                    | 
|    r/write_data2[22]             Rise  0.3160  0.0000                                                                                       | 
|    r/my_reg2_reg[22]/D DFF_X1    Rise  0.3130 -0.0030 0.0140    -0.0030           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[22]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3130        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to shift_reg[1]/D 
  
 Path Start Point : start_shift[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : shift_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    start_shift[1]              Rise  0.2000 0.0000 0.0000 0.540926 1.5292   2.07012           1       100      c             | 
|    i_0_0_27/A1       NAND2_X1  Rise  0.2000 0.0000 0.0000          1.59903                                                   | 
|    i_0_0_27/ZN       NAND2_X1  Fall  0.2130 0.0130 0.0090 1.79479  1.51857  3.31336           1       100                    | 
|    i_0_0_28/A        OAI21_X1  Fall  0.2130 0.0000 0.0090          1.51857                                                   | 
|    i_0_0_28/ZN       OAI21_X1  Rise  0.2300 0.0170 0.0090 0.256401 0.699202 0.955603          1       100                    | 
|    CLOCK_slh__c339/A CLKBUF_X1 Rise  0.2300 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c339/Z CLKBUF_X1 Rise  0.2580 0.0280 0.0070 0.215984 1.06234  1.27833           1       100                    | 
|    shift_reg[1]/D    DFF_X1    Rise  0.2580 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to shift_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    shift_reg[1]/CK      DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0180 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2580        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[10]/D 
  
 Path Start Point : b[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                         Rise  0.2000  0.0000 0.0000             2.45964  0.699202 3.15885           1       100      c             | 
|    CLOCK_slh__c287/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c287/Z   CLKBUF_X1 Rise  0.2260  0.0260 0.0080             1.20998  0.699202 1.90918           1       100                    | 
|    CLOCK_slh__c611/A   CLKBUF_X1 Rise  0.2250 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c611/Z   CLKBUF_X1 Rise  0.2540  0.0290 0.0080             1.15533  0.699202 1.85453           1       100                    | 
|    CLOCK_slh__c612/A   CLKBUF_X1 Rise  0.2530 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c612/Z   CLKBUF_X1 Rise  0.2800  0.0270 0.0070             0.446733 0.699202 1.14593           1       100                    | 
|    CLOCK_slh__c613/A   CLKBUF_X1 Rise  0.2800  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c613/Z   CLKBUF_X1 Rise  0.3150  0.0350 0.0130             3.21174  1.06234  4.27408           1       100                    | 
|    r/write_data2[10]             Rise  0.3150  0.0000                                                                                       | 
|    r/my_reg2_reg[10]/D DFF_X1    Rise  0.3140 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[10]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3140        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[8]/D 
  
 Path Start Point : a[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                        Rise  0.2000  0.0000 0.0000             1.08773  0.699202 1.78693           1       100      c             | 
|    CLOCK_slh__c331/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c331/Z CLKBUF_X1 Rise  0.2290  0.0290 0.0100             2.10428  0.699202 2.80348           1       100                    | 
|    CLOCK_slh__c665/A CLKBUF_X1 Rise  0.2270 -0.0020 0.0100    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c665/Z CLKBUF_X1 Rise  0.2540  0.0270 0.0060             0.209982 0.699202 0.909184          1       100                    | 
|    CLOCK_slh__c666/A CLKBUF_X1 Rise  0.2540  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c666/Z CLKBUF_X1 Rise  0.2840  0.0300 0.0100             1.75719  0.699202 2.45639           1       100                    | 
|    CLOCK_slh__c667/A CLKBUF_X1 Rise  0.2820 -0.0020 0.0100    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c667/Z CLKBUF_X1 Rise  0.3160  0.0340 0.0120             2.38593  1.06234  3.44827           1       100                    | 
|    r/write_data[8]             Rise  0.3160  0.0000                                                                                       | 
|    r/my_reg_reg[8]/D DFF_X1    Rise  0.3140 -0.0020 0.0120    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[8]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3140        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                        Rise  0.2000  0.0000 0.0000             2.53408  0.699202 3.23328           1       100      c             | 
|    CLOCK_slh__c227/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c227/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.396036 0.699202 1.09524           1       100                    | 
|    CLOCK_slh__c437/A  CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c437/Z  CLKBUF_X1 Rise  0.2530  0.0300 0.0090             1.59103  0.699202 2.29023           1       100                    | 
|    CLOCK_slh__c438/A  CLKBUF_X1 Rise  0.2520 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c438/Z  CLKBUF_X1 Rise  0.2840  0.0320 0.0100             2.13826  0.699202 2.83746           1       100                    | 
|    CLOCK_slh__c439/A  CLKBUF_X1 Rise  0.2810 -0.0030 0.0100    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c439/Z  CLKBUF_X1 Rise  0.3170  0.0360 0.0130             2.90605  1.06234  3.9684            1       100                    | 
|    r/write_data[11]             Rise  0.3170  0.0000                                                                                       | 
|    r/my_reg_reg[11]/D DFF_X1    Rise  0.3150 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[11]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[22]/D 
  
 Path Start Point : a[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[22]                        Rise  0.2000  0.0000 0.0000             1.52135  0.699202 2.22055           1       100      c             | 
|    CLOCK_slh__c271/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c271/Z  CLKBUF_X1 Rise  0.2280  0.0280 0.0100             2.0815   0.699202 2.7807            1       100                    | 
|    CLOCK_slh__c689/A  CLKBUF_X1 Rise  0.2280  0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c689/Z  CLKBUF_X1 Rise  0.2560  0.0280 0.0070             0.447342 0.699202 1.14654           1       100                    | 
|    CLOCK_slh__c690/A  CLKBUF_X1 Rise  0.2560  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c690/Z  CLKBUF_X1 Rise  0.2820  0.0260 0.0070             0.437641 0.699202 1.13684           1       100                    | 
|    CLOCK_slh__c691/A  CLKBUF_X1 Rise  0.2820  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c691/Z  CLKBUF_X1 Rise  0.3180  0.0360 0.0140             3.72952  1.06234  4.79186           1       100                    | 
|    r/write_data[22]             Rise  0.3180  0.0000                                                                                       | 
|    r/my_reg_reg[22]/D DFF_X1    Rise  0.3150 -0.0030 0.0140    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[22]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[13]/D 
  
 Path Start Point : b[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                         Rise  0.2000  0.0000 0.0000             3.04465  0.699202 3.74385           1       100      c             | 
|    CLOCK_slh__c291/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c291/Z   CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.874782 0.699202 1.57398           1       100                    | 
|    CLOCK_slh__c629/A   CLKBUF_X1 Rise  0.2250  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c629/Z   CLKBUF_X1 Rise  0.2550  0.0300 0.0090             1.32091  0.699202 2.02011           1       100                    | 
|    CLOCK_slh__c630/A   CLKBUF_X1 Rise  0.2550  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c630/Z   CLKBUF_X1 Rise  0.2820  0.0270 0.0070             0.330832 0.699202 1.03003           1       100                    | 
|    CLOCK_slh__c631/A   CLKBUF_X1 Rise  0.2820  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c631/Z   CLKBUF_X1 Rise  0.3170  0.0350 0.0130             3.08093  1.06234  4.14327           1       100                    | 
|    r/write_data2[13]             Rise  0.3170  0.0000                                                                                       | 
|    r/my_reg2_reg[13]/D DFF_X1    Rise  0.3150 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[13]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[3]/D 
  
 Path Start Point : b[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    b[3]                         Rise  0.2000  0.0000 0.0000             1.8773   0.699202 2.5765            1       100      c             | 
|    CLOCK_slh__c223/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c223/Z  CLKBUF_X1 Rise  0.2290  0.0290 0.0100             2.18767  0.699202 2.88687           1       100                    | 
|    CLOCK_slh__c521/A  CLKBUF_X1 Rise  0.2260 -0.0030 0.0100    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c521/Z  CLKBUF_X1 Rise  0.2550  0.0290 0.0080             1.01937  0.699202 1.71857           1       100                    | 
|    CLOCK_slh__c522/A  CLKBUF_X1 Rise  0.2550  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c522/Z  CLKBUF_X1 Rise  0.2810  0.0260 0.0070             0.33202  0.699202 1.03122           1       100                    | 
|    CLOCK_slh__c523/A  CLKBUF_X1 Rise  0.2810  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c523/Z  CLKBUF_X1 Rise  0.3150  0.0340 0.0120             2.75653  1.06234  3.81887           1       100                    | 
|    r/write_data2[3]             Rise  0.3150  0.0000                                                                                       | 
|    r/my_reg2_reg[3]/D DFF_X1    Rise  0.3150  0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[3]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[29]/D 
  
 Path Start Point : b[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                         Rise  0.2000  0.0000 0.0000             2.31108  0.699202 3.01028           1       100      c             | 
|    CLOCK_slh__c311/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c311/Z   CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.228948 0.699202 0.92815           1       100                    | 
|    CLOCK_slh__c683/A   CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c683/Z   CLKBUF_X1 Rise  0.2500  0.0270 0.0070             0.721542 0.699202 1.42074           1       100                    | 
|    CLOCK_slh__c684/A   CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c684/Z   CLKBUF_X1 Rise  0.2810  0.0310 0.0100             2.0453   0.699202 2.7445            1       100                    | 
|    CLOCK_slh__c685/A   CLKBUF_X1 Rise  0.2810  0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c685/Z   CLKBUF_X1 Rise  0.3190  0.0380 0.0150             3.80221  1.06234  4.86455           1       100                    | 
|    r/write_data2[29]             Rise  0.3190  0.0000                                                                                       | 
|    r/my_reg2_reg[29]/D DFF_X1    Rise  0.3160 -0.0030 0.0150    -0.0030           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[29]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3160        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[13]/D 
  
 Path Start Point : a[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[13]                        Rise  0.2000  0.0000 0.0000             1.55861  0.699202 2.25781           1       100      c             | 
|    CLOCK_slh__c335/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c335/Z  CLKBUF_X1 Rise  0.2290  0.0290 0.0100             2.19171  0.699202 2.89091           1       100                    | 
|    CLOCK_slh__c707/A  CLKBUF_X1 Rise  0.2270 -0.0020 0.0100    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c707/Z  CLKBUF_X1 Rise  0.2580  0.0310 0.0090             1.56928  0.699202 2.26849           1       100                    | 
|    CLOCK_slh__c708/A  CLKBUF_X1 Rise  0.2560 -0.0020 0.0090    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c708/Z  CLKBUF_X1 Rise  0.2830  0.0270 0.0070             0.263785 0.699202 0.962987          1       100                    | 
|    CLOCK_slh__c709/A  CLKBUF_X1 Rise  0.2830  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c709/Z  CLKBUF_X1 Rise  0.3180  0.0350 0.0130             3.01264  1.06234  4.07498           1       100                    | 
|    r/write_data[13]             Rise  0.3180  0.0000                                                                                       | 
|    r/my_reg_reg[13]/D DFF_X1    Rise  0.3150 -0.0030 0.0130    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[13]/CK       DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0210 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[26]/D 
  
 Path Start Point : b[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[26]                         Rise  0.2000  0.0000 0.0000             3.19626  0.699202 3.89546           1       100      c             | 
|    CLOCK_slh__c307/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c307/Z   CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.52565  0.699202 2.22485           1       100                    | 
|    CLOCK_slh__c725/A   CLKBUF_X1 Rise  0.2270  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c725/Z   CLKBUF_X1 Rise  0.2580  0.0310 0.0090             1.69929  0.699202 2.39849           1       100                    | 
|    CLOCK_slh__c726/A   CLKBUF_X1 Rise  0.2570 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c726/Z   CLKBUF_X1 Rise  0.2840  0.0270 0.0070             0.378881 0.699202 1.07808           1       100                    | 
|    CLOCK_slh__c727/A   CLKBUF_X1 Rise  0.2840  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c727/Z   CLKBUF_X1 Rise  0.3180  0.0340 0.0130             2.92917  1.06234  3.99151           1       100                    | 
|    r/write_data2[26]             Rise  0.3180  0.0000                                                                                       | 
|    r/my_reg2_reg[26]/D DFF_X1    Rise  0.3170 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[26]/CK      DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3170        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[4]/D 
  
 Path Start Point : b[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    b[4]                         Rise  0.2000  0.0000 0.0000             1.04553  0.699202 1.74473           1       100      c             | 
|    CLOCK_slh__c329/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c329/Z  CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.54462  0.699202 2.24382           1       100                    | 
|    CLOCK_slh__c659/A  CLKBUF_X1 Rise  0.2250 -0.0020 0.0090    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c659/Z  CLKBUF_X1 Rise  0.2510  0.0260 0.0060             0.159965 0.699202 0.859167          1       100                    | 
|    CLOCK_slh__c660/A  CLKBUF_X1 Rise  0.2510  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c660/Z  CLKBUF_X1 Rise  0.2820  0.0310 0.0100             2.13792  0.699202 2.83712           1       100                    | 
|    CLOCK_slh__c661/A  CLKBUF_X1 Rise  0.2810 -0.0010 0.0100    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c661/Z  CLKBUF_X1 Rise  0.3160  0.0350 0.0120             2.49644  1.06234  3.55878           1       100                    | 
|    r/write_data2[4]             Rise  0.3160  0.0000                                                                                       | 
|    r/my_reg2_reg[4]/D DFF_X1    Rise  0.3150 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[4]/CK       DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0200 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[6]/D 
  
 Path Start Point : b[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                         Rise  0.2000  0.0000 0.0000             1.11165  0.699202 1.81085           1       100      c             | 
|    CLOCK_slh__c241/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c241/Z  CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.68035  0.699202 2.37956           1       100                    | 
|    CLOCK_slh__c491/A  CLKBUF_X1 Rise  0.2260 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c491/Z  CLKBUF_X1 Rise  0.2550  0.0290 0.0080             0.966822 0.699202 1.66602           1       100                    | 
|    CLOCK_slh__c492/A  CLKBUF_X1 Rise  0.2550  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c492/Z  CLKBUF_X1 Rise  0.2850  0.0300 0.0090             1.36533  0.699202 2.06453           1       100                    | 
|    CLOCK_slh__c493/A  CLKBUF_X1 Rise  0.2840 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c493/Z  CLKBUF_X1 Rise  0.3190  0.0350 0.0130             2.85156  1.06234  3.9139            1       100                    | 
|    r/write_data2[6]             Rise  0.3190  0.0000                                                                                       | 
|    r/my_reg2_reg[6]/D DFF_X1    Rise  0.3160 -0.0030 0.0130    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[6]/CK       DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0210 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3160        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to i_reg[3]/D 
  
 Path Start Point : start_i[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : i_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    start_i[3]                  Rise  0.2000 0.0000 0.0000 0.691323 1.54936  2.24068           1       100      c             | 
|    i_0_0_14/A        INV_X1    Rise  0.2000 0.0000 0.0000          1.70023                                                   | 
|    i_0_0_14/ZN       INV_X1    Fall  0.2050 0.0050 0.0030 0.332408 1.55298  1.88538           1       100                    | 
|    i_0_0_15/B1       AOI22_X1  Fall  0.2050 0.0000 0.0030          1.55298                                                   | 
|    i_0_0_15/ZN       AOI22_X1  Rise  0.2320 0.0270 0.0120 0.668334 0.699202 1.36754           1       100                    | 
|    CLOCK_slh__c347/A CLKBUF_X1 Rise  0.2320 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c347/Z CLKBUF_X1 Rise  0.2640 0.0320 0.0090 1.13298  1.06234  2.19532           1       100                    | 
|    i_reg[3]/D        DFF_X1    Rise  0.2640 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0                  Rise  0.1190 0.0000                                                                           | 
|    clk_gate_i_reg/CK    CLKGATETST_X1 Rise  0.1200 0.0010 0.0250          1.8122                                      FA            | 
|    clk_gate_i_reg/GCK   CLKGATETST_X1 Rise  0.1980 0.0780 0.0500 9.2328   11.3958  20.6286           12      100      FA   K        | 
|    i_reg[3]/CK          DFF_X1        Rise  0.1990 0.0010 0.0500          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0190 0.2180 | 
| data required time                       |  0.2180        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[7]/D 
  
 Path Start Point : b[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                         Rise  0.2000  0.0000 0.0000             1.36569  0.699202 2.0649            1       100      c             | 
|    CLOCK_slh__c315/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c315/Z  CLKBUF_X1 Rise  0.2280  0.0280 0.0100             1.98823  0.699202 2.68743           1       100                    | 
|    CLOCK_slh__c533/A  CLKBUF_X1 Rise  0.2250 -0.0030 0.0100    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c533/Z  CLKBUF_X1 Rise  0.2570  0.0320 0.0100             1.99725  0.699202 2.69645           1       100                    | 
|    CLOCK_slh__c534/A  CLKBUF_X1 Rise  0.2540 -0.0030 0.0100    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c534/Z  CLKBUF_X1 Rise  0.2850  0.0310 0.0090             1.68275  0.699202 2.38196           1       100                    | 
|    CLOCK_slh__c535/A  CLKBUF_X1 Rise  0.2850  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c535/Z  CLKBUF_X1 Rise  0.3170  0.0320 0.0100             1.78801  1.06234  2.85035           1       100                    | 
|    r/write_data2[7]             Rise  0.3170  0.0000                                                                                       | 
|    r/my_reg2_reg[7]/D DFF_X1    Rise  0.3160 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[7]/CK       DFF_X1        Rise  0.2500 0.0010 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2500 0.2500 | 
| library hold check                       |  0.0200 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3160        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to r/my_reg2_reg[17]/D 
  
 Path Start Point : b[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg2_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                         Rise  0.2000  0.0000 0.0000             1.46622  0.699202 2.16542           1       100      c             | 
|    CLOCK_slh__c319/A   CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c319/Z   CLKBUF_X1 Rise  0.2280  0.0280 0.0100             1.93827  0.699202 2.63747           1       100                    | 
|    CLOCK_slh__c635/A   CLKBUF_X1 Rise  0.2270 -0.0010 0.0100    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c635/Z   CLKBUF_X1 Rise  0.2590  0.0320 0.0100             2.00747  0.699202 2.70667           1       100                    | 
|    CLOCK_slh__c636/A   CLKBUF_X1 Rise  0.2560 -0.0030 0.0100    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c636/Z   CLKBUF_X1 Rise  0.2870  0.0310 0.0090             1.50129  0.699202 2.20049           1       100                    | 
|    CLOCK_slh__c637/A   CLKBUF_X1 Rise  0.2860 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c637/Z   CLKBUF_X1 Rise  0.3190  0.0330 0.0110             1.94642  1.06234  3.00877           1       100                    | 
|    r/write_data2[17]             Rise  0.3190  0.0000                                                                                       | 
|    r/my_reg2_reg[17]/D DFF_X1    Rise  0.3170 -0.0020 0.0110    -0.0020           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg2_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg2_reg[17]/CK      DFF_X1        Rise  0.2510 0.0020 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0200 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3170        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to write_en_reg/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : write_en_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    start                       Rise  0.2000  0.0000 0.0000             0.690659 0.699202 1.38986           1       100      c             | 
|    CLOCK_slh__c209/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c209/Z CLKBUF_X1 Rise  0.3130  0.1130 0.0910             9.76383  28.2475  38.0113           19      100                    | 
|    write_en_reg/D    DFF_X1    Rise  0.3120 -0.0010 0.0910    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to write_en_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_133/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_133/Z  CLKBUF_X2 Rise  0.2040 0.0840 0.0550 19.641   25.6406  45.2817           27      100      F    K        | 
|    write_en_reg/CK      DFF_X1    Rise  0.2060 0.0020 0.0550          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2060 0.2060 | 
| library hold check                       |  0.0590 0.2650 | 
| data required time                       |  0.2650        | 
|                                          |                | 
| data arrival time                        |  0.3120        | 
| data required time                       | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[5]/D 
  
 Path Start Point : a[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    a[5]                        Rise  0.2000  0.0000 0.0000             1.45378  0.699202 2.15298           1       100      c             | 
|    CLOCK_slh__c247/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c247/Z CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.67399  0.699202 2.3732            1       100                    | 
|    CLOCK_slh__c479/A CLKBUF_X1 Rise  0.2260 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c479/Z CLKBUF_X1 Rise  0.2580  0.0320 0.0100             1.99725  0.699202 2.69645           1       100                    | 
|    CLOCK_slh__c480/A CLKBUF_X1 Rise  0.2580  0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c480/Z CLKBUF_X1 Rise  0.2890  0.0310 0.0090             1.53269  0.699202 2.23189           1       100                    | 
|    CLOCK_slh__c481/A CLKBUF_X1 Rise  0.2880 -0.0010 0.0090    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c481/Z CLKBUF_X1 Rise  0.3210  0.0330 0.0110             2.24209  1.06234  3.30443           1       100                    | 
|    r/write_data[5]             Rise  0.3210  0.0000                                                                                       | 
|    r/my_reg_reg[5]/D DFF_X1    Rise  0.3200 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[5]/CK        DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0200 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3200        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to r/my_reg_reg[14]/D 
  
 Path Start Point : a[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : r/my_reg_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    a[14]                        Rise  0.2000  0.0000 0.0000             1.6842   0.699202 2.3834            1       100      c             | 
|    CLOCK_slh__c261/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c261/Z  CLKBUF_X1 Rise  0.2290  0.0290 0.0100             2.11527  0.699202 2.81447           1       100                    | 
|    CLOCK_slh__c713/A  CLKBUF_X1 Rise  0.2290  0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c713/Z  CLKBUF_X1 Rise  0.2590  0.0300 0.0080             1.10896  0.699202 1.80816           1       100                    | 
|    CLOCK_slh__c714/A  CLKBUF_X1 Rise  0.2590  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c714/Z  CLKBUF_X1 Rise  0.2880  0.0290 0.0080             1.13261  0.699202 1.83181           1       100                    | 
|    CLOCK_slh__c715/A  CLKBUF_X1 Rise  0.2880  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c715/Z  CLKBUF_X1 Rise  0.3250  0.0370 0.0140             3.7673   1.06234  4.82964           1       100                    | 
|    r/write_data[14]             Rise  0.3250  0.0000                                                                                       | 
|    r/my_reg_reg[14]/D DFF_X1    Rise  0.3220 -0.0030 0.0140    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to r/my_reg_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                       Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A      CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z      CLKBUF_X1     Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A      CLKBUF_X3     Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z      CLKBUF_X3     Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.1200 0.0010 0.0250          7.95918                                     FA            | 
|    r/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.1490 0.0290 0.0060 3.88402  1.42116  5.30518           1       100      FA   K        | 
|    r/CTS_L4_c_tid1_3/A       CLKBUF_X3     Rise  0.1490 0.0000 0.0060          1.42116                                     F             | 
|    r/CTS_L4_c_tid1_3/Z       CLKBUF_X3     Rise  0.2490 0.1000 0.0760 31.6846  60.7778  92.4624           64      100      F    K        | 
|    r/my_reg_reg[14]/CK       DFF_X1        Rise  0.2520 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0210 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to c_reg[27]/D 
  
 Path Start Point : res_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[27]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[27]/Q        DFF_X1        Rise  0.2970  0.1070 0.0110             0.565768 2.58265  3.14842           2       100      F             | 
|    i_0_0_107/B2         AOI22_X1      Rise  0.2970  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_107/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0080             0.51729  1.54936  2.06665           1       100                    | 
|    i_0_0_108/A          INV_X1        Fall  0.3150 -0.0010 0.0080    -0.0010           1.54936                                                   | 
|    i_0_0_108/ZN         INV_X1        Rise  0.3260  0.0110 0.0060             0.245582 1.06234  1.30792           1       100                    | 
|    c_reg[27]/D          DFF_X1        Rise  0.3260  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[27]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0200 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.3260        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[32]/D 
  
 Path Start Point : res_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[32]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[32]/Q        DFF_X1        Rise  0.2960  0.1060 0.0110             0.389674 2.58265  2.97233           2       100      F             | 
|    i_0_0_117/B2         AOI22_X1      Rise  0.2960  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_117/ZN         AOI22_X1      Fall  0.3150  0.0190 0.0080             0.420598 1.54936  1.96996           1       100                    | 
|    i_0_0_118/A          INV_X1        Fall  0.3150  0.0000 0.0080                      1.54936                                                   | 
|    i_0_0_118/ZN         INV_X1        Rise  0.3260  0.0110 0.0060             0.242603 1.06234  1.30494           1       100                    | 
|    c_reg[32]/D          DFF_X1        Rise  0.3260  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[32]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[32]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0200 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.3260        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[61]/D 
  
 Path Start Point : res_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[61]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[61]/Q        DFF_X1        Rise  0.2970  0.1070 0.0110             0.633682 2.58265  3.21633           2       100      F             | 
|    i_0_0_175/B2         AOI22_X1      Rise  0.2970  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_175/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0090             0.238702 1.54936  1.78806           1       100                    | 
|    i_0_0_176/A          INV_X1        Fall  0.3160  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_176/ZN         INV_X1        Rise  0.3280  0.0120 0.0070             0.474772 1.06234  1.53711           1       100                    | 
|    c_reg[61]/D          DFF_X1        Rise  0.3280  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[61]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[61]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0200 0.2480 | 
| data required time                       |  0.2480        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2480        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[28]/D 
  
 Path Start Point : res_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[28]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[28]/Q        DFF_X1        Rise  0.2960  0.1060 0.0110             0.504461 2.58265  3.08711           2       100      F             | 
|    i_0_0_109/B2         AOI22_X1      Rise  0.2960  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_109/ZN         AOI22_X1      Fall  0.3150  0.0190 0.0100             0.548465 1.54936  2.09783           1       100                    | 
|    i_0_0_110/A          INV_X1        Fall  0.3150  0.0000 0.0100                      1.54936                                                   | 
|    i_0_0_110/ZN         INV_X1        Rise  0.3270  0.0120 0.0070             0.303971 1.06234  1.36631           1       100                    | 
|    c_reg[28]/D          DFF_X1        Rise  0.3270  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[28]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0200 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.3270        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[52]/D 
  
 Path Start Point : res_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[52]/CK       DFF_X1        Rise  0.1910  0.0050 0.0810                      0.949653                                    F             | 
|    res_reg[52]/Q        DFF_X1        Rise  0.2980  0.1070 0.0120             0.783381 2.58265  3.36603           2       100      F             | 
|    i_0_0_157/B2         AOI22_X1      Rise  0.2980  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_157/ZN         AOI22_X1      Fall  0.3170  0.0190 0.0080             0.263713 1.54936  1.81307           1       100                    | 
|    i_0_0_158/A          INV_X1        Fall  0.3170  0.0000 0.0080                      1.54936                                                   | 
|    i_0_0_158/ZN         INV_X1        Rise  0.3280  0.0110 0.0060             0.265602 1.06234  1.32794           1       100                    | 
|    c_reg[52]/D          DFF_X1        Rise  0.3280  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[52]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[52]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[26]/D 
  
 Path Start Point : res_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[26]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[26]/Q        DFF_X1        Rise  0.2970  0.1070 0.0120             0.897967 2.58265  3.48062           2       100      F             | 
|    i_0_0_105/B2         AOI22_X1      Rise  0.2970  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_105/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0090             0.286827 1.54936  1.83619           1       100                    | 
|    i_0_0_106/A          INV_X1        Fall  0.3160  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_106/ZN         INV_X1        Rise  0.3290  0.0130 0.0080             0.962882 1.06234  2.02522           1       100                    | 
|    c_reg[26]/D          DFF_X1        Rise  0.3280 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[26]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0210 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[30]/D 
  
 Path Start Point : res_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[30]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[30]/Q        DFF_X1        Rise  0.2970  0.1070 0.0120             0.815103 2.58265  3.39775           2       100      F             | 
|    i_0_0_113/B2         AOI22_X1      Rise  0.2970  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_113/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0090             0.198223 1.54936  1.74758           1       100                    | 
|    i_0_0_114/A          INV_X1        Fall  0.3160  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_114/ZN         INV_X1        Rise  0.3290  0.0130 0.0080             0.871186 1.06234  1.93353           1       100                    | 
|    c_reg[30]/D          DFF_X1        Rise  0.3280 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[30]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0210 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[60]/D 
  
 Path Start Point : res_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[60]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[60]/Q        DFF_X1        Rise  0.2970  0.1070 0.0110             0.738044 2.58265  3.32069           2       100      F             | 
|    i_0_0_173/B2         AOI22_X1      Rise  0.2970  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_173/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0090             0.304514 1.54936  1.85387           1       100                    | 
|    i_0_0_174/A          INV_X1        Fall  0.3160  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_174/ZN         INV_X1        Rise  0.3280  0.0120 0.0070             0.350851 1.06234  1.41319           1       100                    | 
|    c_reg[60]/D          DFF_X1        Rise  0.3280  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[60]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[60]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[62]/D 
  
 Path Start Point : res_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[62]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[62]/Q        DFF_X1        Rise  0.2970  0.1070 0.0120             0.994547 2.58265  3.5772            2       100      F             | 
|    i_0_0_177/B2         AOI22_X1      Rise  0.2970  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_177/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0090             0.41622  1.54936  1.96558           1       100                    | 
|    i_0_0_178/A          INV_X1        Fall  0.3160  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_178/ZN         INV_X1        Rise  0.3280  0.0120 0.0060             0.275954 1.06234  1.3383            1       100                    | 
|    c_reg[62]/D          DFF_X1        Rise  0.3280  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[62]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[62]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[63]/D 
  
 Path Start Point : res_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[63]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[63]/Q        DFF_X1        Rise  0.2970  0.1070 0.0120             0.888185 2.58265  3.47084           2       100      F             | 
|    i_0_0_179/B2         AOI22_X1      Rise  0.2970  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_179/ZN         AOI22_X1      Fall  0.3170  0.0200 0.0090             0.605211 1.54936  2.15457           1       100                    | 
|    i_0_0_180/A          INV_X1        Fall  0.3170  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_180/ZN         INV_X1        Rise  0.3280  0.0110 0.0060             0.241731 1.06234  1.30407           1       100                    | 
|    c_reg[63]/D          DFF_X1        Rise  0.3280  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[63]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[63]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[47]/D 
  
 Path Start Point : res_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[47]/CK       DFF_X1        Rise  0.1920  0.0060 0.0810                      0.949653                                    F             | 
|    res_reg[47]/Q        DFF_X1        Rise  0.2990  0.1070 0.0110             0.627864 2.58265  3.21052           2       100      F             | 
|    i_0_0_147/B2         AOI22_X1      Rise  0.2990  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_147/ZN         AOI22_X1      Fall  0.3180  0.0190 0.0080             0.320401 1.54936  1.86976           1       100                    | 
|    i_0_0_148/A          INV_X1        Fall  0.3180  0.0000 0.0080                      1.54936                                                   | 
|    i_0_0_148/ZN         INV_X1        Rise  0.3290  0.0110 0.0060             0.32699  1.06234  1.38933           1       100                    | 
|    c_reg[47]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[47]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[47]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0200 0.2480 | 
| data required time                       |  0.2480        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2480        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[48]/D 
  
 Path Start Point : res_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[48]/CK       DFF_X1        Rise  0.1920  0.0060 0.0810                      0.949653                                    F             | 
|    res_reg[48]/Q        DFF_X1        Rise  0.2980  0.1060 0.0110             0.510586 2.58265  3.09324           2       100      F             | 
|    i_0_0_149/B2         AOI22_X1      Rise  0.2980  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_149/ZN         AOI22_X1      Fall  0.3170  0.0190 0.0090             0.239071 1.54936  1.78843           1       100                    | 
|    i_0_0_150/A          INV_X1        Fall  0.3170  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_150/ZN         INV_X1        Rise  0.3290  0.0120 0.0070             0.418629 1.06234  1.48097           1       100                    | 
|    c_reg[48]/D          DFF_X1        Rise  0.3290  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[48]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[48]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0200 0.2480 | 
| data required time                       |  0.2480        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2480        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[33]/D 
  
 Path Start Point : res_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[33]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[33]/Q        DFF_X1        Rise  0.2970  0.1070 0.0110             0.688943 2.58265  3.27159           2       100      F             | 
|    i_0_0_119/B2         AOI22_X1      Rise  0.2970  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_119/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0090             0.264314 1.54936  1.81367           1       100                    | 
|    i_0_0_120/A          INV_X1        Fall  0.3160  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_120/ZN         INV_X1        Rise  0.3280  0.0120 0.0070             0.576155 1.06234  1.6385            1       100                    | 
|    c_reg[33]/D          DFF_X1        Rise  0.3280  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[33]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[33]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0200 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[50]/D 
  
 Path Start Point : res_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[50]/CK       DFF_X1        Rise  0.1920  0.0060 0.0810                      0.949653                                    F             | 
|    res_reg[50]/Q        DFF_X1        Rise  0.2990  0.1070 0.0120             0.983355 2.58265  3.56601           2       100      F             | 
|    i_0_0_153/B2         AOI22_X1      Rise  0.2990  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_153/ZN         AOI22_X1      Fall  0.3180  0.0190 0.0090             0.235005 1.54936  1.78436           1       100                    | 
|    i_0_0_154/A          INV_X1        Fall  0.3180  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_154/ZN         INV_X1        Rise  0.3290  0.0110 0.0060             0.247007 1.06234  1.30935           1       100                    | 
|    c_reg[50]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[50]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[50]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[51]/D 
  
 Path Start Point : res_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[51]/CK       DFF_X1        Rise  0.1910  0.0050 0.0810                      0.949653                                    F             | 
|    res_reg[51]/Q        DFF_X1        Rise  0.2980  0.1070 0.0110             0.651331 2.58265  3.23398           2       100      F             | 
|    i_0_0_155/B2         AOI22_X1      Rise  0.2980  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_155/ZN         AOI22_X1      Fall  0.3170  0.0190 0.0090             0.486974 1.54936  2.03633           1       100                    | 
|    i_0_0_156/A          INV_X1        Fall  0.3170  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_156/ZN         INV_X1        Rise  0.3290  0.0120 0.0060             0.281233 1.06234  1.34358           1       100                    | 
|    c_reg[51]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[51]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[51]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[56]/D 
  
 Path Start Point : res_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[56]/CK       DFF_X1        Rise  0.1910  0.0050 0.0810                      0.949653                                    F             | 
|    res_reg[56]/Q        DFF_X1        Rise  0.2990  0.1080 0.0130             1.33711  2.58265  3.91976           2       100      F             | 
|    i_0_0_165/B2         AOI22_X1      Rise  0.2990  0.0000 0.0130                      1.62303                                                   | 
|    i_0_0_165/ZN         AOI22_X1      Fall  0.3180  0.0190 0.0090             0.288185 1.54936  1.83755           1       100                    | 
|    i_0_0_166/A          INV_X1        Fall  0.3180  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_166/ZN         INV_X1        Rise  0.3290  0.0110 0.0060             0.166092 1.06234  1.22843           1       100                    | 
|    c_reg[56]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[56]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[56]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[57]/D 
  
 Path Start Point : res_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[57]/CK       DFF_X1        Rise  0.1910  0.0050 0.0810                      0.949653                                    F             | 
|    res_reg[57]/Q        DFF_X1        Rise  0.2980  0.1070 0.0120             0.972187 2.58265  3.55484           2       100      F             | 
|    i_0_0_167/B2         AOI22_X1      Rise  0.2980  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_167/ZN         AOI22_X1      Fall  0.3180  0.0200 0.0080             0.47208  1.54936  2.02144           1       100                    | 
|    i_0_0_168/A          INV_X1        Fall  0.3180  0.0000 0.0080                      1.54936                                                   | 
|    i_0_0_168/ZN         INV_X1        Rise  0.3290  0.0110 0.0060             0.255147 1.06234  1.31749           1       100                    | 
|    c_reg[57]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[57]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[57]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[58]/D 
  
 Path Start Point : res_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[58]/CK       DFF_X1        Rise  0.1910  0.0050 0.0810                      0.949653                                    F             | 
|    res_reg[58]/Q        DFF_X1        Rise  0.2990  0.1080 0.0120             1.10693  2.58265  3.68958           2       100      F             | 
|    i_0_0_169/B2         AOI22_X1      Rise  0.2990  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_169/ZN         AOI22_X1      Fall  0.3180  0.0190 0.0090             0.399146 1.54936  1.94851           1       100                    | 
|    i_0_0_170/A          INV_X1        Fall  0.3180  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_170/ZN         INV_X1        Rise  0.3290  0.0110 0.0060             0.243924 1.06234  1.30627           1       100                    | 
|    c_reg[58]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[58]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[58]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[59]/D 
  
 Path Start Point : res_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[59]/CK       DFF_X1        Rise  0.1910  0.0050 0.0810                      0.949653                                    F             | 
|    res_reg[59]/Q        DFF_X1        Rise  0.2980  0.1070 0.0110             0.687854 2.58265  3.2705            2       100      F             | 
|    i_0_0_171/B2         AOI22_X1      Rise  0.2980  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_171/ZN         AOI22_X1      Fall  0.3170  0.0190 0.0090             0.414715 1.54936  1.96407           1       100                    | 
|    i_0_0_172/A          INV_X1        Fall  0.3170  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_172/ZN         INV_X1        Rise  0.3290  0.0120 0.0060             0.299194 1.06234  1.36154           1       100                    | 
|    c_reg[59]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[59]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[59]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[29]/D 
  
 Path Start Point : res_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[29]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[29]/Q        DFF_X1        Rise  0.2970  0.1070 0.0110             0.730644 2.58265  3.3133            2       100      F             | 
|    i_0_0_111/B2         AOI22_X1      Rise  0.2970  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_111/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0090             0.460659 1.54936  2.01002           1       100                    | 
|    i_0_0_112/A          INV_X1        Fall  0.3160  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_112/ZN         INV_X1        Rise  0.3290  0.0130 0.0070             0.731069 1.06234  1.79341           1       100                    | 
|    c_reg[29]/D          DFF_X1        Rise  0.3290  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[29]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0210 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[31]/D 
  
 Path Start Point : res_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[31]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[31]/Q        DFF_X1        Rise  0.2970  0.1070 0.0110             0.636655 2.58265  3.21931           2       100      F             | 
|    i_0_0_115/B2         AOI22_X1      Rise  0.2970  0.0000 0.0110                      1.62303                                                   | 
|    i_0_0_115/ZN         AOI22_X1      Fall  0.3160  0.0190 0.0090             0.270665 1.54936  1.82002           1       100                    | 
|    i_0_0_116/A          INV_X1        Fall  0.3160  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_116/ZN         INV_X1        Rise  0.3290  0.0130 0.0070             0.647936 1.06234  1.71028           1       100                    | 
|    c_reg[31]/D          DFF_X1        Rise  0.3290  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[31]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0210 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[49]/D 
  
 Path Start Point : res_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[49]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[49]/Q        DFF_X1        Rise  0.2980  0.1080 0.0120             1.1971   2.58265  3.77976           2       100      F             | 
|    i_0_0_151/B2         AOI22_X1      Rise  0.2980  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_151/ZN         AOI22_X1      Fall  0.3180  0.0200 0.0090             0.602749 1.54936  2.15211           1       100                    | 
|    i_0_0_152/A          INV_X1        Fall  0.3180  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_152/ZN         INV_X1        Rise  0.3290  0.0110 0.0060             0.198361 1.06234  1.2607            1       100                    | 
|    c_reg[49]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[49]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[49]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[45]/D 
  
 Path Start Point : res_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[45]/CK       DFF_X1        Rise  0.1900  0.0040 0.0810                      0.949653                                    F             | 
|    res_reg[45]/Q        DFF_X1        Rise  0.2970  0.1070 0.0120             0.92759  2.58265  3.51024           2       100      F             | 
|    i_0_0_143/B2         AOI22_X1      Rise  0.2970  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_143/ZN         AOI22_X1      Fall  0.3170  0.0200 0.0090             0.497908 1.54936  2.04727           1       100                    | 
|    i_0_0_144/A          INV_X1        Fall  0.3170  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_144/ZN         INV_X1        Rise  0.3290  0.0120 0.0060             0.266076 1.06234  1.32842           1       100                    | 
|    c_reg[45]/D          DFF_X1        Rise  0.3290  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[45]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[45]/CK         DFF_X1    Rise  0.2260 0.0050 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2260 0.2260 | 
| library hold check                       |  0.0200 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to c_reg[53]/D 
  
 Path Start Point : res_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[53]/CK       DFF_X1        Rise  0.1910  0.0050 0.0810                      0.949653                                    F             | 
|    res_reg[53]/Q        DFF_X1        Rise  0.2990  0.1080 0.0120             1.09467  2.58265  3.67732           2       100      F             | 
|    i_0_0_159/B2         AOI22_X1      Rise  0.2990  0.0000 0.0120                      1.62303                                                   | 
|    i_0_0_159/ZN         AOI22_X1      Fall  0.3180  0.0190 0.0090             0.195464 1.54936  1.74482           1       100                    | 
|    i_0_0_160/A          INV_X1        Fall  0.3180  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_160/ZN         INV_X1        Rise  0.3300  0.0120 0.0070             0.398148 1.06234  1.46049           1       100                    | 
|    c_reg[53]/D          DFF_X1        Rise  0.3300  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[53]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[53]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to c_reg[55]/D 
  
 Path Start Point : res_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             4.06966  0.699202 4.76886           1       100      c    K        | 
|    r/clk__CTS_1_PP_4                  Rise  0.0000  0.0000                                                                                       | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1     Rise  0.0560  0.0560 0.0350             5.354    8.45289  13.8069           2       100      F    K        | 
|    r/clk__CTS_1_PP_3                  Rise  0.0560  0.0000                                                                                       | 
|    clk_gate_res_reg/CK  CLKGATETST_X8 Rise  0.0540 -0.0020 0.0350    -0.0020           7.95918                                     FA            | 
|    clk_gate_res_reg/GCK CLKGATETST_X8 Rise  0.0840  0.0300 0.0060             2.94769  1.24879  4.19648           1       100      FA   K        | 
|    CTS_L3_c_tid0_69/A   CLKBUF_X3     Rise  0.0840  0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid0_69/Z   CLKBUF_X3     Rise  0.1860  0.1020 0.0810             42.4131  54.8122  97.2253           64      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    res_reg[55]/CK       DFF_X1        Rise  0.1910  0.0050 0.0810                      0.949653                                    F             | 
|    res_reg[55]/Q        DFF_X1        Rise  0.2990  0.1080 0.0130             1.52719  2.58265  4.10984           2       100      F             | 
|    i_0_0_163/B2         AOI22_X1      Rise  0.2990  0.0000 0.0130                      1.62303                                                   | 
|    i_0_0_163/ZN         AOI22_X1      Fall  0.3180  0.0190 0.0090             0.231754 1.54936  1.78111           1       100                    | 
|    i_0_0_164/A          INV_X1        Fall  0.3180  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_164/ZN         INV_X1        Rise  0.3300  0.0120 0.0070             0.323444 1.06234  1.38579           1       100                    | 
|    c_reg[55]/D          DFF_X1        Rise  0.3300  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[55]/CK 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.0000 4.06966  0.77983  4.84949           1       100      c    K        | 
|    r/clk__CTS_1_PP_4              Rise  0.0000 0.0000                                                                           | 
|    r/CTS_L1_c_tid1_59/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    r/CTS_L1_c_tid1_59/Z CLKBUF_X1 Rise  0.0580 0.0580 0.0370 5.354    9.38034  14.7343           2       100      F    K        | 
|    r/CTS_L2_c_tid1_52/A CLKBUF_X3 Rise  0.0580 0.0000 0.0370          1.42116                                     F             | 
|    r/CTS_L2_c_tid1_52/Z CLKBUF_X3 Rise  0.1190 0.0610 0.0250 8.46421  18.8416  27.3058           5       100      F    K        | 
|    r/clk__CTS_1_PP_0              Rise  0.1190 0.0000                                                                           | 
|    CTS_L3_c_tid1_189/A  CLKBUF_X2 Rise  0.1200 0.0010 0.0250          1.40591                                     F             | 
|    CTS_L3_c_tid1_189/Z  CLKBUF_X2 Rise  0.2210 0.1010 0.0770 25.6783  36.0868  61.7651           38      100      F    K        | 
|    c_reg[55]/CK         DFF_X1    Rise  0.2280 0.0070 0.0770          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2280 0.2280 | 
| library hold check                       |  0.0190 0.2470 | 
| data required time                       |  0.2470        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.2470        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 478M, CVMEM - 1857M, PVMEM - 2638M)
