\hypertarget{classriscv__emulator_1_1_processor}{}\doxysection{riscv\+\_\+emulator\+::Processor Class Reference}
\label{classriscv__emulator_1_1_processor}\index{riscv\_emulator::Processor@{riscv\_emulator::Processor}}


The essense of the emulator. The processor is the basic unit which this project strives to mimic.  




{\ttfamily \#include $<$processor.\+h$>$}

\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classriscv__emulator_1_1_processor_a4fc1bede26a0ef35e1da219966a98a7d}\label{classriscv__emulator_1_1_processor_a4fc1bede26a0ef35e1da219966a98a7d}} 
void {\bfseries run\+\_\+processor} ()
\begin{DoxyCompactList}\small\item\em Fundamental function to run the processor. Starts reading instructions in memory from address 0 onwards. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classriscv__emulator_1_1_processor_a5dd664295d7afd21a7c685ef23e35a70}\label{classriscv__emulator_1_1_processor_a5dd664295d7afd21a7c685ef23e35a70}} 
void {\bfseries load\+\_\+instructions\+\_\+from\+\_\+file} (std\+::string filename)
\begin{DoxyCompactList}\small\item\em Loads instructions into the processor\textquotesingle{}s instruction memory from file. Currently, instructions must be in strings of machine code, one instruction per line, with no skipped lines. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classriscv__emulator_1_1_processor_a9eee5a6440750fce43996a663f2e06bf}\label{classriscv__emulator_1_1_processor_a9eee5a6440750fce43996a663f2e06bf}} 
\mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{Control\+Unit}} {\bfseries processor\+Ctrl}
\item 
\mbox{\Hypertarget{classriscv__emulator_1_1_processor_aaddf3d21322d0a76e4370501625c0008}\label{classriscv__emulator_1_1_processor_aaddf3d21322d0a76e4370501625c0008}} 
\mbox{\hyperlink{classriscv__emulator_1_1_instruction_memory}{Instruction\+Memory}} {\bfseries instr\+Mem}
\item 
\mbox{\Hypertarget{classriscv__emulator_1_1_processor_afb95e642ab7910318de7cd0d63b2588e}\label{classriscv__emulator_1_1_processor_afb95e642ab7910318de7cd0d63b2588e}} 
\mbox{\hyperlink{classriscv__emulator_1_1_data_memory}{Data\+Memory}} {\bfseries data\+Mem}
\item 
\mbox{\Hypertarget{classriscv__emulator_1_1_processor_af09e0d62bf386641594b1b2e3ceb5a1d}\label{classriscv__emulator_1_1_processor_af09e0d62bf386641594b1b2e3ceb5a1d}} 
\mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} {\bfseries pc}
\item 
\mbox{\Hypertarget{classriscv__emulator_1_1_processor_a69580268e76ac9845380432aecaa19f4}\label{classriscv__emulator_1_1_processor_a69580268e76ac9845380432aecaa19f4}} 
\mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} {\bfseries registers} \mbox{[}32\mbox{]}
\item 
\mbox{\Hypertarget{classriscv__emulator_1_1_processor_ae41d8bdbee7aa03ce7f31cb8ae3db854}\label{classriscv__emulator_1_1_processor_ae41d8bdbee7aa03ce7f31cb8ae3db854}} 
\mbox{\hyperlink{classriscv__emulator_1_1_io_peripheral}{Io\+Peripheral}} {\bfseries processor\+\_\+io}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
The essense of the emulator. The processor is the basic unit which this project strives to mimic. 

The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
architectures/harvard\+\_\+implementation/include/processor.\+h\item 
architectures/harvard\+\_\+implementation/processor.\+cpp\end{DoxyCompactItemize}
