Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt

MAX+plus II Compiler Report File
Version 9.4 12/10/1999
Compiled: 02/23/2000 15:30:09

Copyright (C) 1988-1999 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Untitled


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bb10alt1_l11
      EPM3064ATC100-10     16       2        13     61      12          95 %

User Pins:                 16       2        13 



Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPM3064ATC100-10 are preliminary


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk' chosen for auto global Clock
INFO: Signal 'load2' chosen for auto global Clock


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

***** Logic for device 'bb10alt1_l11' compiled without errors.




Device: EPM3064ATC100-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** ERROR SUMMARY **

Info: Chip 'bb10alt1_l11' in device 'EPM3064ATC100-10' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                      
                                                 r       r         r  
                                   f             a       a         a  
                                   i             m       m         m  
                                   e             a       a         a  
                                   l             d   R   d R R     d  
                   d d     d   d d d             d e E   d E E     d  
                   a a f f a   a a u V           r n S   r S S     r  
                   t t i i t   t t d C l         6 1 E V 7 E E     4  
                   a a e e a   a a _ C o         _ _ R C _ R R N N _  
                   i i l l i G i i p I a G G c G p p V C p V V . . p  
                   n n d d n N n n i N d N N l N i i E I i E E C C i  
                   1 2 g m 0 D 3 4 n T 2 D D k D n n D O n D D . . n  
                 ----------------------------------------------------_ 
                / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
               /     99  97  95  93  91  89  87  85  83  81  79  77    | 
         N.C. |  1                                                    75 | ramaddr2_pin 
         N.C. |  2                                                    74 | GND 
        VCCIO |  3                                                    73 | #TDO 
         #TDI |  4                                                    72 | N.C. 
         N.C. |  5                                                    71 | en2_pin 
       loadhm |  6                                                    70 | N.C. 
         N.C. |  7                                                    69 | outclk_pin 
       loadhg |  8                                                    68 | ramaddr3_pin 
      datain5 |  9                                                    67 | enbb_pin 
      datain6 | 10                                                    66 | VCCIO 
          GND | 11                                                    65 | GND 
      datain7 | 12                                                    64 | ramaddr5_pin 
        load1 | 13                 EPM3064ATC100-10                   63 | en0_pin 
            g | 14                                                    62 | #TCK 
         #TMS | 15                                                    61 | RESERVED 
     RESERVED | 16                                                    60 | RESERVED 
     RESERVED | 17                                                    59 | GND 
        VCCIO | 18                                                    58 | RESERVED 
     RESERVED | 19                                                    57 | RESERVED 
     RESERVED | 20                                                    56 | RESERVED 
     RESERVED | 21                                                    55 | N.C. 
         N.C. | 22                                                    54 | RESERVED 
     RESERVED | 23                                                    53 | N.C. 
         N.C. | 24                                                    52 | RESERVED 
     RESERVED | 25                                                    51 | VCCIO 
              |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
               \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
                \----------------------------------------------------- 
                   G N N R R R R G V R R R G V l h l G R R R R R N N  
                   N . . E E E E N C E E E N C i i i N E E E E E . .  
                   D C C S S S S D C S S S D C n n n D S S S S S C C  
                     . . E E E E   I E E E   I e t e   E E E E E . .  
                         R R R R   O R R R   N l _ 7   R R R R R      
                         V V V V     V V V   T a p _   V V V V V      
                         E E E E     E E E     t i p   E E E E E      
                         D D D D     D D D     c n i   D D D D D      
                                               h   n                  
                                               _                      
                                               p                      
                                               i                      
                                               n                      


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    13/16( 81%)  16/16(100%)   0/16(  0%)  16/36( 44%) 
B:    LC17 - LC32    16/16(100%)   1/15(  6%)   6/16( 37%)  28/36( 77%) 
C:    LC33 - LC48    16/16(100%)   4/16( 25%)  10/16( 62%)  28/36( 77%) 
D:    LC49 - LC64    16/16(100%)  12/15( 80%)   5/16( 31%)  19/36( 52%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            33/62     ( 53%)
Total logic cells used:                         61/64     ( 95%)
Total shareable expanders used:                 12/64     ( 18%)
Total Turbo logic cells used:                   61/64     ( 95%)
Total shareable expanders not available (n/a):   9/64     ( 14%)
Average fan-in:                                  7.57
Total fan-in:                                   462

Total input pins required:                      16
Total output pins required:                      2
Total bidirectional pins required:              13
Total reserved pins required                     4
Total logic cells required:                     61
Total flipflops required:                       59
Total product terms required:                  163
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          12

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  87      -   -       INPUT  G            0      0   0    0    0    0    0  clk
  96   (13)  (A)      INPUT               0      0   0    0    0    0    2  datain0
 100    (9)  (A)      INPUT               0      0   0    0    0    0    2  datain1
  99   (10)  (A)      INPUT               0      0   0    0    0    0    2  datain2
  94   (14)  (A)      INPUT               0      0   0    0    0    0    2  datain3
  93   (15)  (A)      INPUT               0      0   0    0    0    0    2  datain4
   9    (5)  (A)      INPUT               0      0   0    0    0    0    2  datain5
  10    (4)  (A)      INPUT               0      0   0    0    0    0    2  datain6
  12    (3)  (A)      INPUT               0      0   0    0    0    0    2  datain7
  67     52    D      BIDIR               0      0   0    0    6    1    0  enbb_pin
  63     49    D      BIDIR               0      0   0    0    1    2    0  en0_pin
  98   (11)  (A)      INPUT               0      0   0    0    0    1    0  fieldg
  97   (12)  (A)      INPUT               0      0   0    0    0    1    0  fieldm
  92     16    A      BIDIR               0      0   0    3    3    1    0  fieldud_pin
  14    (1)  (A)      INPUT               0      0   0    0    0    3   10  g
  41     34    C      BIDIR               0      0   0    0   12    1    0  hint_pin
  40     33    C      BIDIR               0      0   0    1   11    0    4  linelatch_pin
  42     35    C      BIDIR               0      0   0    1   17    1    0  line7_pin
   8    (6)  (A)      INPUT               0      0   0    0    0    0    1  loadhg
   6    (7)  (A)      INPUT               0      0   0    0    0    0    1  loadhm
  13    (2)  (A)      INPUT               0      0   0    0    0    0    8  load1
  90      -   -       INPUT  G            0      0   0    0    0    0    0  load2
  69     54    D      BIDIR               0      0   0    0    3    2    0  outclk_pin
  75     57    D      BIDIR               0      0   0    0    8    6    1  ramaddr2_pin
  68     53    D      BIDIR               0      0   0    0    9    5    1  ramaddr3_pin
  76     58    D      BIDIR               1      0   1    0   10    4    1  ramaddr4_pin
  64     50    D      BIDIR               1      0   0    0   11    3    1  ramaddr5_pin
  85     64    D      BIDIR               2      0   0    0   12    2    1  ramaddr6_pin
  81     61    D      BIDIR               1      0   0    0   13    1    1  ramaddr7_pin


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  67     52    D     TRI/FF   +  t        0      0   0    0    6    1    0  enbb_pin
  63     49    D     TRI/FF   +  t        0      0   0    0    1    2    0  en0_pin
  84     63    D         FF   +  t        0      0   0    0    1    0    0  en1_pin
  71     55    D         FF   +  t        0      0   0    0    2    0    0  en2_pin
  92     16    A     TRI/FF   +  t        0      0   0    3    3    1    0  fieldud_pin
  41     34    C     TRI/FF   +  t        0      0   0    0   12    1    0  hint_pin
  40     33    C     TRI/FF   +  t        0      0   0    1   11    0    4  linelatch_pin
  42     35    C     TRI/FF   +  t        0      0   0    1   17    1    0  line7_pin
  69     54    D     TRI/FF   +  t        0      0   0    0    3    2    0  outclk_pin
  75     57    D     TRI/FF   +  t        0      0   0    0    8    6    1  ramaddr2_pin
  68     53    D     TRI/FF   +  t        0      0   0    0    9    5    1  ramaddr3_pin
  76     58    D     TRI/FF   +  t        1      0   1    0   10    4    1  ramaddr4_pin
  64     50    D     TRI/FF   +  t        1      0   0    0   11    3    1  ramaddr5_pin
  85     64    D     TRI/FF   +  t        2      0   0    0   12    2    1  ramaddr6_pin
  81     61    D     TRI/FF   +  t        1      0   0    0   13    1    1  ramaddr7_pin


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (44)    36    C       DFFE   +  t        0      0   0    1   13    7    3  bb
 (52)    41    C       SOFT      t        0      0   0    1   11    0   10  ca1728
 (83)    62    D       DFFE      t        0      0   0    2    0    0    1  datain8
 (17)    30    B       DFFE      t        0      0   0    2    0    0    1  datain9
 (19)    29    B       DFFE      t        0      0   0    2    0    0    1  datain10
 (79)    59    D       DFFE   +  t        0      0   0    1    0    0    1  dbus0
 (16)    31    B       DFFE   +  t        0      0   0    1    0    0    1  dbus1
 (37)    17    B       DFFE   +  t        0      0   0    1    0    0    2  dbus2
 (30)    23    B       DFFE   +  t        0      0   0    1    0    0    2  dbus3
 (13)     2    A       DFFE   +  t        0      0   0    1    0    0    2  dbus4
(100)     9    A       DFFE   +  t        0      0   0    1    0    0    2  dbus5
 (97)    12    A       DFFE   +  t        0      0   0    1    0    0    2  dbus6
  (4)     8    A       DFFE   +  t        0      0   0    1    0    0    2  dbus7
  (8)     6    A       DFFE   +  t        0      0   0    0    1    0    2  dbus8
  (9)     5    A       DFFE   +  t        0      0   0    0    1    0    2  dbus9
 (99)    10    A       DFFE   +  t        0      0   0    0    1    0    2  dbus10
 (62)    48    C       DFFE   +  t        1      0   1    1   14    7    3  down
 (60)    46    C       DFFE   +  t        0      0   0    1   11    1    0  fieldlatch
 (29)    24    B       SOFT      t        0      0   0    1    9    1    0  flag
 (20)    28    B       DFFE   +  t        0      0   0    0    4    3   18  h0
 (36)    18    B       DFFE   +  t        0      0   0    0    5    3   17  h1
 (35)    19    B       DFFE   +  t        0      0   0    0    6    3   16  h2
   -     20    B       DFFE   +  t        1      0   1    0    7    3   15  h3
 (32)    21    B       TFFE   +  t        1      0   1    0    8    3   14  h4
 (45)    37    C       TFFE   +  t        0      0   0    1   13    3   13  h5
 (31)    22    B       TFFE   +  t        1      0   1    0   10    3   13  h6
 (25)    25    B       TFFE   +  t        1      0   1    0   11    3   12  h7
 (23)    26    B       TFFE   +  t        1      0   1    0   12    3   11  h8
 (21)    27    B       TFFE   +  t        1      0   1    0   13    3   10  h9
 (54)    42    C       TFFE   +  t        1      0   1    0   14    3    9  h10
 (12)     3    A       DFFE   +  t        0      0   0    3    0    0   11  loadc
 (61)    47    C       DFFE   +  t        0      0   0    1   15    7    3  pdown
 (15)    32    B       DFFE      t        0      0   0    2    0    1    2  pedoff
 (48)    40    C       DFFE   +  t        0      0   0    1   15    7    3  pup
   -     51    D       DFFE   +  t        0      0   0    0    8    1    3  ramaddr0
 (73)    56    D       DFFE   +  t        0      0   0    0    8    7    3  ramaddr1
 (80)    60    D       DFFE   +  t        0      0   0    0   14    7    3  stop
  (6)     7    A       DFFE      t        0      0   0    2    0    0    1  typebuf0
 (98)    11    A       DFFE      t        0      0   0    2    0    0    1  typebuf1
 (14)     1    A       DFFE      t        0      0   0    2    0    0    1  typebuf2
 (93)    15    A       DFFE      t        0      0   0    2    0    0    1  typebuf3
 (47)    39    C       DFFE   +  t        0      0   0    0    3    1    5  type0
 (58)    45    C       DFFE   +  t        0      0   0    0    3    1    3  type1
 (57)    44    C       DFFE   +  t        0      0   0    0    3    1    5  type2
 (56)    43    C       DFFE   +  t        0      0   0    0    3    1    6  type3
 (46)    38    C       DFFE   +  t        8      0   0    1   15    7    3  up


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                   Logic cells placed in LAB 'A'
        +------------------------- LC2 dbus4
        | +----------------------- LC9 dbus5
        | | +--------------------- LC12 dbus6
        | | | +------------------- LC8 dbus7
        | | | | +----------------- LC6 dbus8
        | | | | | +--------------- LC5 dbus9
        | | | | | | +------------- LC10 dbus10
        | | | | | | | +----------- LC16 fieldud_pin
        | | | | | | | | +--------- LC3 loadc
        | | | | | | | | | +------- LC7 typebuf0
        | | | | | | | | | | +----- LC11 typebuf1
        | | | | | | | | | | | +--- LC1 typebuf2
        | | | | | | | | | | | | +- LC15 typebuf3
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC16 -> - - - - - - - * - - - - - | * - - - | <-- fieldud_pin

Pin
87   -> - - - - - - - - - - - - - | - - - - | <-- clk
93   -> * - - - - - - - - * - - - | * - - - | <-- datain4
9    -> - * - - - - - - - - * - - | * - - - | <-- datain5
10   -> - - * - - - - - - - - * - | * - - - | <-- datain6
12   -> - - - * - - - - - - - - * | * - - - | <-- datain7
98   -> - - - - - - - * - - - - - | * - - - | <-- fieldg
97   -> - - - - - - - * - - - - - | * - - - | <-- fieldm
14   -> - - - - - - - * * - - - - | * * * - | <-- g
8    -> - - - - - - - - * - - - - | * - - - | <-- loadhg
6    -> - - - - - - - - * - - - - | * - - - | <-- loadhm
13   -> - - - - - - - - - * * * * | * * - * | <-- load1
90   -> - - - - - - - - - - - - - | - - - - | <-- load2
LC62 -> - - - - * - - - - - - - - | * - - - | <-- datain8
LC30 -> - - - - - * - - - - - - - | * - - - | <-- datain9
LC29 -> - - - - - - * - - - - - - | * - - - | <-- datain10
LC46 -> - - - - - - - * - - - - - | * - - - | <-- fieldlatch
LC24 -> - - - - - - - * - - - - - | * - - - | <-- flag


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC30 datain9
        | +----------------------------- LC29 datain10
        | | +--------------------------- LC31 dbus1
        | | | +------------------------- LC17 dbus2
        | | | | +----------------------- LC23 dbus3
        | | | | | +--------------------- LC24 flag
        | | | | | | +------------------- LC28 h0
        | | | | | | | +----------------- LC18 h1
        | | | | | | | | +--------------- LC19 h2
        | | | | | | | | | +------------- LC20 h3
        | | | | | | | | | | +----------- LC21 h4
        | | | | | | | | | | | +--------- LC22 h6
        | | | | | | | | | | | | +------- LC25 h7
        | | | | | | | | | | | | | +----- LC26 h8
        | | | | | | | | | | | | | | +--- LC27 h9
        | | | | | | | | | | | | | | | +- LC32 pedoff
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC31 -> - - - - - - - * - - - - - - - - | - * - - | <-- dbus1
LC17 -> - - - - - * - - * - - - - - - - | - * - - | <-- dbus2
LC23 -> - - - - - * - - - * - - - - - - | - * - - | <-- dbus3
LC28 -> - - - - - - * * * * * * * * * - | - * * - | <-- h0
LC18 -> - - - - - - - * * * * * * * * - | - * * - | <-- h1
LC19 -> - - - - - - - - * * * * * * * - | - * * - | <-- h2
LC20 -> - - - - - - - - - * * * * * * - | - * * - | <-- h3
LC21 -> - - - - - - - - - - * * * * * - | - * * - | <-- h4
LC22 -> - - - - - - - - - - - * * * * - | - * * - | <-- h6
LC25 -> - - - - - - - - - - - - * * * - | - * * - | <-- h7
LC26 -> - - - - - - - - - - - - - * * - | - * * - | <-- h8
LC27 -> - - - - - - - - - - - - - - * - | - * * - | <-- h9

Pin
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
100  -> * - * - - - - - - - - - - - - - | - * - - | <-- datain1
99   -> - * - * - - - - - - - - - - - - | - * - - | <-- datain2
94   -> - - - - * - - - - - - - - - - * | - * - - | <-- datain3
14   -> - - - - - * - - - - - - - - - - | * * * - | <-- g
13   -> * * - - - - - - - - - - - - - * | * * - * | <-- load1
90   -> - - - - - - - - - - - - - - - - | - - - - | <-- load2
LC41 -> - - - - - - * * * * * * * * * - | - * * - | <-- ca1728
LC59 -> - - - - - - * - - - - - - - - - | - * - - | <-- dbus0
LC2  -> - - - - - * - - - - * - - - - - | - * - - | <-- dbus4
LC9  -> - - - - - * - - - - - - - - - - | - * * - | <-- dbus5
LC12 -> - - - - - * - - - - - * - - - - | - * - - | <-- dbus6
LC8  -> - - - - - * - - - - - - * - - - | - * - - | <-- dbus7
LC6  -> - - - - - * - - - - - - - * - - | - * - - | <-- dbus8
LC5  -> - - - - - * - - - - - - - - * - | - * - - | <-- dbus9
LC10 -> - - - - - * - - - - - - - - - - | - * * - | <-- dbus10
LC37 -> - - - - - - - - - - - * * * * - | - * * - | <-- h5
LC3  -> - - - - - - * * * * * * * * * - | - * * - | <-- loadc


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC36 bb
        | +----------------------------- LC41 ca1728
        | | +--------------------------- LC48 down
        | | | +------------------------- LC46 fieldlatch
        | | | | +----------------------- LC34 hint_pin
        | | | | | +--------------------- LC37 h5
        | | | | | | +------------------- LC42 h10
        | | | | | | | +----------------- LC33 linelatch_pin
        | | | | | | | | +--------------- LC35 line7_pin
        | | | | | | | | | +------------- LC47 pdown
        | | | | | | | | | | +----------- LC40 pup
        | | | | | | | | | | | +--------- LC39 type0
        | | | | | | | | | | | | +------- LC45 type1
        | | | | | | | | | | | | | +----- LC44 type2
        | | | | | | | | | | | | | | +--- LC43 type3
        | | | | | | | | | | | | | | | +- LC38 up
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC41 -> - - - - - - * - - - - - - - - - | - * * - | <-- ca1728
LC34 -> - - - - * - - - - - - - - - - - | - - * - | <-- hint_pin
LC37 -> * * * * * * * * * * * - - - - * | - * * - | <-- h5
LC42 -> * * * * * * * * * * * - - - - * | - - * - | <-- h10
LC33 -> - - - - - - - - - - - * * * * - | - - * - | <-- linelatch_pin
LC35 -> - - - - - - - - * - - - - - - - | - - * - | <-- line7_pin
LC39 -> - - * - - - - - * * * * - - - * | - - * - | <-- type0
LC45 -> * - - - - - - - * - - - * - - * | - - * - | <-- type1
LC44 -> - - * - - - - - * * * - - * - * | - - * - | <-- type2
LC43 -> * - * - - - - - * * * - - - * * | - - * - | <-- type3

Pin
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
14   -> * * * * - * - * * * * - - - - * | * * * - | <-- g
90   -> - - - - - - - - - - - - - - - - | - - - - | <-- load2
LC9  -> - - - - - * - - - - - - - - - - | - * * - | <-- dbus5
LC10 -> - - - - - - * - - - - - - - - - | - * * - | <-- dbus10
LC28 -> * * * * * * * * * * * - - - - * | - * * - | <-- h0
LC18 -> * * * * * * * * * * * - - - - * | - * * - | <-- h1
LC19 -> * * * * * * * * * * * - - - - * | - * * - | <-- h2
LC20 -> * * * * * * * * * * * - - - - * | - * * - | <-- h3
LC21 -> * * * * * * * * * * * - - - - * | - * * - | <-- h4
LC22 -> * * * * * * * * * * * - - - - * | - * * - | <-- h6
LC25 -> * * * * * * * * * * * - - - - * | - * * - | <-- h7
LC26 -> * * * * * * * * * * * - - - - * | - * * - | <-- h8
LC27 -> * * * * * * * * * * * - - - - * | - * * - | <-- h9
LC3  -> - - - - - * * - - - - - - - - - | - * * - | <-- loadc
LC32 -> - - - - - - - - * * * - - - - - | - - * - | <-- pedoff
LC7  -> - - - - - - - - - - - * - - - - | - - * - | <-- typebuf0
LC11 -> - - - - - - - - - - - - * - - - | - - * - | <-- typebuf1
LC1  -> - - - - - - - - - - - - - * - - | - - * - | <-- typebuf2
LC15 -> - - - - - - - - - - - - - - * - | - - * - | <-- typebuf3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC62 datain8
        | +----------------------------- LC59 dbus0
        | | +--------------------------- LC52 enbb_pin
        | | | +------------------------- LC49 en0_pin
        | | | | +----------------------- LC63 en1_pin
        | | | | | +--------------------- LC55 en2_pin
        | | | | | | +------------------- LC54 outclk_pin
        | | | | | | | +----------------- LC51 ramaddr0
        | | | | | | | | +--------------- LC56 ramaddr1
        | | | | | | | | | +------------- LC57 ramaddr2_pin
        | | | | | | | | | | +----------- LC53 ramaddr3_pin
        | | | | | | | | | | | +--------- LC58 ramaddr4_pin
        | | | | | | | | | | | | +------- LC50 ramaddr5_pin
        | | | | | | | | | | | | | +----- LC64 ramaddr6_pin
        | | | | | | | | | | | | | | +--- LC61 ramaddr7_pin
        | | | | | | | | | | | | | | | +- LC60 stop
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC52 -> - - * - - - - - - - - - - - - - | - - - * | <-- enbb_pin
LC49 -> - - - - * * - - - - - - - - - - | - - - * | <-- en0_pin
LC54 -> - - - * - * - - - - - - - - - - | - - - * | <-- outclk_pin
LC51 -> - - - - - - * * * - - - - - - * | - - - * | <-- ramaddr0
LC56 -> - - - - - - * * * * * * * * * * | - - - * | <-- ramaddr1
LC57 -> - - - - - - - - - * * * * * * * | - - - * | <-- ramaddr2_pin
LC53 -> - - - - - - - - - - * * * * * * | - - - * | <-- ramaddr3_pin
LC58 -> - - - - - - - - - - - * * * * * | - - - * | <-- ramaddr4_pin
LC50 -> - - - - - - - - - - - - * * * * | - - - * | <-- ramaddr5_pin
LC64 -> - - - - - - - - - - - - - * * * | - - - * | <-- ramaddr6_pin
LC61 -> - - - - - - - - - - - - - - * * | - - - * | <-- ramaddr7_pin
LC60 -> - - - - - - * * * * * * * * * * | - - - * | <-- stop

Pin
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
96   -> * * - - - - - - - - - - - - - - | - - - * | <-- datain0
13   -> * - - - - - - - - - - - - - - - | * * - * | <-- load1
90   -> - - - - - - - - - - - - - - - - | - - - - | <-- load2
LC36 -> - - * - - - - * * * * * * * * * | - - - * | <-- bb
LC48 -> - - * - - - - * * * * * * * * * | - - - * | <-- down
LC47 -> - - * - - - - * * * * * * * * * | - - - * | <-- pdown
LC40 -> - - * - - - - * * * * * * * * * | - - - * | <-- pup
LC38 -> - - * - - - - * * * * * * * * * | - - - * | <-- up


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt
bb10alt1_l11

** EQUATIONS **

clk      : INPUT;
datain0  : INPUT;
datain1  : INPUT;
datain2  : INPUT;
datain3  : INPUT;
datain4  : INPUT;
datain5  : INPUT;
datain6  : INPUT;
datain7  : INPUT;
fieldg   : INPUT;
fieldm   : INPUT;
g        : INPUT;
loadhg   : INPUT;
loadhm   : INPUT;
load1    : INPUT;
load2    : INPUT;

-- Node name is 'bb' from file "bb10alt1_l11.tdf" line 185, column 1
-- Equation name is 'bb', location is LC036, type is buried.
bb       = DFFE( _EQ001 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  g &  h0 &  h1 & !h2 & !h3 &  h4 & !h5 & !h6 &  h7 & !h8 & !h9 & 
             !h10 &  type1 &  type3
         # !g &  h0 &  h1 & !h2 &  h3 & !h4 & !h5 & !h6 &  h7 & !h8 & !h9 & 
             !h10 &  type1 &  type3;

-- Node name is 'ca1728' from file "bb10alt1_l11.tdf" line 144, column 1
-- Equation name is 'ca1728', location is LC041, type is buried.
ca1728   = LCELL( _EQ002 $  GND);
  _EQ002 =  g &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10
         # !g &  h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10;

-- Node name is 'datain8' from file "bb10alt1_l11.tdf" line 170, column 1
-- Equation name is 'datain8', location is LC062, type is buried.
datain8  = DFFE( datain0 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'datain9' from file "bb10alt1_l11.tdf" line 148, column 1
-- Equation name is 'datain9', location is LC030, type is buried.
datain9  = DFFE( datain1 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'datain10' from file "bb10alt1_l11.tdf" line 159, column 1
-- Equation name is 'datain10', location is LC029, type is buried.
datain10 = DFFE( datain2 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'dbus0' from file "bb10alt1_l11.tdf" line 169, column 1
-- Equation name is 'dbus0', location is LC059, type is buried.
dbus0    = DFFE( datain0 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus1' from file "bb10alt1_l11.tdf" line 153, column 1
-- Equation name is 'dbus1', location is LC031, type is buried.
dbus1    = DFFE( datain1 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus2' from file "bb10alt1_l11.tdf" line 167, column 1
-- Equation name is 'dbus2', location is LC017, type is buried.
dbus2    = DFFE( datain2 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus3' from file "bb10alt1_l11.tdf" line 168, column 1
-- Equation name is 'dbus3', location is LC023, type is buried.
dbus3    = DFFE( datain3 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus4' from file "bb10alt1_l11.tdf" line 152, column 1
-- Equation name is 'dbus4', location is LC002, type is buried.
dbus4    = DFFE( datain4 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus5' from file "bb10alt1_l11.tdf" line 165, column 1
-- Equation name is 'dbus5', location is LC009, type is buried.
dbus5    = DFFE( datain5 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus6' from file "bb10alt1_l11.tdf" line 166, column 1
-- Equation name is 'dbus6', location is LC012, type is buried.
dbus6    = DFFE( datain6 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus7' from file "bb10alt1_l11.tdf" line 151, column 1
-- Equation name is 'dbus7', location is LC008, type is buried.
dbus7    = DFFE( datain7 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus8' from file "bb10alt1_l11.tdf" line 163, column 1
-- Equation name is 'dbus8', location is LC006, type is buried.
dbus8    = DFFE( datain8 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus9' from file "bb10alt1_l11.tdf" line 164, column 1
-- Equation name is 'dbus9', location is LC005, type is buried.
dbus9    = DFFE( datain9 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'dbus10' from file "bb10alt1_l11.tdf" line 150, column 1
-- Equation name is 'dbus10', location is LC010, type is buried.
dbus10   = DFFE( datain10 $  GND, GLOBAL( load2),  VCC,  VCC,  VCC);

-- Node name is 'down' from file "bb10alt1_l11.tdf" line 184, column 1
-- Equation name is 'down', location is LC048, type is buried.
down     = DFFE( _EQ003 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 = !g & !h0 &  h1 & !h2 &  h3 &  h4 & !h5 &  h6 & !h7 &  h8 &  h9 & 
             !h10 &  type0 & !type2
         #  g & !h0 & !h1 & !h2 & !h3 & !h4 &  h5 &  h6 & !h7 &  h8 &  h9 & 
             !h10 &  type0 & !type2
         # !g & !h0 &  h1 & !h2 &  h3 &  h4 & !h5 &  h6 & !h7 &  h8 &  h9 & 
             !h10 & !type2 & !type3
         #  g & !h0 & !h1 & !h2 & !h3 & !h4 &  h5 &  h6 & !h7 &  h8 &  h9 & 
             !h10 & !type2 & !type3
         # !h0 & !h1 & !h2 & !h3 & !h4 & !h5 & !h6 & !h7 & !h8 & !h9 & !h10;

-- Node name is 'enbb_pin' = 'enbb' from file "bb10alt1_l11.tdf" line 131, column 1
-- Equation name is 'enbb_pin', location is LC052, type is bidir.
enbb_pin = TRI(enbb,  VCC);
enbb     = DFFE( _EQ004 $  bb, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 = !bb & !down &  enbb_pin & !pdown & !pup & !up;

-- Node name is 'en0_pin' = 'en0' from file "bb10alt1_l11.tdf" line 182, column 1
-- Equation name is 'en0_pin', location is LC049, type is bidir.
en0_pin  = TRI(en0,  VCC);
en0      = DFFE( outclk_pin $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is 'en1_pin' = 'en1' from file "bb10alt1_l11.tdf" line 135, column 1
-- Equation name is 'en1_pin', location is LC063, type is output.
 en1_pin = DFFE( en0_pin $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is 'en2_pin' = 'en2' from file "bb10alt1_l11.tdf" line 204, column 1
-- Equation name is 'en2_pin', location is LC055, type is output.
 en2_pin = DFFE( _EQ005 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 =  en0_pin &  outclk_pin;

-- Node name is 'fieldlatch' from file "bb10alt1_l11.tdf" line 154, column 1
-- Equation name is 'fieldlatch', location is LC046, type is buried.
fieldlatch = DFFE( _EQ006 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 =  g & !h0 & !h1 &  h2 &  h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10
         # !g & !h0 & !h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10;

-- Node name is 'fieldud_pin' = 'fieldud' from file "bb10alt1_l11.tdf" line 186, column 1
-- Equation name is 'fieldud_pin', location is LC016, type is bidir.
fieldud_pin = TRI(fieldud,  VCC);
fieldud  = DFFE( _EQ007 $  flag, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 =  fieldg &  fieldlatch & !flag &  g
         #  fieldlatch &  fieldm & !flag & !g
         # !fieldlatch &  fieldud_pin & !flag;

-- Node name is 'flag' from file "bb10alt1_l11.tdf" line 178, column 1
-- Equation name is 'flag', location is LC024, type is buried.
flag     = LCELL( _EQ008 $  GND);
  _EQ008 =  dbus2 &  dbus4 &  dbus5 &  dbus7 &  dbus9 &  dbus10 & !g
         #  dbus3 &  dbus4 &  dbus5 &  dbus7 &  dbus9 &  dbus10 & !g
         #  dbus6 &  dbus7 &  dbus9 &  dbus10
         #  dbus8 &  dbus9 &  dbus10;

-- Node name is 'hint_pin' = 'hint' from file "bb10alt1_l11.tdf" line 137, column 1
-- Equation name is 'hint_pin', location is LC034, type is bidir.
hint_pin = TRI(hint,  VCC);
hint     = TFFE( _EQ009, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 = !hint_pin & !h0 &  h1 &  h2 & !h3 & !h4 &  h5 & !h6 & !h7 & !h8 & 
             !h9 & !h10
         #  hint_pin & !h0 & !h1 & !h2 & !h3 & !h4 & !h5 & !h6 & !h7 & !h8 & 
             !h9 & !h10;

-- Node name is 'h0' from file "bb10alt1_l11.tdf" line 177, column 1
-- Equation name is 'h0', location is LC028, type is buried.
h0       = DFFE( _EQ010 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 = !ca1728 & !h0 & !loadc
         #  dbus0 &  loadc;

-- Node name is 'h1' from file "bb10alt1_l11.tdf" line 176, column 1
-- Equation name is 'h1', location is LC018, type is buried.
h1       = DFFE( _EQ011 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ011 = !ca1728 & !h0 &  h1 & !loadc
         # !ca1728 &  h0 & !h1 & !loadc
         #  dbus1 &  loadc;

-- Node name is 'h2' from file "bb10alt1_l11.tdf" line 143, column 1
-- Equation name is 'h2', location is LC019, type is buried.
h2       = DFFE( _EQ012 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ012 = !ca1728 &  h0 &  h1 & !h2 & !loadc
         # !ca1728 & !h1 &  h2 & !loadc
         # !h0 &  h2 & !loadc
         #  dbus2 &  loadc;

-- Node name is 'h3' from file "bb10alt1_l11.tdf" line 175, column 1
-- Equation name is 'h3', location is LC020, type is buried.
h3       = DFFE( _EQ013 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ013 = !ca1728 &  h0 &  h1 &  h2 & !h3 & !loadc
         # !ca1728 & !h0 &  h3 & !loadc
         # !ca1728 & !h1 &  h3 & !loadc
         # !ca1728 & !h2 &  h3 & !loadc
         #  dbus3 &  loadc;

-- Node name is 'h4' from file "bb10alt1_l11.tdf" line 174, column 1
-- Equation name is 'h4', location is LC021, type is buried.
h4       = TFFE( _EQ014, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ014 = !ca1728 &  h0 &  h1 &  h2 &  h3 & !h4 & !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 & !loadc
         #  dbus4 & !h4 &  loadc
         #  ca1728 &  h4 & !loadc
         # !dbus4 &  h4 &  loadc;

-- Node name is 'h5' from file "bb10alt1_l11.tdf" line 142, column 1
-- Equation name is 'h5', location is LC037, type is buried.
h5       = TFFE( _EQ015, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ015 = !g &  h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10 & !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 & !loadc
         #  dbus5 & !h5 &  loadc
         # !dbus5 &  h5 &  loadc;

-- Node name is 'h6' from file "bb10alt1_l11.tdf" line 173, column 1
-- Equation name is 'h6', location is LC022, type is buried.
h6       = TFFE( _EQ016, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ016 = !ca1728 &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 & !h6 & !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 & !loadc
         #  dbus6 & !h6 &  loadc
         #  ca1728 &  h6 & !loadc
         # !dbus6 &  h6 &  loadc;

-- Node name is 'h7' from file "bb10alt1_l11.tdf" line 172, column 1
-- Equation name is 'h7', location is LC025, type is buried.
h7       = TFFE( _EQ017, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ017 = !ca1728 &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 & !h7 & !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 & !loadc
         #  dbus7 & !h7 &  loadc
         #  ca1728 &  h7 & !loadc
         # !dbus7 &  h7 &  loadc;

-- Node name is 'h8' from file "bb10alt1_l11.tdf" line 141, column 1
-- Equation name is 'h8', location is LC026, type is buried.
h8       = TFFE( _EQ018, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ018 = !ca1728 &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 & !h8 & 
             !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 &  h8 & !loadc
         #  ca1728 &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h7 &  h8 & !loadc
         #  dbus8 & !h8 &  loadc
         # !dbus8 &  h8 &  loadc;

-- Node name is 'h9' from file "bb10alt1_l11.tdf" line 179, column 1
-- Equation name is 'h9', location is LC027, type is buried.
h9       = TFFE( _EQ019, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ019 = !ca1728 &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 &  h8 & 
             !h9 & !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 &  h8 &  h9 & !loadc
         #  dbus9 & !h9 &  loadc
         #  ca1728 &  h9 & !loadc
         # !dbus9 &  h9 &  loadc;

-- Node name is 'h10' from file "bb10alt1_l11.tdf" line 171, column 1
-- Equation name is 'h10', location is LC042, type is buried.
h10      = TFFE( _EQ020, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ020 = !ca1728 &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 &  h8 & 
              h9 & !h10 & !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 &  h8 &  h9 &  h10 & 
             !loadc
         #  dbus10 & !h10 &  loadc
         #  ca1728 &  h10 & !loadc
         # !dbus10 &  h10 &  loadc;

-- Node name is 'linelatch_pin' = 'linelatch' from file "bb10alt1_l11.tdf" line 133, column 1
-- Equation name is 'linelatch_pin', location is LC033, type is bidir.
linelatch_pin = TRI(linelatch,  VCC);
linelatch = DFFE( _EQ021 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ021 =  g &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10
         # !g &  h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10;

-- Node name is 'line7_pin' = 'line7' from file "bb10alt1_l11.tdf" line 180, column 1
-- Equation name is 'line7_pin', location is LC035, type is bidir.
line7_pin = TRI(line7,  VCC);
line7    = TFFE( _EQ022, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ022 =  g &  h0 &  h1 &  h2 &  h3 & !h4 & !h5 &  h6 & !h7 &  h8 & !h9 & 
             !h10 & !line7_pin &  pedoff &  type0 &  type1 &  type2 &  type3
         # !g &  h0 &  h1 &  h2 &  h3 & !h4 & !h5 &  h6 & !h7 &  h8 & !h9 & 
             !h10 & !line7_pin &  pedoff & !type0 & !type1 &  type2 &  type3
         # !h0 & !h1 & !h2 & !h3 & !h4 &  h5 & !h6 & !h7 &  h8 &  h9 & !h10 & 
              line7_pin;

-- Node name is 'loadc' from file "bb10alt1_l11.tdf" line 146, column 1
-- Equation name is 'loadc', location is LC003, type is buried.
loadc    = DFFE( _EQ023 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ023 =  g &  loadhg
         # !g &  loadhm;

-- Node name is 'outclk_pin' = 'outclk' from file "bb10alt1_l11.tdf" line 202, column 1
-- Equation name is 'outclk_pin', location is LC054, type is bidir.
outclk_pin = TRI(outclk,  VCC);
outclk   = DFFE( _EQ024 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ024 =  ramaddr0 & !ramaddr1 & !stop;

-- Node name is 'pdown' from file "bb10alt1_l11.tdf" line 140, column 1
-- Equation name is 'pdown', location is LC047, type is buried.
pdown    = DFFE( _EQ025 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ025 = !g & !h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 & !h7 &  h8 &  h9 & 
             !h10 & !pedoff &  type0 & !type2 &  type3
         # !g & !h0 & !h1 &  h2 &  h3 & !h4 & !h5 & !h6 &  h7 & !h8 &  h9 & 
              h10 & !pedoff &  type2 &  type3;

-- Node name is 'pedoff' from file "bb10alt1_l11.tdf" line 162, column 1
-- Equation name is 'pedoff', location is LC032, type is buried.
pedoff   = DFFE( datain3 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'pup' from file "bb10alt1_l11.tdf" line 206, column 1
-- Equation name is 'pup', location is LC040, type is buried.
pup      = DFFE( _EQ026 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ026 = !g & !h0 & !h1 & !h2 &  h3 &  h4 & !h5 &  h6 & !h7 & !h8 & !h9 & 
              h10 & !pedoff & !type0 &  type2 &  type3
         # !g & !h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 & !h8 & !h9 & 
             !h10 & !pedoff &  type0 &  type3;

-- Node name is 'ramaddr0' from file "bb10alt1_l11.tdf" line 188, column 1
-- Equation name is 'ramaddr0', location is LC051, type is buried.
ramaddr0 = DFFE( _EQ027 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ027 = !bb & !down & !pdown & !pup & !ramaddr0 & !ramaddr1 & !stop & !up
         # !bb & !down & !pdown & !pup &  ramaddr0 &  stop & !up;

-- Node name is 'ramaddr1' from file "bb10alt1_l11.tdf" line 197, column 1
-- Equation name is 'ramaddr1', location is LC056, type is buried.
ramaddr1 = DFFE( _EQ028 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ028 = !bb & !down & !pdown & !pup &  ramaddr0 & !ramaddr1 & !stop & !up
         # !bb & !down & !pdown & !pup &  ramaddr1 &  stop & !up;

-- Node name is 'ramaddr2_pin' = 'ramaddr2' from file "bb10alt1_l11.tdf" line 195, column 1
-- Equation name is 'ramaddr2_pin', location is LC057, type is bidir.
ramaddr2_pin = TRI(ramaddr2,  VCC);
ramaddr2 = DFFE( _EQ029 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ029 = !bb & !down & !pdown & !pup &  ramaddr1 & !ramaddr2_pin & !stop & 
             !up
         # !bb & !down & !pdown & !pup &  ramaddr2_pin &  stop & !up
         # !bb & !down & !pdown & !pup & !ramaddr1 &  ramaddr2_pin & !up;

-- Node name is 'ramaddr3_pin' = 'ramaddr3' from file "bb10alt1_l11.tdf" line 193, column 1
-- Equation name is 'ramaddr3_pin', location is LC053, type is bidir.
ramaddr3_pin = TRI(ramaddr3,  VCC);
ramaddr3 = DFFE( _EQ030 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ030 = !bb & !down & !pdown & !pup &  ramaddr1 &  ramaddr2_pin & 
             !ramaddr3_pin & !stop & !up
         # !bb & !down & !pdown & !pup &  ramaddr3_pin &  stop & !up
         # !bb & !down & !pdown & !pup & !ramaddr1 &  ramaddr3_pin & !up
         # !bb & !down & !pdown & !pup & !ramaddr2_pin &  ramaddr3_pin & !up;

-- Node name is 'ramaddr4_pin' = 'ramaddr4' from file "bb10alt1_l11.tdf" line 129, column 1
-- Equation name is 'ramaddr4_pin', location is LC058, type is bidir.
ramaddr4_pin = TRI(ramaddr4,  VCC);
ramaddr4 = DFFE( _EQ031 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ031 = !bb & !down & !pdown & !pup &  ramaddr1 &  ramaddr2_pin & 
              ramaddr3_pin & !ramaddr4_pin & !stop & !up
         # !bb & !down & !pdown & !pup &  ramaddr4_pin &  stop & !up
         # !bb & !down & !pdown & !pup & !ramaddr1 &  ramaddr4_pin & !up
         # !bb & !down & !pdown & !pup & !ramaddr2_pin &  ramaddr4_pin & !up
         # !bb & !down & !pdown & !pup & !ramaddr3_pin &  ramaddr4_pin & !up;

-- Node name is 'ramaddr5_pin' = 'ramaddr5' from file "bb10alt1_l11.tdf" line 191, column 1
-- Equation name is 'ramaddr5_pin', location is LC050, type is bidir.
ramaddr5_pin = TRI(ramaddr5,  VCC);
ramaddr5 = DFFE( _EQ032 $  up, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ032 = !bb & !down & !pup &  ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & 
              ramaddr4_pin & !ramaddr5_pin & !stop & !up
         # !bb & !down & !pup &  ramaddr5_pin & !up &  _X001
         #  pdown & !up;
  _X001  = EXP( ramaddr1 &  ramaddr2_pin &  ramaddr3_pin &  ramaddr4_pin & !stop);

-- Node name is 'ramaddr6_pin' = 'ramaddr6' from file "bb10alt1_l11.tdf" line 189, column 1
-- Equation name is 'ramaddr6_pin', location is LC064, type is bidir.
ramaddr6_pin = TRI(ramaddr6,  VCC);
ramaddr6 = DFFE( _EQ033 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ033 = !bb & !down &  ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & 
              ramaddr4_pin &  ramaddr5_pin & !ramaddr6_pin & !stop & !up
         # !bb & !down &  ramaddr6_pin & !up &  _X002
         #  _X003;
  _X002  = EXP( ramaddr1 &  ramaddr2_pin &  ramaddr3_pin &  ramaddr4_pin & 
              ramaddr5_pin & !stop);
  _X003  = EXP(!pdown & !pup);

-- Node name is 'ramaddr7_pin' = 'ramaddr7' from file "bb10alt1_l11.tdf" line 127, column 1
-- Equation name is 'ramaddr7_pin', location is LC061, type is bidir.
ramaddr7_pin = TRI(ramaddr7,  VCC);
ramaddr7 = DFFE( _EQ034 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ034 = !down & !pdown & !pup &  ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & 
              ramaddr4_pin &  ramaddr5_pin &  ramaddr6_pin &  ramaddr7_pin & 
             !stop & !up
         # !down & !pdown & !pup & !ramaddr7_pin & !up &  _X004
         #  bb & !down & !pdown & !pup & !up;
  _X004  = EXP( ramaddr1 &  ramaddr2_pin &  ramaddr3_pin &  ramaddr4_pin & 
              ramaddr5_pin &  ramaddr6_pin & !stop);

-- Node name is 'stop' from file "bb10alt1_l11.tdf" line 145, column 1
-- Equation name is 'stop', location is LC060, type is buried.
stop     = DFFE( _EQ035 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ035 = !ramaddr0 &  ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & 
              ramaddr4_pin &  ramaddr5_pin &  ramaddr6_pin & !ramaddr7_pin
         # !ramaddr0 &  ramaddr1 & !ramaddr2_pin & !ramaddr3_pin & 
              ramaddr4_pin &  ramaddr7_pin
         # !bb & !down & !pdown & !pup &  stop & !up;

-- Node name is 'typebuf0' from file "bb10alt1_l11.tdf" line 157, column 1
-- Equation name is 'typebuf0', location is LC007, type is buried.
typebuf0 = DFFE( datain4 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'typebuf1' from file "bb10alt1_l11.tdf" line 156, column 1
-- Equation name is 'typebuf1', location is LC011, type is buried.
typebuf1 = DFFE( datain5 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'typebuf2' from file "bb10alt1_l11.tdf" line 149, column 1
-- Equation name is 'typebuf2', location is LC001, type is buried.
typebuf2 = DFFE( datain6 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'typebuf3' from file "bb10alt1_l11.tdf" line 155, column 1
-- Equation name is 'typebuf3', location is LC015, type is buried.
typebuf3 = DFFE( datain7 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'type0' from file "bb10alt1_l11.tdf" line 160, column 1
-- Equation name is 'type0', location is LC039, type is buried.
type0    = DFFE( _EQ036 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ036 =  linelatch_pin &  typebuf0
         # !linelatch_pin &  type0;

-- Node name is 'type1' from file "bb10alt1_l11.tdf" line 147, column 1
-- Equation name is 'type1', location is LC045, type is buried.
type1    = DFFE( _EQ037 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ037 =  linelatch_pin &  typebuf1
         # !linelatch_pin &  type1;

-- Node name is 'type2' from file "bb10alt1_l11.tdf" line 158, column 1
-- Equation name is 'type2', location is LC044, type is buried.
type2    = DFFE( _EQ038 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ038 =  linelatch_pin &  typebuf2
         # !linelatch_pin &  type2;

-- Node name is 'type3' from file "bb10alt1_l11.tdf" line 161, column 1
-- Equation name is 'type3', location is LC043, type is buried.
type3    = DFFE( _EQ039 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ039 =  linelatch_pin &  typebuf3
         # !linelatch_pin &  type3;

-- Node name is 'up' from file "bb10alt1_l11.tdf" line 139, column 1
-- Equation name is 'up', location is LC038, type is buried.
up       = DFFE( _EQ040 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ040 =  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 &  _X011 & 
              _X012;
  _X005  = EXP( g &  h0 & !h1 & !h2 & !h3 & !h4 & !h5 &  h6 & !h7 & !h8 &  h9 & 
              h10 & !type0 & !type2 & !type3);
  _X006  = EXP(!g &  h0 & !h1 &  h2 & !h3 &  h4 &  h5 & !h6 & !h7 & !h8 &  h9 & 
              h10 & !type0 & !type2 & !type3);
  _X007  = EXP( g &  h0 &  h1 &  h2 &  h3 &  h4 & !h5 & !h6 &  h7 &  h8 &  h9 & 
             !h10 &  type0 & !type2);
  _X008  = EXP(!g &  h0 & !h1 & !h2 &  h3 &  h4 & !h5 & !h6 &  h7 &  h8 &  h9 & 
             !h10 &  type0 & !type2);
  _X009  = EXP(!g &  h0 &  h1 & !h2 &  h3 &  h4 & !h5 &  h6 &  h7 & !h8 &  h9 & 
             !h10 & !type1 & !type3);
  _X010  = EXP( g &  h0 & !h1 & !h2 & !h3 & !h4 &  h5 &  h6 &  h7 & !h8 &  h9 & 
             !h10 & !type1 & !type3);
  _X011  = EXP( h0 &  h1 &  h2 &  h3 &  h4 &  h5 & !h6 & !h7 & !h8 & !h9 & !h10 & 
              type1 & !type3);
  _X012  = EXP( h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 & !h7 & !h8 & !h9 & !h10 & 
              type3);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_main\bb10alt1_l11.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:02
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:00
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:11
   --------------------------             --------
   Total Time                             00:00:20


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,520K
