\doxysubsubsubsection{ADC External Trigger Edge Injected }
\hypertarget{group___a_d_c_ex___external__trigger__edge___injected}{}\label{group___a_d_c_ex___external__trigger__edge___injected}\index{ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}}
Collaboration diagram for ADC External Trigger Edge Injected\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c_ex___external__trigger__edge___injected}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__edge___injected_gaedb012452f83496891fcf1992130a0de}{ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__edge___injected_gaf5561fa00f50245c3e497ed5bd70d25e}{ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+RISING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__edge___injected_ga517972cd277a53e20ff2e44b3e07afa6}{ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+FALLING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__edge___injected_ga874e33f936d9cfc440a46919bf132b22}{ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+RISINGFALLING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___a_d_c_ex___external__trigger__edge___injected_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___a_d_c_ex___external__trigger__edge___injected_ga517972cd277a53e20ff2e44b3e07afa6}\index{ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}!ADC\_EXTERNALTRIGINJECCONVEDGE\_FALLING@{ADC\_EXTERNALTRIGINJECCONVEDGE\_FALLING}}
\index{ADC\_EXTERNALTRIGINJECCONVEDGE\_FALLING@{ADC\_EXTERNALTRIGINJECCONVEDGE\_FALLING}!ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGINJECCONVEDGE\_FALLING}{ADC\_EXTERNALTRIGINJECCONVEDGE\_FALLING}}
{\footnotesize\ttfamily \label{group___a_d_c_ex___external__trigger__edge___injected_ga517972cd277a53e20ff2e44b3e07afa6} 
\#define ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+FALLING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h_source_l00169}{169}} of file \mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\Hypertarget{group___a_d_c_ex___external__trigger__edge___injected_gaedb012452f83496891fcf1992130a0de}\index{ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}!ADC\_EXTERNALTRIGINJECCONVEDGE\_NONE@{ADC\_EXTERNALTRIGINJECCONVEDGE\_NONE}}
\index{ADC\_EXTERNALTRIGINJECCONVEDGE\_NONE@{ADC\_EXTERNALTRIGINJECCONVEDGE\_NONE}!ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGINJECCONVEDGE\_NONE}{ADC\_EXTERNALTRIGINJECCONVEDGE\_NONE}}
{\footnotesize\ttfamily \label{group___a_d_c_ex___external__trigger__edge___injected_gaedb012452f83496891fcf1992130a0de} 
\#define ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+NONE~0x00000000U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h_source_l00167}{167}} of file \mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\Hypertarget{group___a_d_c_ex___external__trigger__edge___injected_gaf5561fa00f50245c3e497ed5bd70d25e}\index{ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}!ADC\_EXTERNALTRIGINJECCONVEDGE\_RISING@{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISING}}
\index{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISING@{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISING}!ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISING}{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISING}}
{\footnotesize\ttfamily \label{group___a_d_c_ex___external__trigger__edge___injected_gaf5561fa00f50245c3e497ed5bd70d25e} 
\#define ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+RISING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h_source_l00168}{168}} of file \mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\Hypertarget{group___a_d_c_ex___external__trigger__edge___injected_ga874e33f936d9cfc440a46919bf132b22}\index{ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}!ADC\_EXTERNALTRIGINJECCONVEDGE\_RISINGFALLING@{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISINGFALLING}}
\index{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISINGFALLING@{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISINGFALLING}!ADC External Trigger Edge Injected@{ADC External Trigger Edge Injected}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISINGFALLING}{ADC\_EXTERNALTRIGINJECCONVEDGE\_RISINGFALLING}}
{\footnotesize\ttfamily \label{group___a_d_c_ex___external__trigger__edge___injected_ga874e33f936d9cfc440a46919bf132b22} 
\#define ADC\+\_\+\+EXTERNALTRIGINJECCONVEDGE\+\_\+\+RISINGFALLING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h_source_l00170}{170}} of file \mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

