Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 25 11:47:56 2021
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3590)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3590)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/b_start_cdc/syncstages_ff_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/send_terminator_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[63]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tvalid_int_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.713    -3682.061                   1594                65534       -0.549       -0.759                      2                65341        0.070        0.000                       0                 34941  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                         ------------         ----------      --------------
aclk                                                                          {0.000 5.000}        10.000          100.000         
clk                                                                           {0.000 1.200}        2.400           416.667         
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn     {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/AsyncEventIn   {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn     {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/AsyncEventIn   {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn    {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn  {0.000 2.500}        5.000           200.000         
ftdi_clock                                                                    {0.000 8.334}        16.667          59.999          
  clkfbout_design_1_clk_wiz_1_0                                               {0.000 8.334}        16.667          59.999          
  ft_clk_design_1_clk_wiz_1_0                                                 {0.000 8.334}        16.667          59.999          
sys_diff_clock_clk_p                                                          {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                               {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0                                               {0.000 3.125}        6.250           160.000         
    clk_sck                                                                   {13.750 20.000}      12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0                                               {0.000 5.000}        10.000          100.000         
tdc_diff_clock_clk_p                                                          {0.000 1.200}        2.400           416.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk                                                                               -3.006     -443.095                    224                13067        0.116        0.000                      0                13067        4.500        0.000                       0                  6660  
clk                                                                                -2.803     -369.499                    388                  636        0.055        0.000                      0                  636        0.346        0.000                       0                   397  
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn           2.558        0.000                      0                    5        0.253        0.000                      0                    5        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/AsyncEventIn                                                                                                                                                     2.000        0.000                       0                     1  
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn           2.525        0.000                      0                    5        0.206        0.000                      0                    5        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/AsyncEventIn                                                                                                                                                     2.000        0.000                       0                     1  
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn          2.877        0.000                      0                    5        0.261        0.000                      0                    5        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn                                                                                                                                                    2.000        0.000                       0                     1  
ftdi_clock                                                                                                                                                                                                                      5.333        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                15.075        0.000                       0                     3  
  ft_clk_design_1_clk_wiz_1_0                                                      11.363        0.000                      0                  505        0.070        0.000                      0                  505        7.203        0.000                       0                   277  
sys_diff_clock_clk_p                                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                    -0.805      -15.947                     69                41947        0.051        0.000                      0                41947        3.870        0.000                       0                 17666  
  clk_out2_design_1_clk_wiz_0_0                                                     0.021        0.000                      0                  502        0.059        0.000                      0                  502        2.625        0.000                       0                   278  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                 8.408        0.000                       0                     3  
tdc_diff_clock_clk_p                                                               -2.799      -50.332                    146                 7125        0.057        0.000                      0                 7125        0.070        0.000                       0                  9625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  aclk                                -1.092      -36.898                    123                  751       -0.549       -0.759                      2                  740  
clk_out1_design_1_clk_wiz_0_0  clk                                 -4.731    -1507.393                    529                  529        0.054        0.000                      0                  529  
ft_clk_design_1_clk_wiz_1_0    ftdi_clock                           4.333        0.000                      0                   11        0.649        0.000                      0                   11  
ftdi_clock                     ft_clk_design_1_clk_wiz_1_0          6.331        0.000                      0                   10        1.182        0.000                      0                   10  
clk_out1_design_1_clk_wiz_0_0  ft_clk_design_1_clk_wiz_1_0          8.951        0.000                      0                   18                                                                        
aclk                           clk_out1_design_1_clk_wiz_0_0       -0.026       -0.026                      1                  496        1.606        0.000                      0                  485  
clk                            clk_out1_design_1_clk_wiz_0_0       -5.713    -1346.716                    288                  288        1.760        0.000                      0                  288  
ft_clk_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_0_0       15.598        0.000                      0                   18                                                                        
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        5.118        0.000                      0                   34                                                                        
tdc_diff_clock_clk_p           clk_out1_design_1_clk_wiz_0_0        1.284        0.000                      0                   12                                                                        
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        8.914        0.000                      0                   16                                                                        
clk_sck                        clk_out2_design_1_clk_wiz_0_0       -0.038       -0.142                      4                    4        2.106        0.000                      0                    4  
clk_out1_design_1_clk_wiz_0_0  tdc_diff_clock_clk_p                 2.368        0.000                      0                   72                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  aclk                                 6.297        0.000                      0                    4        0.588        0.000                      0                    4  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       -0.034       -0.061                      3                  751        0.221        0.000                      0                  751  
**default**                    clk_out2_design_1_clk_wiz_0_0                                       0.110        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :          224  Failing Endpoints,  Worst Slack       -3.006ns,  Total Violation     -443.095ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.006ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        13.078ns  (logic 4.792ns (36.641%)  route 8.286ns (63.359%))
  Logic Levels:           10  (DSP48E1=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.967     9.995    <hidden>
    SLICE_X12Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.100 r  <hidden>
                         net (fo=1, routed)           0.666    10.767    <hidden>
    SLICE_X12Y151        LUT5 (Prop_lut5_I4_O)        0.105    10.872 r  <hidden>
                         net (fo=2, routed)           0.786    11.658    <hidden>
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.105    11.763 r  <hidden>
                         net (fo=4, routed)           0.733    12.495    <hidden>
    SLICE_X15Y151        LUT6 (Prop_lut6_I0_O)        0.105    12.600 r  <hidden>
                         net (fo=4, routed)           0.363    12.964    <hidden>
    SLICE_X14Y149        LUT5 (Prop_lut5_I4_O)        0.105    13.069 r  <hidden>
                         net (fo=1, routed)           0.000    13.069    <hidden>
    SLICE_X14Y149        MUXF7 (Prop_muxf7_I1_O)      0.206    13.275 r  <hidden>
                         net (fo=1, routed)           0.907    14.181    <hidden>
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.242    14.423 r  <hidden>
                         net (fo=1, routed)           0.000    14.423    <hidden>
    SLICE_X14Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X14Y150        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.080    11.343    
    SLICE_X14Y150        FDRE (Setup_fdre_C_D)        0.074    11.417    <hidden>
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                 -3.006    

Slack (VIOLATED) :        -2.880ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 4.778ns (37.013%)  route 8.131ns (62.987%))
  Logic Levels:           10  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 11.416 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.751     9.779    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     9.884 r  <hidden>
                         net (fo=3, routed)           0.671    10.555    <hidden>
    SLICE_X15Y152        LUT4 (Prop_lut4_I0_O)        0.105    10.660 r  <hidden>
                         net (fo=4, routed)           0.750    11.410    <hidden>
    SLICE_X14Y152        LUT6 (Prop_lut6_I1_O)        0.105    11.515 r  <hidden>
                         net (fo=4, routed)           0.785    12.300    <hidden>
    SLICE_X20Y152        LUT6 (Prop_lut6_I1_O)        0.105    12.405 r  <hidden>
                         net (fo=4, routed)           0.496    12.901    <hidden>
    SLICE_X24Y152        LUT5 (Prop_lut5_I4_O)        0.105    13.006 r  <hidden>
                         net (fo=1, routed)           0.000    13.006    <hidden>
    SLICE_X24Y152        MUXF7 (Prop_muxf7_I1_O)      0.182    13.188 r  <hidden>
                         net (fo=1, routed)           0.814    14.002    <hidden>
    SLICE_X20Y153        LUT6 (Prop_lut6_I1_O)        0.252    14.254 r  <hidden>
                         net (fo=1, routed)           0.000    14.254    <hidden>
    SLICE_X20Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.416    11.416    <hidden>
    SLICE_X20Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.422    
                         clock uncertainty           -0.080    11.342    
    SLICE_X20Y153        FDRE (Setup_fdre_C_D)        0.032    11.374    <hidden>
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                 -2.880    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.802ns  (logic 4.554ns (35.572%)  route 8.248ns (64.428%))
  Logic Levels:           10  (DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.751     9.779    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     9.884 r  <hidden>
                         net (fo=3, routed)           0.558    10.442    <hidden>
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.105    10.547 r  <hidden>
                         net (fo=1, routed)           0.583    11.130    <hidden>
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.105    11.235 r  <hidden>
                         net (fo=4, routed)           0.659    11.894    <hidden>
    SLICE_X18Y153        LUT4 (Prop_lut4_I0_O)        0.105    11.999 r  <hidden>
                         net (fo=4, routed)           0.617    12.616    <hidden>
    SLICE_X19Y153        LUT6 (Prop_lut6_I0_O)        0.105    12.721 r  <hidden>
                         net (fo=4, routed)           0.882    13.603    <hidden>
    SLICE_X16Y153        LUT6 (Prop_lut6_I1_O)        0.105    13.708 r  <hidden>
                         net (fo=1, routed)           0.335    14.043    <hidden>
    SLICE_X15Y153        LUT6 (Prop_lut6_I3_O)        0.105    14.148 r  <hidden>
                         net (fo=1, routed)           0.000    14.148    <hidden>
    SLICE_X15Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X15Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.080    11.343    
    SLICE_X15Y153        FDRE (Setup_fdre_C_D)        0.032    11.375    <hidden>
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.765ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.796ns  (logic 4.554ns (35.590%)  route 8.242ns (64.410%))
  Logic Levels:           10  (DSP48E1=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.751     9.779    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     9.884 r  <hidden>
                         net (fo=3, routed)           0.558    10.442    <hidden>
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.105    10.547 r  <hidden>
                         net (fo=1, routed)           0.583    11.130    <hidden>
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.105    11.235 r  <hidden>
                         net (fo=4, routed)           0.720    11.956    <hidden>
    SLICE_X15Y153        LUT6 (Prop_lut6_I3_O)        0.105    12.061 r  <hidden>
                         net (fo=4, routed)           0.694    12.754    <hidden>
    SLICE_X12Y154        LUT6 (Prop_lut6_I1_O)        0.105    12.859 r  <hidden>
                         net (fo=4, routed)           0.615    13.474    <hidden>
    SLICE_X13Y154        LUT6 (Prop_lut6_I1_O)        0.105    13.579 r  <hidden>
                         net (fo=1, routed)           0.457    14.036    <hidden>
    SLICE_X13Y155        LUT6 (Prop_lut6_I3_O)        0.105    14.141 r  <hidden>
                         net (fo=1, routed)           0.000    14.141    <hidden>
    SLICE_X13Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X13Y155        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.080    11.343    
    SLICE_X13Y155        FDRE (Setup_fdre_C_D)        0.033    11.376    <hidden>
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                 -2.765    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.806ns  (logic 4.554ns (35.560%)  route 8.252ns (64.440%))
  Logic Levels:           10  (DSP48E1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.751     9.779    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     9.884 r  <hidden>
                         net (fo=3, routed)           0.558    10.442    <hidden>
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.105    10.547 r  <hidden>
                         net (fo=1, routed)           0.583    11.130    <hidden>
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.105    11.235 r  <hidden>
                         net (fo=4, routed)           0.720    11.956    <hidden>
    SLICE_X15Y153        LUT6 (Prop_lut6_I3_O)        0.105    12.061 r  <hidden>
                         net (fo=4, routed)           0.588    12.649    <hidden>
    SLICE_X12Y148        LUT6 (Prop_lut6_I3_O)        0.105    12.754 r  <hidden>
                         net (fo=4, routed)           0.803    13.557    <hidden>
    SLICE_X13Y154        LUT5 (Prop_lut5_I4_O)        0.105    13.662 r  <hidden>
                         net (fo=1, routed)           0.385    14.047    <hidden>
    SLICE_X14Y154        LUT6 (Prop_lut6_I3_O)        0.105    14.152 r  <hidden>
                         net (fo=1, routed)           0.000    14.152    <hidden>
    SLICE_X14Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X14Y154        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.080    11.343    
    SLICE_X14Y154        FDRE (Setup_fdre_C_D)        0.074    11.417    <hidden>
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 4.449ns (35.124%)  route 8.218ns (64.876%))
  Logic Levels:           9  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.751     9.779    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     9.884 r  <hidden>
                         net (fo=3, routed)           0.671    10.555    <hidden>
    SLICE_X15Y152        LUT4 (Prop_lut4_I0_O)        0.105    10.660 r  <hidden>
                         net (fo=4, routed)           0.750    11.410    <hidden>
    SLICE_X14Y152        LUT6 (Prop_lut6_I1_O)        0.105    11.515 r  <hidden>
                         net (fo=4, routed)           0.704    12.218    <hidden>
    SLICE_X13Y146        LUT6 (Prop_lut6_I2_O)        0.105    12.323 r  <hidden>
                         net (fo=4, routed)           1.029    13.353    <hidden>
    SLICE_X13Y146        LUT5 (Prop_lut5_I4_O)        0.105    13.458 r  <hidden>
                         net (fo=1, routed)           0.449    13.907    <hidden>
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.105    14.012 r  <hidden>
                         net (fo=1, routed)           0.000    14.012    <hidden>
    SLICE_X11Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.262    11.262    <hidden>
    SLICE_X11Y145        FDRE                                         r  <hidden>
                         clock pessimism              0.065    11.327    
                         clock uncertainty           -0.080    11.248    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.033    11.281    <hidden>
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.682ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.617ns  (logic 4.763ns (37.752%)  route 7.854ns (62.248%))
  Logic Levels:           10  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.872     9.900    <hidden>
    SLICE_X14Y148        LUT3 (Prop_lut3_I0_O)        0.105    10.005 r  <hidden>
                         net (fo=1, routed)           0.652    10.657    <hidden>
    SLICE_X14Y148        LUT4 (Prop_lut4_I3_O)        0.105    10.762 r  <hidden>
                         net (fo=3, routed)           0.726    11.488    <hidden>
    SLICE_X12Y149        LUT6 (Prop_lut6_I3_O)        0.105    11.593 r  <hidden>
                         net (fo=2, routed)           0.754    12.347    <hidden>
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.105    12.452 r  <hidden>
                         net (fo=4, routed)           0.645    13.097    <hidden>
    SLICE_X14Y149        LUT5 (Prop_lut5_I4_O)        0.105    13.202 r  <hidden>
                         net (fo=1, routed)           0.000    13.202    <hidden>
    SLICE_X14Y149        MUXF7 (Prop_muxf7_I1_O)      0.178    13.380 r  <hidden>
                         net (fo=1, routed)           0.341    13.721    <hidden>
    SLICE_X13Y148        LUT6 (Prop_lut6_I2_O)        0.241    13.962 r  <hidden>
                         net (fo=1, routed)           0.000    13.962    <hidden>
    SLICE_X13Y148        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.262    11.262    <hidden>
    SLICE_X13Y148        FDRE                                         r  <hidden>
                         clock pessimism              0.065    11.327    
                         clock uncertainty           -0.080    11.248    
    SLICE_X13Y148        FDRE (Setup_fdre_C_D)        0.032    11.280    <hidden>
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                 -2.682    

Slack (VIOLATED) :        -2.673ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.703ns  (logic 4.449ns (35.024%)  route 8.254ns (64.976%))
  Logic Levels:           9  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.751     9.779    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     9.884 r  <hidden>
                         net (fo=3, routed)           0.671    10.555    <hidden>
    SLICE_X15Y152        LUT4 (Prop_lut4_I0_O)        0.105    10.660 r  <hidden>
                         net (fo=4, routed)           0.888    11.548    <hidden>
    SLICE_X12Y148        LUT6 (Prop_lut6_I5_O)        0.105    11.653 r  <hidden>
                         net (fo=4, routed)           0.841    12.494    <hidden>
    SLICE_X18Y152        LUT6 (Prop_lut6_I0_O)        0.105    12.599 r  <hidden>
                         net (fo=4, routed)           0.655    13.254    <hidden>
    SLICE_X20Y152        LUT5 (Prop_lut5_I4_O)        0.105    13.359 r  <hidden>
                         net (fo=1, routed)           0.584    13.943    <hidden>
    SLICE_X16Y152        LUT6 (Prop_lut6_I3_O)        0.105    14.048 r  <hidden>
                         net (fo=1, routed)           0.000    14.048    <hidden>
    SLICE_X16Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X16Y152        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.080    11.343    
    SLICE_X16Y152        FDRE (Setup_fdre_C_D)        0.032    11.375    <hidden>
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                 -2.673    

Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.699ns  (logic 4.554ns (35.862%)  route 8.145ns (64.138%))
  Logic Levels:           10  (DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 11.416 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.751     9.779    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     9.884 r  <hidden>
                         net (fo=3, routed)           0.558    10.442    <hidden>
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.105    10.547 r  <hidden>
                         net (fo=1, routed)           0.583    11.130    <hidden>
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.105    11.235 r  <hidden>
                         net (fo=4, routed)           0.659    11.894    <hidden>
    SLICE_X18Y153        LUT4 (Prop_lut4_I0_O)        0.105    11.999 r  <hidden>
                         net (fo=4, routed)           0.818    12.817    <hidden>
    SLICE_X20Y155        LUT6 (Prop_lut6_I3_O)        0.105    12.922 r  <hidden>
                         net (fo=4, routed)           0.469    13.391    <hidden>
    SLICE_X25Y155        LUT6 (Prop_lut6_I1_O)        0.105    13.496 r  <hidden>
                         net (fo=1, routed)           0.443    13.939    <hidden>
    SLICE_X21Y155        LUT6 (Prop_lut6_I1_O)        0.105    14.044 r  <hidden>
                         net (fo=1, routed)           0.000    14.044    <hidden>
    SLICE_X21Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.416    11.416    <hidden>
    SLICE_X21Y155        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.422    
                         clock uncertainty           -0.080    11.342    
    SLICE_X21Y155        FDRE (Setup_fdre_C_D)        0.032    11.374    <hidden>
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.664ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 4.778ns (37.643%)  route 7.915ns (62.357%))
  Logic Levels:           10  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 11.416 - 10.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.379     1.724 r  <hidden>
                         net (fo=1, routed)           1.669     3.393    <hidden>
    SLICE_X16Y151        LUT3 (Prop_lut3_I0_O)        0.105     3.498 r  <hidden>
                         net (fo=25, routed)          1.706     5.205    <hidden>
    SLICE_X15Y148        LUT5 (Prop_lut5_I1_O)        0.105     5.310 r  <hidden>
                         net (fo=8, routed)           0.489     5.798    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.230     9.028 f  <hidden>
                         net (fo=43, routed)          0.743     9.771    <hidden>
    SLICE_X13Y149        LUT3 (Prop_lut3_I0_O)        0.105     9.876 r  <hidden>
                         net (fo=3, routed)           0.629    10.505    <hidden>
    SLICE_X12Y151        LUT4 (Prop_lut4_I3_O)        0.105    10.610 r  <hidden>
                         net (fo=4, routed)           0.876    11.486    <hidden>
    SLICE_X15Y150        LUT6 (Prop_lut6_I0_O)        0.105    11.591 r  <hidden>
                         net (fo=4, routed)           0.737    12.329    <hidden>
    SLICE_X18Y150        LUT6 (Prop_lut6_I0_O)        0.105    12.434 r  <hidden>
                         net (fo=4, routed)           0.481    12.915    <hidden>
    SLICE_X20Y150        LUT5 (Prop_lut5_I4_O)        0.105    13.020 r  <hidden>
                         net (fo=1, routed)           0.000    13.020    <hidden>
    SLICE_X20Y150        MUXF7 (Prop_muxf7_I1_O)      0.182    13.202 r  <hidden>
                         net (fo=1, routed)           0.584    13.786    <hidden>
    SLICE_X20Y153        LUT6 (Prop_lut6_I3_O)        0.252    14.038 r  <hidden>
                         net (fo=1, routed)           0.000    14.038    <hidden>
    SLICE_X20Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.416    11.416    <hidden>
    SLICE_X20Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.422    
                         clock uncertainty           -0.080    11.342    
    SLICE_X20Y153        FDRE (Setup_fdre_C_D)        0.032    11.374    <hidden>
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                 -2.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.330%)  route 0.375ns (72.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.569     0.569    <hidden>
    SLICE_X15Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  <hidden>
                         net (fo=2, routed)           0.375     1.085    <hidden>
    SLICE_X19Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.927     0.927    <hidden>
    SLICE_X19Y150        FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.922    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.047     0.969    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.590     0.590    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.786    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X73Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.860     0.860    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X73Y83         FDRE (Hold_fdre_C_D)         0.076     0.666    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.563     0.563    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.759    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X67Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.833     0.833    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X67Y83         FDRE (Hold_fdre_C_D)         0.075     0.638    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.560     0.560    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y80         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     0.759    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X64Y80         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.830     0.830    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y80         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.076     0.636    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.563     0.563    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.759    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X67Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.833     0.833    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X67Y83         FDRE (Hold_fdre_C_D)         0.071     0.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.560     0.560    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y80         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.057     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X64Y80         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.830     0.830    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y80         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.071     0.631    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.640%)  route 0.402ns (68.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.570     0.570    <hidden>
    SLICE_X13Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y147        FDRE (Prop_fdre_C_Q)         0.141     0.711 r  <hidden>
                         net (fo=3, routed)           0.402     1.113    <hidden>
    SLICE_X17Y151        LUT4 (Prop_lut4_I1_O)        0.045     1.158 r  <hidden>
                         net (fo=1, routed)           0.000     1.158    <hidden>
    SLICE_X17Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.927     0.927    <hidden>
    SLICE_X17Y151        FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.922    
    SLICE_X17Y151        FDRE (Hold_fdre_C_D)         0.092     1.014    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.823%)  route 0.264ns (65.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.563     0.563    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X64Y83         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           0.264     0.967    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[1]
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.872     0.872    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.821    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.972%)  route 0.415ns (69.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.567     0.567    <hidden>
    SLICE_X28Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  <hidden>
                         net (fo=3, routed)           0.415     1.122    <hidden>
    SLICE_X35Y151        LUT4 (Prop_lut4_I1_O)        0.045     1.167 r  <hidden>
                         net (fo=1, routed)           0.000     1.167    <hidden>
    SLICE_X35Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.922     0.922    <hidden>
    SLICE_X35Y151        FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.917    
    SLICE_X35Y151        FDRE (Hold_fdre_C_D)         0.091     1.008    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X66Y81         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.780    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X66Y81         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.831     0.831    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X66Y81         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X66Y81         FDRE (Hold_fdre_C_D)         0.060     0.621    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y181  <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y189   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y168  <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y196  <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y181  <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y196   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y173   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y157   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y182  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y181  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y189   <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y168  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y181  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y182  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y182  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y168  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y181  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y183   <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y168  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y196   <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y159  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y159  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y199  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y190  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y198  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y147  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y184  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y194   <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y194   <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          388  Failing Endpoints,  Worst Slack       -2.803ns,  Total Violation     -369.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.803ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 2.949ns (57.366%)  route 2.192ns (42.634%))
  Logic Levels:           15  (CARRY4=13 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 3.649 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.316 r  <hidden>
                         net (fo=1, routed)           0.000     6.316    <hidden>
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.497 r  <hidden>
                         net (fo=1, routed)           0.000     6.497    <hidden>
    SLICE_X35Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.249     3.649    <hidden>
    SLICE_X35Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.714    
                         clock uncertainty           -0.080     3.635    
    SLICE_X35Y134        FDRE (Setup_fdre_C_D)        0.059     3.694    <hidden>
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                 -2.803    

Slack (VIOLATED) :        -2.789ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 2.935ns (57.249%)  route 2.192ns (42.751%))
  Logic Levels:           14  (CARRY4=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 3.649 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.483 r  <hidden>
                         net (fo=1, routed)           0.000     6.483    <hidden>
    SLICE_X35Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.249     3.649    <hidden>
    SLICE_X35Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.714    
                         clock uncertainty           -0.080     3.635    
    SLICE_X35Y133        FDRE (Setup_fdre_C_D)        0.059     3.694    <hidden>
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                 -2.789    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.930ns (57.208%)  route 2.192ns (42.792%))
  Logic Levels:           14  (CARRY4=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 3.649 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.478 r  <hidden>
                         net (fo=1, routed)           0.000     6.478    <hidden>
    SLICE_X35Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.249     3.649    <hidden>
    SLICE_X35Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.714    
                         clock uncertainty           -0.080     3.635    
    SLICE_X35Y133        FDRE (Setup_fdre_C_D)        0.059     3.694    <hidden>
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 2.262ns (46.606%)  route 2.591ns (53.394%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 3.640 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.810 r  <hidden>
                         net (fo=1, routed)           0.400     6.210    <hidden>
    SLICE_X35Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.240     3.640    <hidden>
    SLICE_X35Y124        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.705    
                         clock uncertainty           -0.080     3.626    
    SLICE_X35Y124        FDRE (Setup_fdre_C_D)       -0.171     3.455    <hidden>
  -------------------------------------------------------------------
                         required time                          3.455    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 -2.755    

Slack (VIOLATED) :        -2.724ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 2.870ns (56.700%)  route 2.192ns (43.300%))
  Logic Levels:           14  (CARRY4=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 3.649 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.418 r  <hidden>
                         net (fo=1, routed)           0.000     6.418    <hidden>
    SLICE_X35Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.249     3.649    <hidden>
    SLICE_X35Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.714    
                         clock uncertainty           -0.080     3.635    
    SLICE_X35Y133        FDRE (Setup_fdre_C_D)        0.059     3.694    <hidden>
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                 -2.724    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 2.851ns (56.537%)  route 2.192ns (43.463%))
  Logic Levels:           14  (CARRY4=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 3.649 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.399 r  <hidden>
                         net (fo=1, routed)           0.000     6.399    <hidden>
    SLICE_X35Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.249     3.649    <hidden>
    SLICE_X35Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.714    
                         clock uncertainty           -0.080     3.635    
    SLICE_X35Y133        FDRE (Setup_fdre_C_D)        0.059     3.694    <hidden>
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.692ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 2.837ns (56.416%)  route 2.192ns (43.584%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 3.648 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.385 r  <hidden>
                         net (fo=1, routed)           0.000     6.385    <hidden>
    SLICE_X35Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.248     3.648    <hidden>
    SLICE_X35Y132        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.713    
                         clock uncertainty           -0.080     3.634    
    SLICE_X35Y132        FDRE (Setup_fdre_C_D)        0.059     3.693    <hidden>
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 -2.692    

Slack (VIOLATED) :        -2.687ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 2.832ns (56.373%)  route 2.192ns (43.627%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 3.648 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.380 r  <hidden>
                         net (fo=1, routed)           0.000     6.380    <hidden>
    SLICE_X35Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.248     3.648    <hidden>
    SLICE_X35Y132        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.713    
                         clock uncertainty           -0.080     3.634    
    SLICE_X35Y132        FDRE (Setup_fdre_C_D)        0.059     3.693    <hidden>
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                 -2.687    

Slack (VIOLATED) :        -2.627ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 2.772ns (55.845%)  route 2.192ns (44.155%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 3.648 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.320 r  <hidden>
                         net (fo=1, routed)           0.000     6.320    <hidden>
    SLICE_X35Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.248     3.648    <hidden>
    SLICE_X35Y132        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.713    
                         clock uncertainty           -0.080     3.634    
    SLICE_X35Y132        FDRE (Setup_fdre_C_D)        0.059     3.693    <hidden>
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 -2.627    

Slack (VIOLATED) :        -2.608ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.753ns (55.676%)  route 2.192ns (44.324%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 3.648 - 2.400 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.356     1.356    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  <hidden>
                         net (fo=3, routed)           1.249     2.953    <hidden>
    SLICE_X32Y123        LUT3 (Prop_lut3_I2_O)        0.239     3.192 r  <hidden>
                         net (fo=1, routed)           0.384     3.576    <hidden>
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     4.006 r  <hidden>
                         net (fo=1, routed)           0.000     4.006    <hidden>
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.106 r  <hidden>
                         net (fo=1, routed)           0.008     4.114    <hidden>
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     4.303 r  <hidden>
                         net (fo=2, routed)           0.551     4.854    <hidden>
    SLICE_X35Y125        LUT4 (Prop_lut4_I3_O)        0.238     5.092 r  <hidden>
                         net (fo=1, routed)           0.000     5.092    <hidden>
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.532 r  <hidden>
                         net (fo=1, routed)           0.000     5.532    <hidden>
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.630 r  <hidden>
                         net (fo=1, routed)           0.000     5.630    <hidden>
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.728 r  <hidden>
                         net (fo=1, routed)           0.000     5.728    <hidden>
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.826 r  <hidden>
                         net (fo=1, routed)           0.000     5.826    <hidden>
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.924 r  <hidden>
                         net (fo=1, routed)           0.000     5.924    <hidden>
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.022 r  <hidden>
                         net (fo=1, routed)           0.000     6.022    <hidden>
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.120 r  <hidden>
                         net (fo=1, routed)           0.000     6.120    <hidden>
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.301 r  <hidden>
                         net (fo=1, routed)           0.000     6.301    <hidden>
    SLICE_X35Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.248     3.648    <hidden>
    SLICE_X35Y132        FDRE                                         r  <hidden>
                         clock pessimism              0.065     3.713    
                         clock uncertainty           -0.080     3.634    
    SLICE_X35Y132        FDRE (Setup_fdre_C_D)        0.059     3.693    <hidden>
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                 -2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.554     0.554    <hidden>
    SLICE_X43Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  <hidden>
                         net (fo=1, routed)           0.110     0.805    <hidden>
    SLICE_X42Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.821     0.821    <hidden>
    SLICE_X42Y120        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.254     0.567    
    SLICE_X42Y120        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.750    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.461%)  route 0.268ns (65.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.555     0.555    <hidden>
    SLICE_X52Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  <hidden>
                         net (fo=1, routed)           0.268     0.964    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.829     0.829    <hidden>
    SLICE_X47Y111        FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.824    
    SLICE_X47Y111        FDRE (Hold_fdre_C_D)         0.046     0.870    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.303%)  route 0.276ns (62.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558     0.558    <hidden>
    SLICE_X56Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.164     0.722 r  <hidden>
                         net (fo=1, routed)           0.276     0.997    <hidden>
    SLICE_X51Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.828     0.828    <hidden>
    SLICE_X51Y107        FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.823    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.070     0.893    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.554     0.554    <hidden>
    SLICE_X43Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  <hidden>
                         net (fo=1, routed)           0.110     0.805    <hidden>
    SLICE_X42Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.821     0.821    <hidden>
    SLICE_X42Y120        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.254     0.567    
    SLICE_X42Y120        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.684    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.722%)  route 0.181ns (56.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.556     0.556    <hidden>
    SLICE_X41Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=6, routed)           0.181     0.878    <hidden>
    SLICE_X38Y119        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.824     0.824    <hidden>
    SLICE_X38Y119        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.256     0.568    
    SLICE_X38Y119        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.751    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.627%)  route 0.182ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.555     0.555    <hidden>
    SLICE_X41Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  <hidden>
                         net (fo=6, routed)           0.182     0.878    <hidden>
    SLICE_X38Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.823     0.823    <hidden>
    SLICE_X38Y120        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.256     0.567    
    SLICE_X38Y120        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.750    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.941%)  route 0.330ns (70.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.554     0.554    <hidden>
    SLICE_X52Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  <hidden>
                         net (fo=1, routed)           0.330     1.025    <hidden>
    SLICE_X48Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.824     0.824    <hidden>
    SLICE_X48Y116        FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.819    
    SLICE_X48Y116        FDRE (Hold_fdre_C_D)         0.070     0.889    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.417%)  route 0.338ns (70.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558     0.558    <hidden>
    SLICE_X51Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  <hidden>
                         net (fo=1, routed)           0.338     1.037    <hidden>
    SLICE_X52Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.823     0.823    <hidden>
    SLICE_X52Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y112        FDRE (Hold_fdre_C_D)         0.070     0.888    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.226%)  route 0.100ns (43.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.555     0.555    <hidden>
    SLICE_X41Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.128     0.683 r  <hidden>
                         net (fo=1, routed)           0.100     0.782    <hidden>
    SLICE_X38Y119        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.824     0.824    <hidden>
    SLICE_X38Y119        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.256     0.568    
    SLICE_X38Y119        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.068%)  route 0.229ns (61.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.552     0.552    <hidden>
    SLICE_X41Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.141     0.693 r  <hidden>
                         net (fo=6, routed)           0.229     0.922    <hidden>
    SLICE_X42Y123        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.817     0.817    <hidden>
    SLICE_X42Y123        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.234     0.583    
    SLICE_X42Y123        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.766    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X37Y126  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X37Y127  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X37Y127  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X32Y127  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X41Y135  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X32Y125  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X37Y127  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X31Y128  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X41Y128  <hidden>
Min Period        n/a     FDRE/C       n/a            1.000         2.400       1.400      SLICE_X31Y128  <hidden>
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X38Y132  <hidden>
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X38Y132  <hidden>
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X38Y132  <hidden>
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X38Y121  <hidden>
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X38Y121  <hidden>
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X38Y121  <hidden>
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X30Y125  <hidden>
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X42Y121  <hidden>
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X30Y125  <hidden>
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X30Y125  <hidden>
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X30Y121  <hidden>
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X38Y119  <hidden>
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X42Y123  <hidden>
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X42Y120  <hidden>
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X30Y127  <hidden>
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X42Y120  <hidden>
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X30Y121  <hidden>
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X42Y123  <hidden>
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X42Y120  <hidden>
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         1.200       0.346      SLICE_X42Y123  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.643ns (29.588%)  route 1.530ns (70.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 5.370 - 5.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.515     0.515    <hidden>
    SLICE_X42Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDCE (Prop_fdce_C_Q)         0.433     0.948 r  <hidden>
                         net (fo=1, routed)           0.695     1.643    <hidden>
    SLICE_X42Y147        LUT6 (Prop_lut6_I4_O)        0.105     1.748 r  <hidden>
                         net (fo=5, routed)           0.382     2.130    <hidden>
    SLICE_X42Y147        LUT3 (Prop_lut3_I2_O)        0.105     2.235 r  <hidden>
                         net (fo=5, routed)           0.453     2.688    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y146        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.370     5.370    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.370    
                         clock uncertainty           -0.080     5.290    
    SLICE_X41Y147        FDCE (Setup_fdce_C_D)       -0.044     5.246    <hidden>
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.643ns (31.658%)  route 1.388ns (68.342%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 5.370 - 5.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.515     0.515    <hidden>
    SLICE_X42Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDCE (Prop_fdce_C_Q)         0.433     0.948 r  <hidden>
                         net (fo=1, routed)           0.695     1.643    <hidden>
    SLICE_X42Y147        LUT6 (Prop_lut6_I4_O)        0.105     1.748 f  <hidden>
                         net (fo=5, routed)           0.693     2.441    <hidden>
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.105     2.546 r  <hidden>
                         net (fo=1, routed)           0.000     2.546    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y146        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.370     5.370    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.370    
                         clock uncertainty           -0.080     5.290    
    SLICE_X41Y147        FDCE (Setup_fdce_C_D)        0.030     5.320    <hidden>
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.653ns (31.992%)  route 1.388ns (68.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 5.370 - 5.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.515     0.515    <hidden>
    SLICE_X42Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDCE (Prop_fdce_C_Q)         0.433     0.948 r  <hidden>
                         net (fo=1, routed)           0.695     1.643    <hidden>
    SLICE_X42Y147        LUT6 (Prop_lut6_I4_O)        0.105     1.748 f  <hidden>
                         net (fo=5, routed)           0.693     2.441    <hidden>
    SLICE_X41Y147        LUT5 (Prop_lut5_I2_O)        0.115     2.556 r  <hidden>
                         net (fo=1, routed)           0.000     2.556    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y146        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.370     5.370    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.370    
                         clock uncertainty           -0.080     5.290    
    SLICE_X41Y147        FDCE (Setup_fdce_C_D)        0.069     5.359    <hidden>
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.643ns (35.058%)  route 1.191ns (64.942%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 5.370 - 5.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.515     0.515    <hidden>
    SLICE_X42Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDCE (Prop_fdce_C_Q)         0.433     0.948 r  <hidden>
                         net (fo=1, routed)           0.695     1.643    <hidden>
    SLICE_X42Y147        LUT6 (Prop_lut6_I4_O)        0.105     1.748 f  <hidden>
                         net (fo=5, routed)           0.496     2.244    <hidden>
    SLICE_X41Y147        LUT6 (Prop_lut6_I3_O)        0.105     2.349 r  <hidden>
                         net (fo=1, routed)           0.000     2.349    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y146        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.370     5.370    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.370    
                         clock uncertainty           -0.080     5.290    
    SLICE_X41Y147        FDCE (Setup_fdce_C_D)        0.032     5.322    <hidden>
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.643ns (40.110%)  route 0.960ns (59.890%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 5.370 - 5.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.515     0.515    <hidden>
    SLICE_X42Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDCE (Prop_fdce_C_Q)         0.433     0.948 r  <hidden>
                         net (fo=1, routed)           0.695     1.643    <hidden>
    SLICE_X42Y147        LUT6 (Prop_lut6_I4_O)        0.105     1.748 f  <hidden>
                         net (fo=5, routed)           0.265     2.013    <hidden>
    SLICE_X41Y147        LUT6 (Prop_lut6_I3_O)        0.105     2.118 r  <hidden>
                         net (fo=1, routed)           0.000     2.118    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y146        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.370     5.370    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.370    
                         clock uncertainty           -0.080     5.290    
    SLICE_X41Y147        FDCE (Setup_fdce_C_D)        0.032     5.322    <hidden>
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -2.118    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.455%)  route 0.171ns (47.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.208ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.208     0.208    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDCE (Prop_fdce_C_Q)         0.141     0.349 r  <hidden>
                         net (fo=5, routed)           0.171     0.520    <hidden>
    SLICE_X41Y147        LUT5 (Prop_lut5_I4_O)        0.048     0.568 r  <hidden>
                         net (fo=1, routed)           0.000     0.568    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.237     0.237    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism             -0.029     0.208    
    SLICE_X41Y147        FDCE (Hold_fdce_C_D)         0.107     0.315    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.513%)  route 0.162ns (46.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.208ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.208     0.208    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDCE (Prop_fdce_C_Q)         0.141     0.349 r  <hidden>
                         net (fo=3, routed)           0.162     0.510    <hidden>
    SLICE_X41Y147        LUT6 (Prop_lut6_I0_O)        0.045     0.555 r  <hidden>
                         net (fo=1, routed)           0.000     0.555    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.237     0.237    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism             -0.029     0.208    
    SLICE_X41Y147        FDCE (Hold_fdce_C_D)         0.092     0.300    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.056%)  route 0.171ns (47.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.208ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.208     0.208    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDCE (Prop_fdce_C_Q)         0.141     0.349 r  <hidden>
                         net (fo=5, routed)           0.171     0.520    <hidden>
    SLICE_X41Y147        LUT4 (Prop_lut4_I3_O)        0.045     0.565 r  <hidden>
                         net (fo=1, routed)           0.000     0.565    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.237     0.237    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism             -0.029     0.208    
    SLICE_X41Y147        FDCE (Hold_fdce_C_D)         0.091     0.299    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.910%)  route 0.172ns (48.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.208ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.208     0.208    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDCE (Prop_fdce_C_Q)         0.141     0.349 r  <hidden>
                         net (fo=5, routed)           0.172     0.521    <hidden>
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.045     0.566 r  <hidden>
                         net (fo=1, routed)           0.000     0.566    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.237     0.237    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism             -0.029     0.208    
    SLICE_X41Y147        FDCE (Hold_fdce_C_D)         0.092     0.300    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.178%)  route 0.353ns (62.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.237ns
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.252     0.252    <hidden>
    SLICE_X42Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDCE (Prop_fdce_C_Q)         0.164     0.416 r  <hidden>
                         net (fo=5, routed)           0.148     0.564    <hidden>
    SLICE_X42Y147        LUT3 (Prop_lut3_I1_O)        0.045     0.609 r  <hidden>
                         net (fo=5, routed)           0.205     0.814    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y146        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.237     0.237    <hidden>
    SLICE_X41Y147        FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.237    
    SLICE_X41Y147        FDCE (Hold_fdce_C_D)         0.071     0.308    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y147  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y147  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y147  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y147  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y147  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y147  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y147  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y147  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y147  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y147  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y147  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y147  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y147  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y147  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y147  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y146  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y146  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y146  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y146  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y146  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        2.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.589ns (25.310%)  route 1.738ns (74.689%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.486ns = ( 5.486 - 5.000 ) 
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.539     0.539    <hidden>
    SLICE_X43Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDCE (Prop_fdce_C_Q)         0.379     0.918 r  <hidden>
                         net (fo=1, routed)           0.749     1.667    <hidden>
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105     1.772 r  <hidden>
                         net (fo=5, routed)           0.301     2.073    <hidden>
    SLICE_X42Y140        LUT3 (Prop_lut3_I2_O)        0.105     2.178 r  <hidden>
                         net (fo=5, routed)           0.688     2.866    <hidden>
    SLICE_X42Y137        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y141        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.486     5.486    <hidden>
    SLICE_X42Y137        FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.486    
                         clock uncertainty           -0.080     5.407    
    SLICE_X42Y137        FDCE (Setup_fdce_C_D)       -0.015     5.392    <hidden>
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.589ns (31.495%)  route 1.281ns (68.505%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 5.461 - 5.000 ) 
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.539     0.539    <hidden>
    SLICE_X43Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDCE (Prop_fdce_C_Q)         0.379     0.918 r  <hidden>
                         net (fo=1, routed)           0.749     1.667    <hidden>
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105     1.772 f  <hidden>
                         net (fo=5, routed)           0.532     2.304    <hidden>
    SLICE_X42Y140        LUT4 (Prop_lut4_I1_O)        0.105     2.409 r  <hidden>
                         net (fo=1, routed)           0.000     2.409    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y141        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.461     5.461    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.054     5.515    
                         clock uncertainty           -0.080     5.436    
    SLICE_X42Y140        FDCE (Setup_fdce_C_D)        0.072     5.508    <hidden>
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                          -2.409    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.589ns (31.563%)  route 1.277ns (68.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 5.461 - 5.000 ) 
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.539     0.539    <hidden>
    SLICE_X43Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDCE (Prop_fdce_C_Q)         0.379     0.918 r  <hidden>
                         net (fo=1, routed)           0.749     1.667    <hidden>
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105     1.772 f  <hidden>
                         net (fo=5, routed)           0.528     2.300    <hidden>
    SLICE_X42Y140        LUT6 (Prop_lut6_I3_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y141        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.461     5.461    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.054     5.515    
                         clock uncertainty           -0.080     5.436    
    SLICE_X42Y140        FDCE (Setup_fdce_C_D)        0.076     5.512    <hidden>
  -------------------------------------------------------------------
                         required time                          5.512    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.609ns (32.220%)  route 1.281ns (67.780%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 5.461 - 5.000 ) 
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.539     0.539    <hidden>
    SLICE_X43Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDCE (Prop_fdce_C_Q)         0.379     0.918 r  <hidden>
                         net (fo=1, routed)           0.749     1.667    <hidden>
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105     1.772 f  <hidden>
                         net (fo=5, routed)           0.532     2.304    <hidden>
    SLICE_X42Y140        LUT5 (Prop_lut5_I2_O)        0.125     2.429 r  <hidden>
                         net (fo=1, routed)           0.000     2.429    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y141        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.461     5.461    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.054     5.515    
                         clock uncertainty           -0.080     5.436    
    SLICE_X42Y140        FDCE (Setup_fdce_C_D)        0.106     5.542    <hidden>
  -------------------------------------------------------------------
                         required time                          5.542    
                         arrival time                          -2.429    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.589ns (36.110%)  route 1.042ns (63.890%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 5.461 - 5.000 ) 
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.539     0.539    <hidden>
    SLICE_X43Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDCE (Prop_fdce_C_Q)         0.379     0.918 r  <hidden>
                         net (fo=1, routed)           0.749     1.667    <hidden>
    SLICE_X43Y140        LUT6 (Prop_lut6_I4_O)        0.105     1.772 f  <hidden>
                         net (fo=5, routed)           0.293     2.065    <hidden>
    SLICE_X42Y140        LUT6 (Prop_lut6_I3_O)        0.105     2.170 r  <hidden>
                         net (fo=1, routed)           0.000     2.170    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y141        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.461     5.461    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.054     5.515    
                         clock uncertainty           -0.080     5.436    
    SLICE_X42Y140        FDCE (Setup_fdce_C_D)        0.074     5.510    <hidden>
  -------------------------------------------------------------------
                         required time                          5.510    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  3.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.246ns (75.311%)  route 0.081ns (24.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.281     0.281    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDCE (Prop_fdce_C_Q)         0.148     0.429 r  <hidden>
                         net (fo=4, routed)           0.081     0.510    <hidden>
    SLICE_X42Y140        LUT6 (Prop_lut6_I2_O)        0.098     0.608 r  <hidden>
                         net (fo=1, routed)           0.000     0.608    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.322     0.322    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.041     0.281    
    SLICE_X42Y140        FDCE (Hold_fdce_C_D)         0.121     0.402    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.532%)  route 0.167ns (44.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.281     0.281    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDCE (Prop_fdce_C_Q)         0.164     0.445 r  <hidden>
                         net (fo=3, routed)           0.167     0.613    <hidden>
    SLICE_X42Y140        LUT6 (Prop_lut6_I0_O)        0.045     0.658 r  <hidden>
                         net (fo=1, routed)           0.000     0.658    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.322     0.322    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.041     0.281    
    SLICE_X42Y140        FDCE (Hold_fdce_C_D)         0.121     0.402    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.281     0.281    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDCE (Prop_fdce_C_Q)         0.164     0.445 r  <hidden>
                         net (fo=5, routed)           0.184     0.630    <hidden>
    SLICE_X42Y140        LUT5 (Prop_lut5_I1_O)        0.043     0.673 r  <hidden>
                         net (fo=1, routed)           0.000     0.673    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.322     0.322    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.041     0.281    
    SLICE_X42Y140        FDCE (Hold_fdce_C_D)         0.131     0.412    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.281     0.281    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDCE (Prop_fdce_C_Q)         0.164     0.445 f  <hidden>
                         net (fo=5, routed)           0.184     0.630    <hidden>
    SLICE_X42Y140        LUT4 (Prop_lut4_I0_O)        0.045     0.675 r  <hidden>
                         net (fo=1, routed)           0.000     0.675    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.322     0.322    <hidden>
    SLICE_X42Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.041     0.281    
    SLICE_X42Y140        FDCE (Hold_fdce_C_D)         0.120     0.401    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.401    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.600%)  route 0.442ns (70.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.281     0.281    <hidden>
    SLICE_X43Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDCE (Prop_fdce_C_Q)         0.141     0.422 r  <hidden>
                         net (fo=5, routed)           0.143     0.566    <hidden>
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.045     0.611 r  <hidden>
                         net (fo=5, routed)           0.299     0.910    <hidden>
    SLICE_X42Y137        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y141        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.312     0.312    <hidden>
    SLICE_X42Y137        FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.312    
    SLICE_X42Y137        FDCE (Hold_fdce_C_D)         0.059     0.371    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y137  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y140  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y140  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y140  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y140  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X42Y138  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y140  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y140  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y140  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y137  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y138  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y137  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y137  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y137  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X42Y140  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X39Y141  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X39Y141  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X39Y141  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X39Y141  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X39Y141  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        2.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.695ns (33.510%)  route 1.379ns (66.490%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 5.360 - 5.000 ) 
    Source Clock Delay      (SCD):    0.422ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.422     0.422    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.348     0.770 r  <hidden>
                         net (fo=4, routed)           0.787     1.557    <hidden>
    SLICE_X43Y139        LUT6 (Prop_lut6_I5_O)        0.242     1.799 f  <hidden>
                         net (fo=5, routed)           0.592     2.391    <hidden>
    SLICE_X43Y141        LUT4 (Prop_lut4_I1_O)        0.105     2.496 r  <hidden>
                         net (fo=1, routed)           0.000     2.496    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y143        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.360     5.360    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
                         clock pessimism              0.062     5.422    
                         clock uncertainty           -0.080     5.342    
    SLICE_X43Y141        FDCE (Setup_fdce_C_D)        0.030     5.372    <hidden>
  -------------------------------------------------------------------
                         required time                          5.372    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.695ns (33.510%)  route 1.379ns (66.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 5.360 - 5.000 ) 
    Source Clock Delay      (SCD):    0.422ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.422     0.422    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.348     0.770 r  <hidden>
                         net (fo=4, routed)           0.787     1.557    <hidden>
    SLICE_X43Y139        LUT6 (Prop_lut6_I5_O)        0.242     1.799 f  <hidden>
                         net (fo=5, routed)           0.592     2.391    <hidden>
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.105     2.496 r  <hidden>
                         net (fo=1, routed)           0.000     2.496    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y143        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.360     5.360    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
                         clock pessimism              0.062     5.422    
                         clock uncertainty           -0.080     5.342    
    SLICE_X43Y141        FDCE (Setup_fdce_C_D)        0.032     5.374    <hidden>
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.716ns (34.177%)  route 1.379ns (65.823%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 5.360 - 5.000 ) 
    Source Clock Delay      (SCD):    0.422ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.422     0.422    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.348     0.770 r  <hidden>
                         net (fo=4, routed)           0.787     1.557    <hidden>
    SLICE_X43Y139        LUT6 (Prop_lut6_I5_O)        0.242     1.799 f  <hidden>
                         net (fo=5, routed)           0.592     2.391    <hidden>
    SLICE_X43Y141        LUT5 (Prop_lut5_I2_O)        0.126     2.517 r  <hidden>
                         net (fo=1, routed)           0.000     2.517    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y143        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.360     5.360    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
                         clock pessimism              0.062     5.422    
                         clock uncertainty           -0.080     5.342    
    SLICE_X43Y141        FDCE (Setup_fdce_C_D)        0.069     5.411    <hidden>
  -------------------------------------------------------------------
                         required time                          5.411    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.695ns (34.698%)  route 1.308ns (65.302%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 5.433 - 5.000 ) 
    Source Clock Delay      (SCD):    0.422ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.422     0.422    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.348     0.770 r  <hidden>
                         net (fo=4, routed)           0.787     1.557    <hidden>
    SLICE_X43Y139        LUT6 (Prop_lut6_I5_O)        0.242     1.799 r  <hidden>
                         net (fo=5, routed)           0.122     1.921    <hidden>
    SLICE_X43Y139        LUT3 (Prop_lut3_I2_O)        0.105     2.026 r  <hidden>
                         net (fo=5, routed)           0.399     2.425    <hidden>
    SLICE_X41Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y143        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.433     5.433    <hidden>
    SLICE_X41Y139        FDCE                                         r  <hidden>
                         clock pessimism              0.020     5.453    
                         clock uncertainty           -0.080     5.374    
    SLICE_X41Y139        FDCE (Setup_fdce_C_D)       -0.047     5.327    <hidden>
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.695ns (37.711%)  route 1.148ns (62.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 5.360 - 5.000 ) 
    Source Clock Delay      (SCD):    0.422ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.422     0.422    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.348     0.770 r  <hidden>
                         net (fo=4, routed)           0.787     1.557    <hidden>
    SLICE_X43Y139        LUT6 (Prop_lut6_I5_O)        0.242     1.799 f  <hidden>
                         net (fo=5, routed)           0.361     2.160    <hidden>
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.105     2.265 r  <hidden>
                         net (fo=1, routed)           0.000     2.265    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X41Y143        LUT5                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.360     5.360    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
                         clock pessimism              0.062     5.422    
                         clock uncertainty           -0.080     5.342    
    SLICE_X43Y141        FDCE (Setup_fdce_C_D)        0.032     5.374    <hidden>
  -------------------------------------------------------------------
                         required time                          5.374    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  3.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.685%)  route 0.167ns (47.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.246ns
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.215     0.215    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.141     0.356 r  <hidden>
                         net (fo=5, routed)           0.167     0.523    <hidden>
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.045     0.568 r  <hidden>
                         net (fo=1, routed)           0.000     0.568    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.246     0.246    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
                         clock pessimism             -0.031     0.215    
    SLICE_X43Y141        FDCE (Hold_fdce_C_D)         0.092     0.307    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.186%)  route 0.189ns (50.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.246ns
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.215     0.215    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.141     0.356 r  <hidden>
                         net (fo=5, routed)           0.189     0.545    <hidden>
    SLICE_X43Y141        LUT5 (Prop_lut5_I1_O)        0.042     0.587 r  <hidden>
                         net (fo=1, routed)           0.000     0.587    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.246     0.246    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
                         clock pessimism             -0.031     0.215    
    SLICE_X43Y141        FDCE (Hold_fdce_C_D)         0.107     0.322    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.592%)  route 0.189ns (50.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.246ns
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.215     0.215    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.141     0.356 f  <hidden>
                         net (fo=5, routed)           0.189     0.545    <hidden>
    SLICE_X43Y141        LUT4 (Prop_lut4_I0_O)        0.045     0.590 r  <hidden>
                         net (fo=1, routed)           0.000     0.590    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.246     0.246    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
                         clock pessimism             -0.031     0.215    
    SLICE_X43Y141        FDCE (Hold_fdce_C_D)         0.091     0.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.329%)  route 0.191ns (50.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.246ns
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.215     0.215    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_fdce_C_Q)         0.141     0.356 r  <hidden>
                         net (fo=5, routed)           0.191     0.547    <hidden>
    SLICE_X43Y141        LUT6 (Prop_lut6_I1_O)        0.045     0.592 r  <hidden>
                         net (fo=1, routed)           0.000     0.592    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.246     0.246    <hidden>
    SLICE_X43Y141        FDCE                                         r  <hidden>
                         clock pessimism             -0.031     0.215    
    SLICE_X43Y141        FDCE (Hold_fdce_C_D)         0.092     0.307    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.096%)  route 0.276ns (56.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.303ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.283     0.283    <hidden>
    SLICE_X42Y139        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y139        FDPE (Prop_fdpe_C_Q)         0.164     0.447 r  <hidden>
                         net (fo=5, routed)           0.093     0.540    <hidden>
    SLICE_X43Y139        LUT3 (Prop_lut3_I1_O)        0.045     0.585 r  <hidden>
                         net (fo=5, routed)           0.183     0.768    <hidden>
    SLICE_X41Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X41Y143        LUT5                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.303     0.303    <hidden>
    SLICE_X41Y139        FDCE                                         r  <hidden>
                         clock pessimism             -0.010     0.293    
    SLICE_X41Y139        FDCE (Hold_fdce_C_D)         0.070     0.363    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.405    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y139  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y141  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y141  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y141  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y141  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X42Y139  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X42Y139  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X42Y139  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X42Y139  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y139  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X42Y139  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y139  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X41Y139  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y141  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X40Y143  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X40Y143  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X40Y143  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X40Y143  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X40Y143  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clock
  To Clock:  ftdi_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clock
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ftdi_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.075     BUFGCTRL_X0Y3    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ft_clk_design_1_clk_wiz_1_0
  To Clock:  ft_clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       11.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.363ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.021ns (21.049%)  route 3.830ns (78.951%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.338ns = ( 16.329 - 16.667 ) 
    Source Clock Delay      (SCD):    0.380ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.597     0.380    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X6Y38          FDSE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.433     0.813 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=2, routed)           1.127     1.940    <hidden>
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.105     2.045 f  <hidden>
                         net (fo=26, routed)          0.735     2.780    <hidden>
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.110     2.890 f  <hidden>
                         net (fo=9, routed)           0.569     3.459    <hidden>
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.268     3.727 f  <hidden>
                         net (fo=2, routed)           0.901     4.628    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X8Y44          LUT3 (Prop_lut3_I1_O)        0.105     4.733 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_75/O
                         net (fo=1, routed)           0.498     5.231    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_43
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.448    16.329    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.642    16.971    
                         clock uncertainty           -0.090    16.881    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    16.594    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 11.363    

Slack (MET) :             11.473ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.891ns (19.988%)  route 3.567ns (80.012%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.338ns = ( 16.329 - 16.667 ) 
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.602     0.385    <hidden>
    SLICE_X3Y48          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.348     0.733 r  <hidden>
                         net (fo=9, routed)           0.576     1.309    <hidden>
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.264     1.573 r  <hidden>
                         net (fo=11, routed)          1.318     2.891    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X8Y38          LUT4 (Prop_lut4_I0_O)        0.279     3.170 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          1.673     4.843    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.448    16.329    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y18         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.642    16.971    
                         clock uncertainty           -0.090    16.881    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    16.316    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         16.316    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                 11.473    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.589ns (15.265%)  route 3.270ns (84.735%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 16.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.601     0.384    <hidden>
    SLICE_X5Y48          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.379     0.763 f  <hidden>
                         net (fo=7, routed)           0.849     1.612    <hidden>
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.105     1.717 f  <hidden>
                         net (fo=5, routed)           0.446     2.163    <hidden>
    SLICE_X1Y49          LUT6 (Prop_lut6_I5_O)        0.105     2.268 r  <hidden>
                         net (fo=8, routed)           1.975     4.243    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.330    16.210    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
                         clock pessimism              0.575    16.786    
                         clock uncertainty           -0.090    16.696    
    OLOGIC_X0Y93         FDPE (Setup_fdpe_C_D)       -0.723    15.973    <hidden>
  -------------------------------------------------------------------
                         required time                         15.973    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.890ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.773ns (20.876%)  route 2.930ns (79.124%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 16.198 - 16.667 ) 
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.601     0.384    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.379     0.763 f  <hidden>
                         net (fo=9, routed)           0.699     1.462    <hidden>
    SLICE_X4Y47          LUT5 (Prop_lut5_I2_O)        0.119     1.581 r  <hidden>
                         net (fo=3, routed)           0.803     2.384    <hidden>
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.275     2.659 r  <hidden>
                         net (fo=2, routed)           1.428     4.087    <hidden>
    OLOGIC_X0Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.317    16.198    <hidden>
    OLOGIC_X0Y75         FDPE                                         r  <hidden>
                         clock pessimism              0.575    16.774    
                         clock uncertainty           -0.090    16.684    
    OLOGIC_X0Y75         FDPE (Setup_fdpe_C_D)       -0.707    15.977    <hidden>
  -------------------------------------------------------------------
                         required time                         15.977    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                 11.890    

Slack (MET) :             12.023ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.589ns (16.536%)  route 2.973ns (83.464%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.601     0.384    <hidden>
    SLICE_X5Y48          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.379     0.763 f  <hidden>
                         net (fo=7, routed)           0.849     1.612    <hidden>
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.105     1.717 f  <hidden>
                         net (fo=5, routed)           0.446     2.163    <hidden>
    SLICE_X1Y49          LUT6 (Prop_lut6_I5_O)        0.105     2.268 r  <hidden>
                         net (fo=8, routed)           1.678     3.946    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
                         clock pessimism              0.575    16.782    
                         clock uncertainty           -0.090    16.692    
    OLOGIC_X0Y86         FDPE (Setup_fdpe_C_D)       -0.723    15.969    <hidden>
  -------------------------------------------------------------------
                         required time                         15.969    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 12.023    

Slack (MET) :             12.101ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.279ns (28.565%)  route 3.198ns (71.435%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.304ns = ( 16.363 - 16.667 ) 
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.602     0.385    <hidden>
    SLICE_X3Y48          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.348     0.733 r  <hidden>
                         net (fo=9, routed)           0.576     1.309    <hidden>
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.264     1.573 r  <hidden>
                         net (fo=11, routed)          1.318     2.891    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X8Y38          LUT4 (Prop_lut4_I0_O)        0.279     3.170 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.749     3.919    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.283     4.202 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__2/O
                         net (fo=4, routed)           0.555     4.758    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__2_n_0
    SLICE_X3Y39          LUT2 (Prop_lut2_I0_O)        0.105     4.863 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__4/O
                         net (fo=1, routed)           0.000     4.863    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__4_n_0
    SLICE_X3Y39          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.482    16.363    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X3Y39          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.659    17.022    
                         clock uncertainty           -0.090    16.932    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.032    16.964    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         16.964    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 12.101    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.293ns (28.788%)  route 3.198ns (71.212%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.304ns = ( 16.363 - 16.667 ) 
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.602     0.385    <hidden>
    SLICE_X3Y48          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.348     0.733 r  <hidden>
                         net (fo=9, routed)           0.576     1.309    <hidden>
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.264     1.573 r  <hidden>
                         net (fo=11, routed)          1.318     2.891    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X8Y38          LUT4 (Prop_lut4_I0_O)        0.279     3.170 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.749     3.919    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.283     4.202 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__2/O
                         net (fo=4, routed)           0.555     4.758    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__2_n_0
    SLICE_X3Y39          LUT3 (Prop_lut3_I1_O)        0.119     4.877 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__4/O
                         net (fo=1, routed)           0.000     4.877    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__4_n_0
    SLICE_X3Y39          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.482    16.363    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X3Y39          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.659    17.022    
                         clock uncertainty           -0.090    16.932    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.069    17.001    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 12.124    

Slack (MET) :             12.133ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.589ns (17.063%)  route 2.863ns (82.937%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.601     0.384    <hidden>
    SLICE_X5Y48          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.379     0.763 f  <hidden>
                         net (fo=7, routed)           0.849     1.612    <hidden>
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.105     1.717 f  <hidden>
                         net (fo=5, routed)           0.446     2.163    <hidden>
    SLICE_X1Y49          LUT6 (Prop_lut6_I5_O)        0.105     2.268 r  <hidden>
                         net (fo=8, routed)           1.568     3.836    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
                         clock pessimism              0.575    16.782    
                         clock uncertainty           -0.090    16.692    
    OLOGIC_X0Y85         FDPE (Setup_fdpe_C_D)       -0.723    15.969    <hidden>
  -------------------------------------------------------------------
                         required time                         15.969    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 12.133    

Slack (MET) :             12.172ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.787ns (24.135%)  route 2.474ns (75.865%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.467ns = ( 16.200 - 16.667 ) 
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.601     0.384    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.379     0.763 f  <hidden>
                         net (fo=9, routed)           0.699     1.462    <hidden>
    SLICE_X4Y47          LUT5 (Prop_lut5_I2_O)        0.119     1.581 r  <hidden>
                         net (fo=3, routed)           0.803     2.384    <hidden>
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.289     2.673 r  <hidden>
                         net (fo=1, routed)           0.972     3.645    <hidden>
    OLOGIC_X0Y69         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.320    16.200    <hidden>
    OLOGIC_X0Y69         FDPE                                         r  <hidden>
                         clock pessimism              0.575    16.776    
                         clock uncertainty           -0.090    16.686    
    OLOGIC_X0Y69         FDPE (Setup_fdpe_C_D)       -0.869    15.817    <hidden>
  -------------------------------------------------------------------
                         required time                         15.817    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                 12.172    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.891ns (22.233%)  route 3.117ns (77.767%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 16.365 - 16.667 ) 
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.602     0.385    <hidden>
    SLICE_X3Y48          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.348     0.733 r  <hidden>
                         net (fo=9, routed)           0.576     1.309    <hidden>
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.264     1.573 r  <hidden>
                         net (fo=11, routed)          1.318     2.891    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X8Y38          LUT4 (Prop_lut4_I0_O)        0.279     3.170 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          1.222     4.393    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.484    16.365    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y45          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.659    17.024    
                         clock uncertainty           -0.090    16.934    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.346    16.588    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         16.588    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                 12.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     0.093 r  <hidden>
                         net (fo=18, routed)          0.279     0.373    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.148    -0.008    
    SLICE_X2Y48          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.302    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     0.093 r  <hidden>
                         net (fo=18, routed)          0.279     0.373    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.148    -0.008    
    SLICE_X2Y48          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.302    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     0.093 r  <hidden>
                         net (fo=18, routed)          0.279     0.373    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.148    -0.008    
    SLICE_X2Y48          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.302    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     0.093 r  <hidden>
                         net (fo=18, routed)          0.279     0.373    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.148    -0.008    
    SLICE_X2Y48          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.302    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     0.093 r  <hidden>
                         net (fo=18, routed)          0.279     0.373    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.148    -0.008    
    SLICE_X2Y48          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.302    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     0.093 r  <hidden>
                         net (fo=18, routed)          0.279     0.373    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y48          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.148    -0.008    
    SLICE_X2Y48          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.302    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     0.093 r  <hidden>
                         net (fo=18, routed)          0.279     0.373    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y48          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y48          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD/CLK
                         clock pessimism              0.148    -0.008    
    SLICE_X2Y48          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.302    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.668    -0.048    <hidden>
    SLICE_X4Y47          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     0.093 r  <hidden>
                         net (fo=18, routed)          0.279     0.373    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y48          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y48          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism              0.148    -0.008    
    SLICE_X2Y48          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.302    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.226ns (44.096%)  route 0.287ns (55.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.157ns
    Source Clock Delay      (SCD):    -0.114ns
    Clock Pessimism Removal (CPR):    -0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.602    -0.114    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y50          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     0.014 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=2, routed)           0.287     0.300    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.098     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[4]
    SLICE_X5Y46          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.944    -0.157    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X5Y46          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]/C
                         clock pessimism              0.380     0.223    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.092     0.315    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.580%)  route 0.272ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.115ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.601    -0.115    <hidden>
    SLICE_X6Y54          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.164     0.049 r  <hidden>
                         net (fo=18, routed)          0.272     0.321    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/ADDRD0
    SLICE_X6Y56          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.872    -0.229    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y56          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.130    -0.099    
    SLICE_X6Y56          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.211    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ft_clk_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         16.667      14.497     RAMB18_X0Y22     design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB18_X0Y18     design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         16.667      15.075     BUFGCTRL_X0Y0    design_1_i/clk_wiz_1/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         16.667      15.075     BUFHCE_X0Y0      design_1_i/clk_wiz_1/inst/clkout1_buf_en/I
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y86     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y93     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y85     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y84     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y83     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y82     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X6Y57      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X6Y56      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           69  Failing Endpoints,  Worst Slack       -0.805ns,  Total Violation      -15.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 0.874ns (8.094%)  route 9.924ns (91.906%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         6.185     5.477    <hidden>
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.582 r  <hidden>
                         net (fo=169, routed)         3.162     8.744    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rst_d1_inst/rst
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.115     8.859 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4/O
                         net (fo=1, routed)           0.577     9.436    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/clr_full
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.275     9.711 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     9.711    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst_n_8
    SLICE_X11Y37         FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.415     8.640    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X11Y37         FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.316     8.957    
                         clock uncertainty           -0.081     8.876    
    SLICE_X11Y37         FDSE (Setup_fdse_C_D)        0.030     8.906    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.169ns  (logic 0.589ns (5.792%)  route 9.580ns (94.208%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         6.185     5.477    <hidden>
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.582 r  <hidden>
                         net (fo=169, routed)         2.579     8.161    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X18Y36         LUT2 (Prop_lut2_I1_O)        0.105     8.266 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.817     9.083    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X38Y37         FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.406     8.631    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y37         FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/C
                         clock pessimism              0.316     8.948    
                         clock uncertainty           -0.081     8.867    
    SLICE_X38Y37         FDSE (Setup_fdse_C_S)       -0.423     8.444    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.169ns  (logic 0.589ns (5.792%)  route 9.580ns (94.208%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         6.185     5.477    <hidden>
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.582 r  <hidden>
                         net (fo=169, routed)         2.579     8.161    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X18Y36         LUT2 (Prop_lut2_I1_O)        0.105     8.266 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.817     9.083    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X38Y37         FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.406     8.631    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y37         FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/C
                         clock pessimism              0.316     8.948    
                         clock uncertainty           -0.081     8.867    
    SLICE_X38Y37         FDSE (Setup_fdse_C_S)       -0.423     8.444    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.551ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 0.608ns (6.085%)  route 9.384ns (93.915%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         6.185     5.477    <hidden>
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.582 r  <hidden>
                         net (fo=169, routed)         2.579     8.161    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X18Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.285 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.620     8.905    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X13Y37         FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.414     8.639    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X13Y37         FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                         clock pessimism              0.316     8.956    
                         clock uncertainty           -0.081     8.875    
    SLICE_X13Y37         FDSE (Setup_fdse_C_S)       -0.521     8.354    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 -0.551    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.284ns  (logic 0.774ns (7.526%)  route 9.510ns (92.474%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         4.135     3.427    <hidden>
    SLICE_X5Y137         LUT1 (Prop_lut1_I0_O)        0.119     3.546 f  <hidden>
                         net (fo=67, routed)          5.007     8.553    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X59Y161        LUT3 (Prop_lut3_I1_O)        0.276     8.829 r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1/O
                         net (fo=1, routed)           0.368     9.197    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1_n_0
    SLICE_X60Y162        FDRE                                         r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.397     8.622    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X60Y162        FDRE                                         r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                         clock pessimism              0.309     8.932    
                         clock uncertainty           -0.081     8.851    
    SLICE_X60Y162        FDRE (Setup_fdre_C_D)       -0.171     8.680    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.508ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.034ns  (logic 0.484ns (4.823%)  route 9.550ns (95.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         7.905     7.197    <hidden>
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.105     7.302 r  <hidden>
                         net (fo=32, routed)          1.645     8.948    <hidden>
    SLICE_X32Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.271     8.496    <hidden>
    SLICE_X32Y62         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.872    
                         clock uncertainty           -0.081     8.792    
    SLICE_X32Y62         FDRE (Setup_fdre_C_R)       -0.352     8.440    <hidden>
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 -0.508    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 0.484ns (4.825%)  route 9.547ns (95.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         7.905     7.197    <hidden>
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.105     7.302 r  <hidden>
                         net (fo=32, routed)          1.642     8.944    <hidden>
    SLICE_X33Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.271     8.496    <hidden>
    SLICE_X33Y62         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.872    
                         clock uncertainty           -0.081     8.792    
    SLICE_X33Y62         FDRE (Setup_fdre_C_R)       -0.352     8.440    <hidden>
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.948ns  (logic 0.484ns (4.865%)  route 9.464ns (95.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         7.905     7.197    <hidden>
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.105     7.302 r  <hidden>
                         net (fo=32, routed)          1.559     8.861    <hidden>
    SLICE_X33Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.268     8.493    <hidden>
    SLICE_X33Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.376     8.869    
                         clock uncertainty           -0.081     8.789    
    SLICE_X33Y65         FDRE (Setup_fdre_C_R)       -0.352     8.437    <hidden>
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 0.494ns (4.931%)  route 9.525ns (95.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.121     7.413    <hidden>
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.115     7.528 r  <hidden>
                         net (fo=40, routed)          1.404     8.932    <hidden>
    SLICE_X61Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.400     8.625    <hidden>
    SLICE_X61Y48         FDRE                                         r  <hidden>
                         clock pessimism              0.316     8.942    
                         clock uncertainty           -0.081     8.861    
    SLICE_X61Y48         FDRE (Setup_fdre_C_CE)      -0.338     8.523    <hidden>
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 0.494ns (4.931%)  route 9.525ns (95.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.121     7.413    <hidden>
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.115     7.528 r  <hidden>
                         net (fo=40, routed)          1.404     8.932    <hidden>
    SLICE_X61Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.400     8.625    <hidden>
    SLICE_X61Y48         FDRE                                         r  <hidden>
                         clock pessimism              0.316     8.942    
                         clock uncertainty           -0.081     8.861    
    SLICE_X61Y48         FDRE (Setup_fdre_C_CE)      -0.338     8.523    <hidden>
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558    -0.468    <hidden>
    SLICE_X47Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  <hidden>
                         net (fo=1, routed)           0.108    -0.219    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_s2mm_cmd_tdata[7]
    SLICE_X46Y68         SRL16E                                       r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.828    -0.861    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y68         SRL16E                                       r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/CLK
                         clock pessimism              0.408    -0.453    
    SLICE_X46Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.270    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.598    -0.428    design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y105         FDRE                                         r  design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.179    design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X2Y105         SRL16E                                       r  design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.871    -0.818    design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X2Y105         SRL16E                                       r  design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism              0.403    -0.415    
    SLICE_X2Y105         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.232    design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.569    -0.457    <hidden>
    SLICE_X62Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  <hidden>
                         net (fo=1, routed)           0.103    -0.191    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[91]
    RAMB18_X1Y20         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.878    -0.811    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y20         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.408    -0.403    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155    -0.248    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.569    -0.457    <hidden>
    SLICE_X62Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  <hidden>
                         net (fo=1, routed)           0.104    -0.189    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[85]
    RAMB18_X1Y20         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.878    -0.811    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y20         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.408    -0.403    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155    -0.248    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.569    -0.457    <hidden>
    SLICE_X62Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  <hidden>
                         net (fo=1, routed)           0.104    -0.189    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[76]
    RAMB18_X1Y20         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.878    -0.811    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y20         RAMB18E1                                     r  design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.408    -0.403    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155    -0.248    design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.419%)  route 0.117ns (41.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.568    -0.458    <hidden>
    SLICE_X42Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.294 r  <hidden>
                         net (fo=1, routed)           0.117    -0.178    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.840    -0.849    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.429    -0.420    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.237    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.247ns (55.336%)  route 0.199ns (44.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.576    -0.450    design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X8Y98          FDRE                                         r  design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.148    -0.302 r  design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/Q
                         net (fo=1, routed)           0.199    -0.103    design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[6]
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.099    -0.004 r  design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.004    design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.841    -0.848    design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X8Y100         FDRE                                         r  design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/C
                         clock pessimism              0.663    -0.185    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.121    -0.064    design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.602    -0.424    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y90          FDRE                                         r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.228    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X6Y90          SRL16E                                       r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.873    -0.816    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y90          SRL16E                                       r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                         clock pessimism              0.405    -0.411    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.294    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.598    -0.428    design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y105         FDRE                                         r  design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.232    design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X2Y105         SRL16E                                       r  design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.871    -0.818    design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X2Y105         SRL16E                                       r  design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                         clock pessimism              0.403    -0.415    
    SLICE_X2Y105         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.298    design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.183ns (41.580%)  route 0.257ns (58.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.559    -0.467    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y67         FDSE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.326 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           0.257    -0.069    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/Q[0]
    SLICE_X53Y67         LUT5 (Prop_lut5_I1_O)        0.042    -0.027 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.027    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_1__3_n_0
    SLICE_X53Y67         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.826    -0.863    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.658    -0.205    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.107    -0.098    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y32     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y20     design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y33     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y33     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y20     design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y34     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y21     design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y32     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y21     design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y57     design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y57     design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y57     design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y57     design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y57     design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y62     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y62     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y62     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y62     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y62     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y64     design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 2.810ns (48.374%)  route 2.999ns (51.626%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 4.808 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.378     4.202    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.106     4.308 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.450     4.758    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X4Y73          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.333     4.808    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                         clock pessimism              0.376     5.184    
                         clock uncertainty           -0.075     5.110    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.331     4.779    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.810ns (48.495%)  route 2.984ns (51.505%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 4.807 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.378     4.202    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.106     4.308 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.436     4.744    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X4Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.332     4.807    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.376     5.183    
                         clock uncertainty           -0.075     5.109    
    SLICE_X4Y74          FDRE (Setup_fdre_C_CE)      -0.331     4.778    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.810ns (48.495%)  route 2.984ns (51.505%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 4.807 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.378     4.202    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.106     4.308 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.436     4.744    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X4Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.332     4.807    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.376     5.183    
                         clock uncertainty           -0.075     5.109    
    SLICE_X4Y74          FDRE (Setup_fdre_C_CE)      -0.331     4.778    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 2.809ns (47.277%)  route 3.133ns (52.723%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 4.808 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.555     4.379    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X3Y75          LUT5 (Prop_lut5_I0_O)        0.105     4.484 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.407     4.891    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.333     4.808    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[1]/C
                         clock pessimism              0.376     5.184    
                         clock uncertainty           -0.075     5.110    
    SLICE_X5Y76          FDRE (Setup_fdre_C_CE)      -0.168     4.942    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 2.809ns (47.277%)  route 3.133ns (52.723%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 4.808 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.555     4.379    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X3Y75          LUT5 (Prop_lut5_I0_O)        0.105     4.484 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.407     4.891    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.333     4.808    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[2]/C
                         clock pessimism              0.376     5.184    
                         clock uncertainty           -0.075     5.110    
    SLICE_X5Y76          FDRE (Setup_fdre_C_CE)      -0.168     4.942    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.809ns (47.299%)  route 3.130ns (52.701%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 4.807 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.555     4.379    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X3Y75          LUT5 (Prop_lut5_I0_O)        0.105     4.484 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.404     4.888    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.332     4.807    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y75          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[0]/C
                         clock pessimism              0.376     5.183    
                         clock uncertainty           -0.075     5.109    
    SLICE_X5Y75          FDRE (Setup_fdre_C_CE)      -0.168     4.941    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.941    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.809ns (47.340%)  route 3.125ns (52.660%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 4.808 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.555     4.379    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X3Y75          LUT5 (Prop_lut5_I0_O)        0.105     4.484 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.399     4.883    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.333     4.808    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[4]/C
                         clock pessimism              0.376     5.184    
                         clock uncertainty           -0.075     5.110    
    SLICE_X4Y76          FDRE (Setup_fdre_C_CE)      -0.168     4.942    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.810ns (48.500%)  route 2.984ns (51.500%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 4.807 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.378     4.202    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.106     4.308 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.435     4.743    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X6Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.332     4.807    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/C
                         clock pessimism              0.376     5.183    
                         clock uncertainty           -0.075     5.109    
    SLICE_X6Y74          FDRE (Setup_fdre_C_CE)      -0.299     4.810    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]
  -------------------------------------------------------------------
                         required time                          4.810    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.810ns (48.500%)  route 2.984ns (51.500%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 4.807 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.378     4.202    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.106     4.308 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.435     4.743    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X6Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.332     4.807    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.376     5.183    
                         clock uncertainty           -0.075     5.109    
    SLICE_X6Y74          FDRE (Setup_fdre_C_CE)      -0.299     4.810    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                          4.810    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.810ns (48.500%)  route 2.984ns (51.500%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 4.807 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.414    -1.051    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.074 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.702     1.776    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X8Y75          LUT5 (Prop_lut5_I3_O)        0.105     1.881 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_11/O
                         net (fo=2, routed)           0.633     2.513    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/stop_clock1__3
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.264     2.777 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.501     3.278    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     3.383 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.335     3.719    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.105     3.824 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.378     4.202    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.106     4.308 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.435     4.743    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X6Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     7.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078     2.025 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374     3.398    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.475 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.332     4.807    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y74          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.376     5.183    
                         clock uncertainty           -0.075     5.109    
    SLICE_X6Y74          FDRE (Setup_fdre_C_CE)      -0.299     4.810    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                          4.810    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.030%)  route 0.171ns (44.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.642    -0.384    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y49         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.220 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/Q
                         net (fo=6, routed)           0.171    -0.049    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[3]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.004 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.004    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[6]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847    -0.842    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y50         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                         clock pessimism              0.658    -0.184    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121    -0.063    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.742%)  route 0.173ns (45.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.642    -0.384    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y49         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.220 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.047    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[3]
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.045    -0.002 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[5]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.847    -0.842    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y50         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                         clock pessimism              0.658    -0.184    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120    -0.064    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.208ns (37.497%)  route 0.347ns (62.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.576    -0.450    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y51         FDSE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.286 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.347     0.060    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[1]
    SLICE_X12Y49         LUT5 (Prop_lut5_I2_O)        0.044     0.104 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.104    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[4]_i_1_n_0
    SLICE_X12Y49         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.917    -0.772    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y49         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                         clock pessimism              0.658    -0.114    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.131     0.017    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.209ns (37.610%)  route 0.347ns (62.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.576    -0.450    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y51         FDSE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.286 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.347     0.060    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[1]
    SLICE_X12Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.105 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.105    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[3]_i_1_n_0
    SLICE_X12Y49         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.917    -0.772    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y49         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/C
                         clock pessimism              0.658    -0.114    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.121     0.007    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.TXFIFO_ADDR_BITS_GENERATE[5].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.990%)  route 0.203ns (59.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.562    -0.464    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X9Y75          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.TXFIFO_ADDR_BITS_GENERATE[5].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.TXFIFO_ADDR_BITS_GENERATE[5].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.203    -0.120    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/addra[2]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.872    -0.817    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.408    -0.409    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.226    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.691%)  route 0.361ns (63.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.576    -0.450    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y50         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/Q
                         net (fo=3, routed)           0.361     0.074    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[6]
    SLICE_X12Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.119 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.119    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1_n_0
    SLICE_X12Y49         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.917    -0.772    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y49         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.658    -0.114    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.121     0.007    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.603    -0.423    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y59          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.227    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X1Y59          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.876    -0.813    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y59          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.390    -0.423    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.076    -0.347    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.642    -0.384    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X15Y47         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.243 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.187    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X15Y47         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.917    -0.772    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X15Y47         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.389    -0.384    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.075    -0.309    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.596    -0.430    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X1Y69          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.289 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.234    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X1Y69          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.867    -0.822    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X1Y69          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.392    -0.430    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.075    -0.355    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.573    -0.453    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/ext_spi_clk
    SLICE_X9Y61          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.257    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X9Y61          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.844    -0.845    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/ext_spi_clk
    SLICE_X9Y61          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.392    -0.453    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.075    -0.378    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X0Y26     design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         6.250       4.080      RAMB18_X0Y30     design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         6.250       4.080      RAMB18_X0Y25     design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         6.250       4.776      ILOGIC_X0Y98     design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         6.250       4.776      ILOGIC_X0Y97     design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         6.250       4.776      ILOGIC_X0Y96     design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         6.250       4.776      ILOGIC_X0Y95     design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y55      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X4Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X4Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X4Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X4Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X4Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X4Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X4Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y56      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X6Y59      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X6Y59      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y58      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X5Y58      design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  tdc_diff_clock_clk_p

Setup :          146  Failing Endpoints,  Worst Slack       -2.799ns,  Total Violation      -50.332ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.632ns (32.570%)  route 3.379ns (67.430%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 6.287 - 2.400 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.512     4.212    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X62Y168        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y168        FDRE (Prop_fdre_C_Q)         0.433     4.645 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[244]/Q
                         net (fo=4, routed)           1.211     5.856    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tdata[244]
    SLICE_X72Y150        LUT6 (Prop_lut6_I5_O)        0.105     5.961 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_239/O
                         net (fo=1, routed)           0.000     5.961    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_239_n_0
    SLICE_X72Y150        MUXF7 (Prop_muxf7_I1_O)      0.206     6.167 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_102/O
                         net (fo=1, routed)           0.000     6.167    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_102_n_0
    SLICE_X72Y150        MUXF8 (Prop_muxf8_I0_O)      0.085     6.252 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_34/O
                         net (fo=1, routed)           0.895     7.147    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_34_n_0
    SLICE_X73Y141        LUT6 (Prop_lut6_I0_O)        0.264     7.411 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.411    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_15_n_0
    SLICE_X73Y141        MUXF7 (Prop_muxf7_I1_O)      0.182     7.593 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.468     8.061    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_6_n_0
    SLICE_X72Y139        LUT6 (Prop_lut6_I1_O)        0.252     8.313 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.804     9.117    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_0
    SLICE_X77Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.222 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.000     9.222    <hidden>
    SLICE_X77Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.320     6.287    <hidden>
    SLICE_X77Y139        FDCE                                         r  <hidden>
                         clock pessimism              0.139     6.426    
                         clock uncertainty           -0.035     6.390    
    SLICE_X77Y139        FDCE (Setup_fdce_C_D)        0.033     6.423    <hidden>
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.544ns (30.433%)  route 3.529ns (69.567%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 6.218 - 2.400 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.360     4.060    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X67Y102        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     4.439 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=256, routed)         1.509     5.947    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/ValidPositionTap[0]
    SLICE_X78Y92         LUT6 (Prop_lut6_I4_O)        0.105     6.052 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_388/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_388_n_0
    SLICE_X78Y92         MUXF7 (Prop_muxf7_I0_O)      0.173     6.225 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_177/O
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_177_n_0
    SLICE_X78Y92         MUXF8 (Prop_muxf8_I1_O)      0.074     6.299 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_71/O
                         net (fo=1, routed)           1.005     7.304    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_71_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I1_O)        0.259     7.563 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_24/O
                         net (fo=1, routed)           0.000     7.563    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_24_n_0
    SLICE_X73Y101        MUXF7 (Prop_muxf7_I0_O)      0.199     7.762 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11/O
                         net (fo=2, routed)           0.421     8.183    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11_n_0
    SLICE_X71Y100        LUT6 (Prop_lut6_I3_O)        0.250     8.433 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_4/O
                         net (fo=1, routed)           0.596     9.028    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_2
    SLICE_X69Y100        LUT6 (Prop_lut6_I4_O)        0.105     9.133 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.000     9.133    <hidden>
    SLICE_X69Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.251     6.218    <hidden>
    SLICE_X69Y100        FDCE                                         r  <hidden>
                         clock pessimism              0.198     6.416    
                         clock uncertainty           -0.035     6.380    
    SLICE_X69Y100        FDCE (Setup_fdce_C_D)        0.032     6.412    <hidden>
  -------------------------------------------------------------------
                         required time                          6.412    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.528ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.553ns (31.465%)  route 3.383ns (68.535%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 6.206 - 2.400 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.337     4.037    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X61Y124        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.379     4.416 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=256, routed)         1.347     5.763    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/ValidPositionTap[0]
    SLICE_X49Y110        LUT6 (Prop_lut6_I4_O)        0.105     5.868 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_264/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_264_n_0
    SLICE_X49Y110        MUXF7 (Prop_muxf7_I0_O)      0.178     6.046 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_115/O
                         net (fo=1, routed)           0.000     6.046    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_115_n_0
    SLICE_X49Y110        MUXF8 (Prop_muxf8_I1_O)      0.079     6.125 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_40/O
                         net (fo=1, routed)           0.909     7.034    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_40_n_0
    SLICE_X50Y134        LUT6 (Prop_lut6_I3_O)        0.264     7.298 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.298    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_16_n_0
    SLICE_X50Y134        MUXF7 (Prop_muxf7_I0_O)      0.201     7.499 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_7/O
                         net (fo=2, routed)           0.712     8.210    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_7_n_0
    SLICE_X61Y134        LUT6 (Prop_lut6_I3_O)        0.242     8.452 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.415     8.867    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_0
    SLICE_X60Y134        LUT6 (Prop_lut6_I0_O)        0.105     8.972 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.000     8.972    <hidden>
    SLICE_X60Y134        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.239     6.206    <hidden>
    SLICE_X60Y134        FDCE                                         r  <hidden>
                         clock pessimism              0.198     6.404    
                         clock uncertainty           -0.035     6.368    
    SLICE_X60Y134        FDCE (Setup_fdce_C_D)        0.076     6.444    <hidden>
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 -2.528    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.291ns (29.320%)  route 3.112ns (70.680%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 6.298 - 2.400 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.432     4.132    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X77Y145        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y145        FDRE (Prop_fdre_C_Q)         0.379     4.511 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=256, routed)         1.384     5.895    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/ValidPositionTap[1]
    SLICE_X79Y161        LUT6 (Prop_lut6_I2_O)        0.105     6.000 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_335/O
                         net (fo=1, routed)           0.000     6.000    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_335_n_0
    SLICE_X79Y161        MUXF7 (Prop_muxf7_I1_O)      0.206     6.206 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_150/O
                         net (fo=1, routed)           0.000     6.206    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_150_n_0
    SLICE_X79Y161        MUXF8 (Prop_muxf8_I0_O)      0.085     6.291 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_58/O
                         net (fo=1, routed)           1.124     7.415    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_58_n_0
    SLICE_X78Y139        LUT6 (Prop_lut6_I0_O)        0.264     7.679 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_21/O
                         net (fo=1, routed)           0.000     7.679    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_21_n_0
    SLICE_X78Y139        MUXF7 (Prop_muxf7_I1_O)      0.178     7.857 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.857    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_9_n_0
    SLICE_X78Y139        MUXF8 (Prop_muxf8_I1_O)      0.074     7.931 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.604     8.535    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/RiseValid
    SLICE_X83Y138        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.331     6.298    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/clk
    SLICE_X83Y138        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.198     6.496    
                         clock uncertainty           -0.035     6.460    
    SLICE_X83Y138        FDRE (Setup_fdre_C_D)       -0.213     6.247    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.165ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.274ns (29.449%)  route 3.052ns (70.551%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 6.309 - 2.400 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.360     4.060    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X67Y102        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     4.439 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=256, routed)         1.509     5.947    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/ValidPositionTap[0]
    SLICE_X78Y92         LUT6 (Prop_lut6_I4_O)        0.105     6.052 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_388/O
                         net (fo=1, routed)           0.000     6.052    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_388_n_0
    SLICE_X78Y92         MUXF7 (Prop_muxf7_I0_O)      0.173     6.225 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_177/O
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_177_n_0
    SLICE_X78Y92         MUXF8 (Prop_muxf8_I1_O)      0.074     6.299 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_71/O
                         net (fo=1, routed)           1.005     7.304    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_71_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I1_O)        0.259     7.563 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_24/O
                         net (fo=1, routed)           0.000     7.563    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_24_n_0
    SLICE_X73Y101        MUXF7 (Prop_muxf7_I0_O)      0.199     7.762 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11/O
                         net (fo=2, routed)           0.000     7.762    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11_n_0
    SLICE_X73Y101        MUXF8 (Prop_muxf8_I0_O)      0.085     7.847 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg_i_1/O
                         net (fo=1, routed)           0.539     8.386    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/RiseValid
    SLICE_X78Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.343     6.309    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X78Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.133     6.442    
                         clock uncertainty           -0.035     6.407    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)       -0.186     6.221    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          6.221    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                 -2.165    

Slack (VIOLATED) :        -2.125ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[232]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.311ns (32.350%)  route 2.741ns (67.649%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 6.289 - 2.400 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.552     4.252    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X80Y178        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[232]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y178        FDRE (Prop_fdre_C_Q)         0.433     4.685 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[232]/Q
                         net (fo=4, routed)           1.163     5.847    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tdata[232]
    SLICE_X79Y167        LUT6 (Prop_lut6_I5_O)        0.105     5.952 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_372/O
                         net (fo=1, routed)           0.000     5.952    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_372_n_0
    SLICE_X79Y167        MUXF7 (Prop_muxf7_I0_O)      0.178     6.130 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_169/O
                         net (fo=1, routed)           0.000     6.130    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_169_n_0
    SLICE_X79Y167        MUXF8 (Prop_muxf8_I1_O)      0.079     6.209 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_67/O
                         net (fo=1, routed)           1.170     7.379    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_67_n_0
    SLICE_X76Y144        LUT6 (Prop_lut6_I1_O)        0.264     7.643 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_23/O
                         net (fo=1, routed)           0.000     7.643    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_23_n_0
    SLICE_X76Y144        MUXF7 (Prop_muxf7_I1_O)      0.178     7.821 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_10/O
                         net (fo=2, routed)           0.000     7.821    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_10_n_0
    SLICE_X76Y144        MUXF8 (Prop_muxf8_I1_O)      0.074     7.895 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg_i_1/O
                         net (fo=1, routed)           0.409     8.304    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/RiseValid
    SLICE_X77Y142        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.322     6.289    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X77Y142        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.139     6.428    
                         clock uncertainty           -0.035     6.392    
    SLICE_X77Y142        FDRE (Setup_fdre_C_D)       -0.213     6.179    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          6.179    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                 -2.125    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.309ns (31.034%)  route 2.909ns (68.966%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 6.288 - 2.400 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.432     4.132    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X77Y145        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y145        FDRE (Prop_fdre_C_Q)         0.379     4.511 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=256, routed)         1.596     6.107    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/ValidPositionTap[1]
    SLICE_X78Y120        LUT6 (Prop_lut6_I2_O)        0.105     6.212 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_458/O
                         net (fo=1, routed)           0.000     6.212    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_458_n_0
    SLICE_X78Y120        MUXF7 (Prop_muxf7_I0_O)      0.201     6.413 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_212/O
                         net (fo=1, routed)           0.000     6.413    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_212_n_0
    SLICE_X78Y120        MUXF8 (Prop_muxf8_I0_O)      0.082     6.495 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_89/O
                         net (fo=1, routed)           0.945     7.440    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_89_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I5_O)        0.259     7.699 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_28/O
                         net (fo=1, routed)           0.000     7.699    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_28_n_0
    SLICE_X76Y142        MUXF7 (Prop_muxf7_I0_O)      0.201     7.900 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_13/O
                         net (fo=2, routed)           0.000     7.900    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_13_n_0
    SLICE_X76Y142        MUXF8 (Prop_muxf8_I0_O)      0.082     7.982 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg_i_1__0/O
                         net (fo=1, routed)           0.368     8.350    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/RiseValid
    SLICE_X76Y141        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.321     6.288    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X76Y141        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.215     6.503    
                         clock uncertainty           -0.035     6.467    
    SLICE_X76Y141        FDRE (Setup_fdre_C_D)       -0.181     6.286    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          6.286    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.029ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.293ns (31.687%)  route 2.788ns (68.313%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 6.232 - 2.400 ) 
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.361     4.061    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y103        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.379     4.440 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=256, routed)         1.463     5.903    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/ValidPositionTap[1]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.105     6.008 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_269/O
                         net (fo=1, routed)           0.000     6.008    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_269_n_0
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.182     6.190 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_117/O
                         net (fo=1, routed)           0.000     6.190    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_117_n_0
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I1_O)      0.079     6.269 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_41/O
                         net (fo=1, routed)           0.915     7.184    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_41_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I5_O)        0.264     7.448 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.448    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_16_n_0
    SLICE_X67Y100        MUXF7 (Prop_muxf7_I0_O)      0.199     7.647 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_7/O
                         net (fo=2, routed)           0.000     7.647    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_7_n_0
    SLICE_X67Y100        MUXF8 (Prop_muxf8_I0_O)      0.085     7.732 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg_i_1__1/O
                         net (fo=1, routed)           0.410     8.141    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/RiseValid
    SLICE_X67Y98         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.266     6.232    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X67Y98         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.133     6.365    
                         clock uncertainty           -0.035     6.330    
    SLICE_X67Y98         FDRE (Setup_fdre_C_D)       -0.218     6.112    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          6.112    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                 -2.029    

Slack (VIOLATED) :        -2.008ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.323ns (32.258%)  route 2.778ns (67.742%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.884ns = ( 6.284 - 2.400 ) 
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.435     4.135    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X79Y143        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.379     4.514 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=256, routed)         1.408     5.921    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/ValidPositionTap[0]
    SLICE_X75Y122        LUT6 (Prop_lut6_I4_O)        0.105     6.026 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_263/O
                         net (fo=1, routed)           0.000     6.026    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_263_n_0
    SLICE_X75Y122        MUXF7 (Prop_muxf7_I1_O)      0.206     6.232 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_114/O
                         net (fo=1, routed)           0.000     6.232    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_114_n_0
    SLICE_X75Y122        MUXF8 (Prop_muxf8_I0_O)      0.085     6.317 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_40/O
                         net (fo=1, routed)           0.884     7.201    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_40_n_0
    SLICE_X73Y141        LUT6 (Prop_lut6_I3_O)        0.264     7.465 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.465    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_16_n_0
    SLICE_X73Y141        MUXF7 (Prop_muxf7_I0_O)      0.199     7.664 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_7/O
                         net (fo=2, routed)           0.000     7.664    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_7_n_0
    SLICE_X73Y141        MUXF8 (Prop_muxf8_I0_O)      0.085     7.749 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg_i_1__1/O
                         net (fo=1, routed)           0.487     8.236    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/RiseValid
    SLICE_X72Y138        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.317     6.284    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X72Y138        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.198     6.482    
                         clock uncertainty           -0.035     6.446    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)       -0.218     6.228    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                 -2.008    

Slack (VIOLATED) :        -1.894ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.323ns (34.041%)  route 2.563ns (65.959%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 6.218 - 2.400 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.440     4.139    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X77Y69         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDRE (Prop_fdre_C_Q)         0.379     4.518 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[6]/Q
                         net (fo=4, routed)           1.425     5.943    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tdata[6]
    SLICE_X72Y89         LUT6 (Prop_lut6_I1_O)        0.105     6.048 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_459/O
                         net (fo=1, routed)           0.000     6.048    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_459_n_0
    SLICE_X72Y89         MUXF7 (Prop_muxf7_I1_O)      0.206     6.254 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_212/O
                         net (fo=1, routed)           0.000     6.254    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_212_n_0
    SLICE_X72Y89         MUXF8 (Prop_muxf8_I0_O)      0.085     6.339 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_89/O
                         net (fo=1, routed)           0.990     7.329    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_89_n_0
    SLICE_X69Y103        LUT6 (Prop_lut6_I5_O)        0.264     7.593 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_28/O
                         net (fo=1, routed)           0.000     7.593    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_28_n_0
    SLICE_X69Y103        MUXF7 (Prop_muxf7_I0_O)      0.199     7.792 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_13/O
                         net (fo=2, routed)           0.000     7.792    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_13_n_0
    SLICE_X69Y103        MUXF8 (Prop_muxf8_I0_O)      0.085     7.877 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg_i_1__0/O
                         net (fo=1, routed)           0.149     8.026    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/RiseValid
    SLICE_X68Y103        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        1.251     6.218    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X68Y103        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.133     6.351    
                         clock uncertainty           -0.035     6.315    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)       -0.183     6.132    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 -1.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.395ns (77.739%)  route 0.113ns (22.261%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.590     1.661    <hidden>
    SLICE_X73Y148        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y148        FDCE (Prop_fdce_C_Q)         0.141     1.802 r  <hidden>
                         net (fo=2, routed)           0.112     1.914    <hidden>
    SLICE_X73Y149        LUT2 (Prop_lut2_I0_O)        0.045     1.959 r  <hidden>
                         net (fo=1, routed)           0.000     1.959    <hidden>
    SLICE_X73Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.114 r  <hidden>
                         net (fo=1, routed)           0.001     2.115    <hidden>
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.169 r  <hidden>
                         net (fo=1, routed)           0.000     2.169    <hidden>
    SLICE_X73Y150        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.941     2.105    <hidden>
    SLICE_X73Y150        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     2.007    
    SLICE_X73Y150        FDCE (Hold_fdce_C_D)         0.105     2.112    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.298ns (69.756%)  route 0.129ns (30.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.598     1.669    <hidden>
    SLICE_X74Y99         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164     1.833 r  <hidden>
                         net (fo=2, routed)           0.129     1.962    <hidden>
    SLICE_X73Y100        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.134     2.096 r  <hidden>
                         net (fo=1, routed)           0.000     2.096    <hidden>
    SLICE_X73Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.862     2.026    <hidden>
    SLICE_X73Y100        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.933    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.100     2.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.293%)  route 0.125ns (28.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.557     1.628    <hidden>
    SLICE_X50Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_fdce_C_Q)         0.164     1.792 r  <hidden>
                         net (fo=2, routed)           0.125     1.917    <hidden>
    SLICE_X52Y139        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.063 r  <hidden>
                         net (fo=1, routed)           0.000     2.063    <hidden>
    SLICE_X52Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.826     1.990    <hidden>
    SLICE_X52Y139        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.892    
    SLICE_X52Y139        FDCE (Hold_fdce_C_D)         0.105     1.997    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.293%)  route 0.125ns (28.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.558     1.629    <hidden>
    SLICE_X50Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDCE (Prop_fdce_C_Q)         0.164     1.793 r  <hidden>
                         net (fo=2, routed)           0.125     1.918    <hidden>
    SLICE_X52Y140        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.064 r  <hidden>
                         net (fo=1, routed)           0.000     2.064    <hidden>
    SLICE_X52Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.826     1.991    <hidden>
    SLICE_X52Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.893    
    SLICE_X52Y140        FDCE (Hold_fdce_C_D)         0.105     1.998    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.256ns (64.298%)  route 0.142ns (35.702%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.666     1.737    <hidden>
    SLICE_X79Y150        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDCE (Prop_fdce_C_Q)         0.141     1.878 r  <hidden>
                         net (fo=1, routed)           0.142     2.021    <hidden>
    SLICE_X78Y148        LUT2 (Prop_lut2_I1_O)        0.045     2.066 r  <hidden>
                         net (fo=1, routed)           0.000     2.066    <hidden>
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.136 r  <hidden>
                         net (fo=1, routed)           0.000     2.136    <hidden>
    SLICE_X78Y148        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.867     2.031    <hidden>
    SLICE_X78Y148        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.933    
    SLICE_X78Y148        FDCE (Hold_fdce_C_D)         0.134     2.067    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.308ns (70.392%)  route 0.130ns (29.608%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.550     1.621    <hidden>
    SLICE_X52Y119        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDCE (Prop_fdce_C_Q)         0.141     1.762 r  <hidden>
                         net (fo=2, routed)           0.130     1.892    <hidden>
    SLICE_X51Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.005 r  <hidden>
                         net (fo=1, routed)           0.000     2.005    <hidden>
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.059 r  <hidden>
                         net (fo=1, routed)           0.000     2.059    <hidden>
    SLICE_X51Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.818     1.982    <hidden>
    SLICE_X51Y120        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.884    
    SLICE_X51Y120        FDCE (Hold_fdce_C_D)         0.105     1.989    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.230ns (49.095%)  route 0.238ns (50.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.558     1.629    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X53Y146        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.128     1.757 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[242]/Q
                         net (fo=4, routed)           0.238     1.995    <hidden>
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.102     2.097 r  <hidden>
                         net (fo=1, routed)           0.000     2.097    <hidden>
    SLICE_X50Y144        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.829     1.993    <hidden>
    SLICE_X50Y144        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.895    
    SLICE_X50Y144        FDCE (Hold_fdce_C_D)         0.131     2.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.405ns (78.168%)  route 0.113ns (21.832%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.590     1.661    <hidden>
    SLICE_X73Y148        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y148        FDCE (Prop_fdce_C_Q)         0.141     1.802 r  <hidden>
                         net (fo=2, routed)           0.112     1.914    <hidden>
    SLICE_X73Y149        LUT2 (Prop_lut2_I0_O)        0.045     1.959 r  <hidden>
                         net (fo=1, routed)           0.000     1.959    <hidden>
    SLICE_X73Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.114 r  <hidden>
                         net (fo=1, routed)           0.001     2.115    <hidden>
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.179 r  <hidden>
                         net (fo=1, routed)           0.000     2.179    <hidden>
    SLICE_X73Y150        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.941     2.105    <hidden>
    SLICE_X73Y150        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     2.007    
    SLICE_X73Y150        FDCE (Hold_fdce_C_D)         0.100     2.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.190ns (49.075%)  route 0.197ns (50.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.645     1.716    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/clk
    SLICE_X65Y150        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y150        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[220]/Q
                         net (fo=4, routed)           0.197     2.055    <hidden>
    SLICE_X66Y148        LUT4 (Prop_lut4_I3_O)        0.049     2.104 r  <hidden>
                         net (fo=1, routed)           0.000     2.104    <hidden>
    SLICE_X66Y148        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.835     1.999    <hidden>
    SLICE_X66Y148        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.901    
    SLICE_X66Y148        FDCE (Hold_fdce_C_D)         0.131     2.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.251ns (56.879%)  route 0.190ns (43.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.549     1.620    <hidden>
    SLICE_X52Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDCE (Prop_fdce_C_Q)         0.141     1.761 r  <hidden>
                         net (fo=2, routed)           0.190     1.951    <hidden>
    SLICE_X51Y120        LUT2 (Prop_lut2_I0_O)        0.045     1.996 r  <hidden>
                         net (fo=1, routed)           0.000     1.996    <hidden>
    SLICE_X51Y120        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.061 r  <hidden>
                         net (fo=1, routed)           0.000     2.061    <hidden>
    SLICE_X51Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=9624, routed)        0.818     1.982    <hidden>
    SLICE_X51Y120        FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.884    
    SLICE_X51Y120        FDCE (Hold_fdce_C_D)         0.105     1.989    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tdc_diff_clock_clk_p
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { tdc_diff_clock_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         2.400       0.808      BUFGCTRL_X0Y18  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X79Y153   <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X79Y153   <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X79Y153   <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X79Y153   <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X76Y158   <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X77Y158   <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X77Y158   <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X77Y158   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         2.400       1.400      SLICE_X72Y138   design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y77    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y77    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X76Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X78Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X78Y79    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  aclk

Setup :          123  Failing Endpoints,  Worst Slack       -1.092ns,  Total Violation      -36.898ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.549ns,  Total Violation       -0.759ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.092ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.615ns  (logic 5.573ns (40.934%)  route 8.042ns (59.066%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.967     8.081    <hidden>
    SLICE_X12Y152        LUT3 (Prop_lut3_I1_O)        0.105     8.186 r  <hidden>
                         net (fo=1, routed)           0.666     8.852    <hidden>
    SLICE_X12Y151        LUT5 (Prop_lut5_I4_O)        0.105     8.957 r  <hidden>
                         net (fo=2, routed)           0.786     9.743    <hidden>
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.105     9.848 r  <hidden>
                         net (fo=4, routed)           0.733    10.581    <hidden>
    SLICE_X15Y151        LUT6 (Prop_lut6_I0_O)        0.105    10.686 r  <hidden>
                         net (fo=4, routed)           0.363    11.049    <hidden>
    SLICE_X14Y149        LUT5 (Prop_lut5_I4_O)        0.105    11.154 r  <hidden>
                         net (fo=1, routed)           0.000    11.154    <hidden>
    SLICE_X14Y149        MUXF7 (Prop_muxf7_I1_O)      0.206    11.360 r  <hidden>
                         net (fo=1, routed)           0.907    12.267    <hidden>
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.242    12.509 r  <hidden>
                         net (fo=1, routed)           0.000    12.509    <hidden>
    SLICE_X14Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X14Y150        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.081    11.342    
    SLICE_X14Y150        FDRE (Setup_fdre_C_D)        0.074    11.416    <hidden>
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                 -1.092    

Slack (VIOLATED) :        -0.966ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.445ns  (logic 5.559ns (41.345%)  route 7.886ns (58.655%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 11.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.751     7.864    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     7.969 r  <hidden>
                         net (fo=3, routed)           0.671     8.640    <hidden>
    SLICE_X15Y152        LUT4 (Prop_lut4_I0_O)        0.105     8.745 r  <hidden>
                         net (fo=4, routed)           0.750     9.495    <hidden>
    SLICE_X14Y152        LUT6 (Prop_lut6_I1_O)        0.105     9.600 r  <hidden>
                         net (fo=4, routed)           0.785    10.385    <hidden>
    SLICE_X20Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.490 r  <hidden>
                         net (fo=4, routed)           0.496    10.986    <hidden>
    SLICE_X24Y152        LUT5 (Prop_lut5_I4_O)        0.105    11.091 r  <hidden>
                         net (fo=1, routed)           0.000    11.091    <hidden>
    SLICE_X24Y152        MUXF7 (Prop_muxf7_I1_O)      0.182    11.273 r  <hidden>
                         net (fo=1, routed)           0.814    12.087    <hidden>
    SLICE_X20Y153        LUT6 (Prop_lut6_I1_O)        0.252    12.339 r  <hidden>
                         net (fo=1, routed)           0.000    12.339    <hidden>
    SLICE_X20Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.416    11.416    <hidden>
    SLICE_X20Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.422    
                         clock uncertainty           -0.081    11.341    
    SLICE_X20Y153        FDRE (Setup_fdre_C_D)        0.032    11.373    <hidden>
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                 -0.966    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 5.335ns (39.996%)  route 8.004ns (60.004%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.751     7.864    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     7.969 r  <hidden>
                         net (fo=3, routed)           0.558     8.527    <hidden>
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.105     8.632 r  <hidden>
                         net (fo=1, routed)           0.583     9.216    <hidden>
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.105     9.321 r  <hidden>
                         net (fo=4, routed)           0.659     9.980    <hidden>
    SLICE_X18Y153        LUT4 (Prop_lut4_I0_O)        0.105    10.085 r  <hidden>
                         net (fo=4, routed)           0.617    10.702    <hidden>
    SLICE_X19Y153        LUT6 (Prop_lut6_I0_O)        0.105    10.807 r  <hidden>
                         net (fo=4, routed)           0.882    11.688    <hidden>
    SLICE_X16Y153        LUT6 (Prop_lut6_I1_O)        0.105    11.793 r  <hidden>
                         net (fo=1, routed)           0.335    12.128    <hidden>
    SLICE_X15Y153        LUT6 (Prop_lut6_I3_O)        0.105    12.233 r  <hidden>
                         net (fo=1, routed)           0.000    12.233    <hidden>
    SLICE_X15Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X15Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.081    11.342    
    SLICE_X15Y153        FDRE (Setup_fdre_C_D)        0.032    11.374    <hidden>
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.332ns  (logic 5.335ns (40.016%)  route 7.997ns (59.984%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.751     7.864    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     7.969 r  <hidden>
                         net (fo=3, routed)           0.558     8.527    <hidden>
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.105     8.632 r  <hidden>
                         net (fo=1, routed)           0.583     9.216    <hidden>
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.105     9.321 r  <hidden>
                         net (fo=4, routed)           0.720    10.041    <hidden>
    SLICE_X15Y153        LUT6 (Prop_lut6_I3_O)        0.105    10.146 r  <hidden>
                         net (fo=4, routed)           0.694    10.839    <hidden>
    SLICE_X12Y154        LUT6 (Prop_lut6_I1_O)        0.105    10.944 r  <hidden>
                         net (fo=4, routed)           0.615    11.559    <hidden>
    SLICE_X13Y154        LUT6 (Prop_lut6_I1_O)        0.105    11.664 r  <hidden>
                         net (fo=1, routed)           0.457    12.121    <hidden>
    SLICE_X13Y155        LUT6 (Prop_lut6_I3_O)        0.105    12.226 r  <hidden>
                         net (fo=1, routed)           0.000    12.226    <hidden>
    SLICE_X13Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X13Y155        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.081    11.342    
    SLICE_X13Y155        FDRE (Setup_fdre_C_D)        0.033    11.375    <hidden>
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                 -0.851    

Slack (VIOLATED) :        -0.821ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.343ns  (logic 5.335ns (39.984%)  route 8.008ns (60.016%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.751     7.864    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     7.969 r  <hidden>
                         net (fo=3, routed)           0.558     8.527    <hidden>
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.105     8.632 r  <hidden>
                         net (fo=1, routed)           0.583     9.216    <hidden>
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.105     9.321 r  <hidden>
                         net (fo=4, routed)           0.720    10.041    <hidden>
    SLICE_X15Y153        LUT6 (Prop_lut6_I3_O)        0.105    10.146 r  <hidden>
                         net (fo=4, routed)           0.588    10.734    <hidden>
    SLICE_X12Y148        LUT6 (Prop_lut6_I3_O)        0.105    10.839 r  <hidden>
                         net (fo=4, routed)           0.803    11.642    <hidden>
    SLICE_X13Y154        LUT5 (Prop_lut5_I4_O)        0.105    11.747 r  <hidden>
                         net (fo=1, routed)           0.385    12.132    <hidden>
    SLICE_X14Y154        LUT6 (Prop_lut6_I3_O)        0.105    12.237 r  <hidden>
                         net (fo=1, routed)           0.000    12.237    <hidden>
    SLICE_X14Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X14Y154        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.081    11.342    
    SLICE_X14Y154        FDRE (Setup_fdre_C_D)        0.074    11.416    <hidden>
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 -0.821    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 5.230ns (39.611%)  route 7.973ns (60.389%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.751     7.864    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     7.969 r  <hidden>
                         net (fo=3, routed)           0.671     8.640    <hidden>
    SLICE_X15Y152        LUT4 (Prop_lut4_I0_O)        0.105     8.745 r  <hidden>
                         net (fo=4, routed)           0.750     9.495    <hidden>
    SLICE_X14Y152        LUT6 (Prop_lut6_I1_O)        0.105     9.600 r  <hidden>
                         net (fo=4, routed)           0.704    10.304    <hidden>
    SLICE_X13Y146        LUT6 (Prop_lut6_I2_O)        0.105    10.409 r  <hidden>
                         net (fo=4, routed)           1.029    11.438    <hidden>
    SLICE_X13Y146        LUT5 (Prop_lut5_I4_O)        0.105    11.543 r  <hidden>
                         net (fo=1, routed)           0.449    11.992    <hidden>
    SLICE_X11Y145        LUT6 (Prop_lut6_I3_O)        0.105    12.097 r  <hidden>
                         net (fo=1, routed)           0.000    12.097    <hidden>
    SLICE_X11Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.262    11.262    <hidden>
    SLICE_X11Y145        FDRE                                         r  <hidden>
                         clock pessimism              0.065    11.327    
                         clock uncertainty           -0.081    11.247    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.033    11.280    <hidden>
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 5.544ns (42.149%)  route 7.609ns (57.851%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.872     7.986    <hidden>
    SLICE_X14Y148        LUT3 (Prop_lut3_I0_O)        0.105     8.090 r  <hidden>
                         net (fo=1, routed)           0.652     8.742    <hidden>
    SLICE_X14Y148        LUT4 (Prop_lut4_I3_O)        0.105     8.847 r  <hidden>
                         net (fo=3, routed)           0.726     9.573    <hidden>
    SLICE_X12Y149        LUT6 (Prop_lut6_I3_O)        0.105     9.678 r  <hidden>
                         net (fo=2, routed)           0.754    10.432    <hidden>
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.105    10.537 r  <hidden>
                         net (fo=4, routed)           0.645    11.182    <hidden>
    SLICE_X14Y149        LUT5 (Prop_lut5_I4_O)        0.105    11.287 r  <hidden>
                         net (fo=1, routed)           0.000    11.287    <hidden>
    SLICE_X14Y149        MUXF7 (Prop_muxf7_I1_O)      0.178    11.465 r  <hidden>
                         net (fo=1, routed)           0.341    11.806    <hidden>
    SLICE_X13Y148        LUT6 (Prop_lut6_I2_O)        0.241    12.047 r  <hidden>
                         net (fo=1, routed)           0.000    12.047    <hidden>
    SLICE_X13Y148        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.262    11.262    <hidden>
    SLICE_X13Y148        FDRE                                         r  <hidden>
                         clock pessimism              0.065    11.327    
                         clock uncertainty           -0.081    11.247    
    SLICE_X13Y148        FDRE (Setup_fdre_C_D)        0.032    11.279    <hidden>
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 -0.768    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.239ns  (logic 5.230ns (39.504%)  route 8.009ns (60.496%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 11.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.751     7.864    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     7.969 r  <hidden>
                         net (fo=3, routed)           0.671     8.640    <hidden>
    SLICE_X15Y152        LUT4 (Prop_lut4_I0_O)        0.105     8.745 r  <hidden>
                         net (fo=4, routed)           0.888     9.633    <hidden>
    SLICE_X12Y148        LUT6 (Prop_lut6_I5_O)        0.105     9.738 r  <hidden>
                         net (fo=4, routed)           0.841    10.579    <hidden>
    SLICE_X18Y152        LUT6 (Prop_lut6_I0_O)        0.105    10.684 r  <hidden>
                         net (fo=4, routed)           0.655    11.339    <hidden>
    SLICE_X20Y152        LUT5 (Prop_lut5_I4_O)        0.105    11.444 r  <hidden>
                         net (fo=1, routed)           0.584    12.028    <hidden>
    SLICE_X16Y152        LUT6 (Prop_lut6_I3_O)        0.105    12.133 r  <hidden>
                         net (fo=1, routed)           0.000    12.133    <hidden>
    SLICE_X16Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417    11.417    <hidden>
    SLICE_X16Y152        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.423    
                         clock uncertainty           -0.081    11.342    
    SLICE_X16Y152        FDRE (Setup_fdre_C_D)        0.032    11.374    <hidden>
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.235ns  (logic 5.335ns (40.309%)  route 7.900ns (59.691%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 11.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.751     7.864    <hidden>
    SLICE_X13Y151        LUT3 (Prop_lut3_I0_O)        0.105     7.969 r  <hidden>
                         net (fo=3, routed)           0.558     8.527    <hidden>
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.105     8.632 r  <hidden>
                         net (fo=1, routed)           0.583     9.216    <hidden>
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.105     9.321 r  <hidden>
                         net (fo=4, routed)           0.659     9.980    <hidden>
    SLICE_X18Y153        LUT4 (Prop_lut4_I0_O)        0.105    10.085 r  <hidden>
                         net (fo=4, routed)           0.818    10.903    <hidden>
    SLICE_X20Y155        LUT6 (Prop_lut6_I3_O)        0.105    11.008 r  <hidden>
                         net (fo=4, routed)           0.469    11.477    <hidden>
    SLICE_X25Y155        LUT6 (Prop_lut6_I1_O)        0.105    11.582 r  <hidden>
                         net (fo=1, routed)           0.443    12.024    <hidden>
    SLICE_X21Y155        LUT6 (Prop_lut6_I1_O)        0.105    12.129 r  <hidden>
                         net (fo=1, routed)           0.000    12.129    <hidden>
    SLICE_X21Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.416    11.416    <hidden>
    SLICE_X21Y155        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.422    
                         clock uncertainty           -0.081    11.341    
    SLICE_X21Y155        FDRE (Setup_fdre_C_D)        0.032    11.373    <hidden>
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.750ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 5.559ns (42.020%)  route 7.670ns (57.980%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 11.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.106ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359    -1.106    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.379    -0.727 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          2.119     1.392    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.105     1.497 r  <hidden>
                         net (fo=27, routed)          0.803     2.300    <hidden>
    SLICE_X17Y152        LUT5 (Prop_lut5_I1_O)        0.105     2.405 r  <hidden>
                         net (fo=1, routed)           0.000     2.405    <hidden>
    SLICE_X17Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.862 r  <hidden>
                         net (fo=1, routed)           0.000     2.862    <hidden>
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.042 r  <hidden>
                         net (fo=2, routed)           0.697     3.739    <hidden>
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.374     7.113 f  <hidden>
                         net (fo=43, routed)          0.743     7.856    <hidden>
    SLICE_X13Y149        LUT3 (Prop_lut3_I0_O)        0.105     7.961 r  <hidden>
                         net (fo=3, routed)           0.629     8.590    <hidden>
    SLICE_X12Y151        LUT4 (Prop_lut4_I3_O)        0.105     8.695 r  <hidden>
                         net (fo=4, routed)           0.876     9.571    <hidden>
    SLICE_X15Y150        LUT6 (Prop_lut6_I0_O)        0.105     9.676 r  <hidden>
                         net (fo=4, routed)           0.737    10.414    <hidden>
    SLICE_X18Y150        LUT6 (Prop_lut6_I0_O)        0.105    10.519 r  <hidden>
                         net (fo=4, routed)           0.481    11.000    <hidden>
    SLICE_X20Y150        LUT5 (Prop_lut5_I4_O)        0.105    11.105 r  <hidden>
                         net (fo=1, routed)           0.000    11.105    <hidden>
    SLICE_X20Y150        MUXF7 (Prop_muxf7_I1_O)      0.182    11.287 r  <hidden>
                         net (fo=1, routed)           0.584    11.871    <hidden>
    SLICE_X20Y153        LUT6 (Prop_lut6_I3_O)        0.252    12.123 r  <hidden>
                         net (fo=1, routed)           0.000    12.123    <hidden>
    SLICE_X20Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.416    11.416    <hidden>
    SLICE_X20Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.006    11.422    
                         clock uncertainty           -0.081    11.341    
    SLICE_X20Y153        FDRE (Setup_fdre_C_D)        0.032    11.373    <hidden>
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                 -0.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.549ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.388ns (15.328%)  route 2.143ns (84.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.268    -1.507    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.304    -1.203 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         1.812     0.609    <hidden>
    SLICE_X32Y126        LUT4 (Prop_lut4_I0_O)        0.084     0.693 r  <hidden>
                         net (fo=1, routed)           0.331     1.025    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.345     1.345    <hidden>
    SLICE_X36Y125        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.345    
                         clock uncertainty            0.081     1.426    
    SLICE_X36Y125        FDRE (Hold_fdre_C_D)         0.148     1.574    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.390ns (14.129%)  route 2.370ns (85.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.268    -1.507    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.304    -1.203 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         2.035     0.833    <hidden>
    SLICE_X29Y134        LUT4 (Prop_lut4_I3_O)        0.086     0.919 r  <hidden>
                         net (fo=1, routed)           0.335     1.253    <hidden>
    SLICE_X33Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.359     1.359    <hidden>
    SLICE_X33Y135        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.359    
                         clock uncertainty            0.081     1.440    
    SLICE_X33Y135        FDRE (Hold_fdre_C_D)         0.023     1.463    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.640ns (18.777%)  route 2.768ns (81.223%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.257    -1.517    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X28Y142        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y142        FDRE (Prop_fdre_C_Q)         0.304    -1.213 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           1.098    -0.116    <hidden>
    SLICE_X12Y150        LUT3 (Prop_lut3_I2_O)        0.084    -0.032 r  <hidden>
                         net (fo=3, routed)           0.488     0.456    <hidden>
    SLICE_X12Y148        LUT3 (Prop_lut3_I2_O)        0.084     0.540 r  <hidden>
                         net (fo=4, routed)           0.781     1.322    <hidden>
    SLICE_X16Y153        LUT5 (Prop_lut5_I0_O)        0.084     1.406 r  <hidden>
                         net (fo=4, routed)           0.401     1.807    <hidden>
    SLICE_X18Y155        LUT6 (Prop_lut6_I3_O)        0.084     1.891 r  <hidden>
                         net (fo=4, routed)           0.000     1.891    <hidden>
    SLICE_X18Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.535     1.535    <hidden>
    SLICE_X18Y155        FDRE                                         r  <hidden>
                         clock pessimism             -0.006     1.529    
                         clock uncertainty            0.081     1.610    
    SLICE_X18Y155        FDRE (Hold_fdre_C_D)         0.223     1.833    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.472ns (14.029%)  route 2.892ns (85.971%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.251    -1.523    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.304    -1.219 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          1.796     0.577    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.084     0.661 r  <hidden>
                         net (fo=27, routed)          0.526     1.187    <hidden>
    SLICE_X18Y151        LUT5 (Prop_lut5_I3_O)        0.084     1.271 r  <hidden>
                         net (fo=1, routed)           0.570     1.841    <hidden>
    SLICE_X24Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.533     1.533    <hidden>
    SLICE_X24Y151        FDRE                                         r  <hidden>
                         clock pessimism             -0.006     1.527    
                         clock uncertainty            0.081     1.608    
    SLICE_X24Y151        FDRE (Hold_fdre_C_D)         0.164     1.772    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.472ns (13.992%)  route 2.901ns (86.008%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.251    -1.523    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y133        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.304    -1.219 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          1.796     0.577    <hidden>
    SLICE_X19Y153        LUT5 (Prop_lut5_I1_O)        0.084     0.661 r  <hidden>
                         net (fo=27, routed)          0.460     1.121    <hidden>
    SLICE_X14Y154        LUT5 (Prop_lut5_I3_O)        0.084     1.205 r  <hidden>
                         net (fo=1, routed)           0.645     1.850    <hidden>
    SLICE_X24Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.533     1.533    <hidden>
    SLICE_X24Y151        FDRE                                         r  <hidden>
                         clock pessimism             -0.006     1.527    
                         clock uncertainty            0.081     1.608    
    SLICE_X24Y151        FDRE (Hold_fdre_C_D)         0.160     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.434ns (13.227%)  route 2.847ns (86.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.266    -1.509    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X30Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.347    -1.162 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/Q
                         net (fo=6, routed)           2.847     1.685    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wdata[16]
    SLICE_X15Y146        LUT2 (Prop_lut2_I1_O)        0.087     1.772 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[144]_INST_0/O
                         net (fo=1, routed)           0.000     1.772    <hidden>
    SLICE_X15Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.372     1.372    <hidden>
    SLICE_X15Y146        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.372    
                         clock uncertainty            0.081     1.453    
    SLICE_X15Y146        FDRE (Hold_fdre_C_D)         0.237     1.690    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.304ns (8.983%)  route 3.080ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.260    -1.515    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X47Y83         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.304    -1.211 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[17]/Q
                         net (fo=4, routed)           3.080     1.869    <hidden>
    SLICE_X17Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.535     1.535    <hidden>
    SLICE_X17Y152        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.535    
                         clock uncertainty            0.081     1.616    
    SLICE_X17Y152        FDRE (Hold_fdre_C_D)         0.162     1.778    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.683ns (19.829%)  route 2.761ns (80.171%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.262    -1.512    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X12Y142        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDRE (Prop_fdre_C_Q)         0.347    -1.165 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           1.077    -0.088    <hidden>
    SLICE_X10Y150        LUT3 (Prop_lut3_I2_O)        0.084    -0.004 r  <hidden>
                         net (fo=2, routed)           0.349     0.344    <hidden>
    SLICE_X10Y150        LUT3 (Prop_lut3_I2_O)        0.084     0.428 r  <hidden>
                         net (fo=4, routed)           0.733     1.161    <hidden>
    SLICE_X15Y153        LUT6 (Prop_lut6_I4_O)        0.084     1.245 r  <hidden>
                         net (fo=4, routed)           0.603     1.848    <hidden>
    SLICE_X18Y155        LUT6 (Prop_lut6_I5_O)        0.084     1.932 r  <hidden>
                         net (fo=4, routed)           0.000     1.932    <hidden>
    SLICE_X18Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.535     1.535    <hidden>
    SLICE_X18Y155        FDRE                                         r  <hidden>
                         clock pessimism             -0.006     1.529    
                         clock uncertainty            0.081     1.610    
    SLICE_X18Y155        FDRE (Hold_fdre_C_D)         0.220     1.830    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.388ns (11.838%)  route 2.890ns (88.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.274    -1.501    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.304    -1.197 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=6, routed)           2.890     1.693    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wdata[11]
    SLICE_X29Y144        LUT2 (Prop_lut2_I1_O)        0.084     1.777 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[139]_INST_0/O
                         net (fo=1, routed)           0.000     1.777    <hidden>
    SLICE_X29Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.368     1.368    <hidden>
    SLICE_X29Y144        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.368    
                         clock uncertainty            0.081     1.449    
    SLICE_X29Y144        FDRE (Hold_fdre_C_D)         0.222     1.671    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.319ns (10.238%)  route 2.797ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        2.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.259    -1.516    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X34Y76         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.319    -1.197 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[6]/Q
                         net (fo=12, routed)          2.797     1.600    <hidden>
    SLICE_X9Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.361     1.361    <hidden>
    SLICE_X9Y117         FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.361    
                         clock uncertainty            0.081     1.442    
    SLICE_X9Y117         FDRE (Hold_fdre_C_D)         0.046     1.488    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk

Setup :          529  Failing Endpoints,  Worst Slack       -4.731ns,  Total Violation    -1507.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.731ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        7.177ns  (logic 1.160ns (16.162%)  route 6.017ns (83.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        2.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 51.643 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.096ns = ( 48.904 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.370    48.904    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X41Y79         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    49.283 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/Q
                         net (fo=5, routed)           4.810    54.094    <hidden>
    SLICE_X41Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    54.512 r  <hidden>
                         net (fo=1, routed)           0.000    54.512    <hidden>
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.610 r  <hidden>
                         net (fo=1, routed)           0.000    54.610    <hidden>
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    54.875 r  <hidden>
                         net (fo=1, routed)           1.207    56.082    <hidden>
    SLICE_X37Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.243    51.643    <hidden>
    SLICE_X37Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.643    
                         clock uncertainty           -0.081    51.563    
    SLICE_X37Y121        FDRE (Setup_fdre_C_D)       -0.212    51.351    <hidden>
  -------------------------------------------------------------------
                         required time                         51.351    
                         arrival time                         -56.082    
  -------------------------------------------------------------------
                         slack                                 -4.731    

Slack (VIOLATED) :        -4.619ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        7.106ns  (logic 0.755ns (10.625%)  route 6.351ns (89.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 51.641 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.103ns = ( 48.897 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.363    48.897    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.379    49.276 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/Q
                         net (fo=4, routed)           5.698    54.975    <hidden>
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.376    55.351 r  <hidden>
                         net (fo=2, routed)           0.652    56.003    <hidden>
    SLICE_X51Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.241    51.641    <hidden>
    SLICE_X51Y114        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.641    
                         clock uncertainty           -0.081    51.561    
    SLICE_X51Y114        FDRE (Setup_fdre_C_D)       -0.176    51.385    <hidden>
  -------------------------------------------------------------------
                         required time                         51.385    
                         arrival time                         -56.003    
  -------------------------------------------------------------------
                         slack                                 -4.619    

Slack (VIOLATED) :        -4.544ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        6.980ns  (logic 1.095ns (15.688%)  route 5.885ns (84.312%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 51.642 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.096ns = ( 48.904 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.370    48.904    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X41Y79         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    49.283 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/Q
                         net (fo=5, routed)           4.810    54.094    <hidden>
    SLICE_X41Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    54.512 r  <hidden>
                         net (fo=1, routed)           0.000    54.512    <hidden>
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.610 r  <hidden>
                         net (fo=1, routed)           0.000    54.610    <hidden>
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    54.810 r  <hidden>
                         net (fo=1, routed)           1.075    55.884    <hidden>
    SLICE_X44Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.242    51.642    <hidden>
    SLICE_X44Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.642    
                         clock uncertainty           -0.081    51.562    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)       -0.221    51.341    <hidden>
  -------------------------------------------------------------------
                         required time                         51.341    
                         arrival time                         -55.884    
  -------------------------------------------------------------------
                         slack                                 -4.544    

Slack (VIOLATED) :        -4.405ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        6.877ns  (logic 1.062ns (15.444%)  route 5.815ns (84.556%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        2.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 51.643 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.096ns = ( 48.904 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.370    48.904    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X41Y79         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    49.283 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/Q
                         net (fo=5, routed)           4.810    54.094    <hidden>
    SLICE_X41Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    54.512 r  <hidden>
                         net (fo=1, routed)           0.000    54.512    <hidden>
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    54.777 r  <hidden>
                         net (fo=1, routed)           1.004    55.781    <hidden>
    SLICE_X43Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.243    51.643    <hidden>
    SLICE_X43Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.643    
                         clock uncertainty           -0.081    51.563    
    SLICE_X43Y119        FDRE (Setup_fdre_C_D)       -0.187    51.376    <hidden>
  -------------------------------------------------------------------
                         required time                         51.376    
                         arrival time                         -55.781    
  -------------------------------------------------------------------
                         slack                                 -4.405    

Slack (VIOLATED) :        -4.377ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        6.811ns  (logic 0.997ns (14.637%)  route 5.814ns (85.363%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 51.642 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.096ns = ( 48.904 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.370    48.904    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X41Y79         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    49.283 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/Q
                         net (fo=5, routed)           4.810    54.094    <hidden>
    SLICE_X41Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    54.512 r  <hidden>
                         net (fo=1, routed)           0.000    54.512    <hidden>
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    54.712 r  <hidden>
                         net (fo=1, routed)           1.004    55.716    <hidden>
    SLICE_X44Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.242    51.642    <hidden>
    SLICE_X44Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.642    
                         clock uncertainty           -0.081    51.562    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)       -0.223    51.339    <hidden>
  -------------------------------------------------------------------
                         required time                         51.339    
                         arrival time                         -55.716    
  -------------------------------------------------------------------
                         slack                                 -4.377    

Slack (VIOLATED) :        -4.341ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        7.063ns  (logic 1.365ns (19.325%)  route 5.698ns (80.675%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 51.641 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.103ns = ( 48.897 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.363    48.897    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.379    49.276 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/Q
                         net (fo=4, routed)           5.698    54.975    <hidden>
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    55.304 r  <hidden>
                         net (fo=1, routed)           0.000    55.304    <hidden>
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.402 r  <hidden>
                         net (fo=1, routed)           0.000    55.402    <hidden>
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.500 r  <hidden>
                         net (fo=1, routed)           0.000    55.500    <hidden>
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.598 r  <hidden>
                         net (fo=1, routed)           0.000    55.598    <hidden>
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.696 r  <hidden>
                         net (fo=1, routed)           0.000    55.696    <hidden>
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    55.961 r  <hidden>
                         net (fo=1, routed)           0.000    55.961    <hidden>
    SLICE_X41Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.241    51.641    <hidden>
    SLICE_X41Y122        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.641    
                         clock uncertainty           -0.081    51.561    
    SLICE_X41Y122        FDRE (Setup_fdre_C_D)        0.059    51.620    <hidden>
  -------------------------------------------------------------------
                         required time                         51.620    
                         arrival time                         -55.961    
  -------------------------------------------------------------------
                         slack                                 -4.341    

Slack (VIOLATED) :        -4.336ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        7.058ns  (logic 1.360ns (19.268%)  route 5.698ns (80.732%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 51.641 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.103ns = ( 48.897 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.363    48.897    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.379    49.276 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/Q
                         net (fo=4, routed)           5.698    54.975    <hidden>
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    55.304 r  <hidden>
                         net (fo=1, routed)           0.000    55.304    <hidden>
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.402 r  <hidden>
                         net (fo=1, routed)           0.000    55.402    <hidden>
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.500 r  <hidden>
                         net (fo=1, routed)           0.000    55.500    <hidden>
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.598 r  <hidden>
                         net (fo=1, routed)           0.000    55.598    <hidden>
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.696 r  <hidden>
                         net (fo=1, routed)           0.000    55.696    <hidden>
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    55.956 r  <hidden>
                         net (fo=1, routed)           0.000    55.956    <hidden>
    SLICE_X41Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.241    51.641    <hidden>
    SLICE_X41Y122        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.641    
                         clock uncertainty           -0.081    51.561    
    SLICE_X41Y122        FDRE (Setup_fdre_C_D)        0.059    51.620    <hidden>
  -------------------------------------------------------------------
                         required time                         51.620    
                         arrival time                         -55.956    
  -------------------------------------------------------------------
                         slack                                 -4.336    

Slack (VIOLATED) :        -4.329ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        6.770ns  (logic 0.977ns (14.432%)  route 5.793ns (85.568%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 51.642 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.096ns = ( 48.904 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.370    48.904    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X41Y79         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    49.283 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/Q
                         net (fo=5, routed)           4.810    54.094    <hidden>
    SLICE_X41Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    54.512 r  <hidden>
                         net (fo=1, routed)           0.000    54.512    <hidden>
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    54.692 r  <hidden>
                         net (fo=2, routed)           0.983    55.674    <hidden>
    SLICE_X44Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.242    51.642    <hidden>
    SLICE_X44Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.642    
                         clock uncertainty           -0.081    51.562    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)       -0.216    51.346    <hidden>
  -------------------------------------------------------------------
                         required time                         51.346    
                         arrival time                         -55.674    
  -------------------------------------------------------------------
                         slack                                 -4.329    

Slack (VIOLATED) :        -4.276ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        6.998ns  (logic 1.300ns (18.575%)  route 5.698ns (81.425%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 51.641 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.103ns = ( 48.897 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.363    48.897    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.379    49.276 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/Q
                         net (fo=4, routed)           5.698    54.975    <hidden>
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    55.304 r  <hidden>
                         net (fo=1, routed)           0.000    55.304    <hidden>
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.402 r  <hidden>
                         net (fo=1, routed)           0.000    55.402    <hidden>
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.500 r  <hidden>
                         net (fo=1, routed)           0.000    55.500    <hidden>
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.598 r  <hidden>
                         net (fo=1, routed)           0.000    55.598    <hidden>
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.696 r  <hidden>
                         net (fo=1, routed)           0.000    55.696    <hidden>
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    55.896 r  <hidden>
                         net (fo=1, routed)           0.000    55.896    <hidden>
    SLICE_X41Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.241    51.641    <hidden>
    SLICE_X41Y122        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.641    
                         clock uncertainty           -0.081    51.561    
    SLICE_X41Y122        FDRE (Setup_fdre_C_D)        0.059    51.620    <hidden>
  -------------------------------------------------------------------
                         required time                         51.620    
                         arrival time                         -55.896    
  -------------------------------------------------------------------
                         slack                                 -4.276    

Slack (VIOLATED) :        -4.257ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk rise@50.400ns - clk_out1_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        6.979ns  (logic 1.281ns (18.354%)  route 5.698ns (81.646%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 51.641 - 50.400 ) 
    Source Clock Delay      (SCD):    -1.103ns = ( 48.897 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E12                                               0.000    50.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889    50.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    51.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    46.013 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    47.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    47.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.363    48.897    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.379    49.276 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/Q
                         net (fo=4, routed)           5.698    54.975    <hidden>
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    55.304 r  <hidden>
                         net (fo=1, routed)           0.000    55.304    <hidden>
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.402 r  <hidden>
                         net (fo=1, routed)           0.000    55.402    <hidden>
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.500 r  <hidden>
                         net (fo=1, routed)           0.000    55.500    <hidden>
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.598 r  <hidden>
                         net (fo=1, routed)           0.000    55.598    <hidden>
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.696 r  <hidden>
                         net (fo=1, routed)           0.000    55.696    <hidden>
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    55.877 r  <hidden>
                         net (fo=1, routed)           0.000    55.877    <hidden>
    SLICE_X41Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.400    50.400 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.400 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.241    51.641    <hidden>
    SLICE_X41Y122        FDRE                                         r  <hidden>
                         clock pessimism              0.000    51.641    
                         clock uncertainty           -0.081    51.561    
    SLICE_X41Y122        FDRE (Setup_fdre_C_D)        0.059    51.620    <hidden>
  -------------------------------------------------------------------
                         required time                         51.620    
                         arrival time                         -55.877    
  -------------------------------------------------------------------
                         slack                                 -4.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.388ns (12.890%)  route 2.622ns (87.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X57Y80         FDSE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.304    -1.218 f  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=12, routed)          1.647     0.429    <hidden>
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.084     0.513 r  <hidden>
                         net (fo=99, routed)          0.975     1.488    <hidden>
    SLICE_X56Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.353     1.353    <hidden>
    SLICE_X56Y101        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.353    
                         clock uncertainty            0.081     1.434    
    SLICE_X56Y101        FDRE (Hold_fdre_C_CE)        0.000     1.434    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.304ns (9.388%)  route 2.934ns (90.612%))
  Logic Levels:           0  
  Clock Path Skew:        2.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.304    -1.218 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/Q
                         net (fo=5, routed)           2.934     1.716    <hidden>
    SLICE_X41Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.363     1.363    <hidden>
    SLICE_X41Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.363    
                         clock uncertainty            0.081     1.444    
    SLICE_X41Y105        FDRE (Hold_fdre_C_D)         0.148     1.592    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.279ns (8.734%)  route 2.916ns (91.266%))
  Logic Levels:           0  
  Clock Path Skew:        2.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.279    -1.243 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/Q
                         net (fo=5, routed)           2.916     1.673    <hidden>
    SLICE_X42Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.354     1.354    <hidden>
    SLICE_X42Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.354    
                         clock uncertainty            0.081     1.435    
    SLICE_X42Y115        FDRE (Hold_fdre_C_D)         0.095     1.530    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.279ns (8.743%)  route 2.912ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        2.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.279    -1.243 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/Q
                         net (fo=5, routed)           2.912     1.670    <hidden>
    SLICE_X42Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.354     1.354    <hidden>
    SLICE_X42Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.354    
                         clock uncertainty            0.081     1.435    
    SLICE_X42Y115        FDRE (Hold_fdre_C_D)         0.083     1.518    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.388ns (12.515%)  route 2.712ns (87.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X57Y80         FDSE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.304    -1.218 f  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=12, routed)          1.647     0.429    <hidden>
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.084     0.513 r  <hidden>
                         net (fo=99, routed)          1.065     1.578    <hidden>
    SLICE_X37Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.349     1.349    <hidden>
    SLICE_X37Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.349    
                         clock uncertainty            0.081     1.430    
    SLICE_X37Y121        FDRE (Hold_fdre_C_CE)       -0.040     1.390    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.388ns (12.515%)  route 2.712ns (87.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X57Y80         FDSE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.304    -1.218 f  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=12, routed)          1.647     0.429    <hidden>
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.084     0.513 r  <hidden>
                         net (fo=99, routed)          1.065     1.578    <hidden>
    SLICE_X37Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.349     1.349    <hidden>
    SLICE_X37Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.349    
                         clock uncertainty            0.081     1.430    
    SLICE_X37Y121        FDRE (Hold_fdre_C_CE)       -0.040     1.390    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.304ns (9.077%)  route 3.045ns (90.923%))
  Logic Levels:           0  
  Clock Path Skew:        2.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y82         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.304    -1.218 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/Q
                         net (fo=5, routed)           3.045     1.828    <hidden>
    SLICE_X42Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.353     1.353    <hidden>
    SLICE_X42Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.353    
                         clock uncertainty            0.081     1.434    
    SLICE_X42Y116        FDRE (Hold_fdre_C_D)         0.204     1.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.388ns (12.487%)  route 2.719ns (87.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X57Y80         FDSE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.304    -1.218 f  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=12, routed)          1.647     0.429    <hidden>
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.084     0.513 r  <hidden>
                         net (fo=99, routed)          1.072     1.585    <hidden>
    SLICE_X52Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.352     1.352    <hidden>
    SLICE_X52Y102        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.352    
                         clock uncertainty            0.081     1.433    
    SLICE_X52Y102        FDRE (Hold_fdre_C_CE)       -0.040     1.393    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.388ns (12.493%)  route 2.718ns (87.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X57Y80         FDSE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.304    -1.218 f  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=12, routed)          1.647     0.429    <hidden>
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.084     0.513 r  <hidden>
                         net (fo=99, routed)          1.071     1.584    <hidden>
    SLICE_X41Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.348     1.348    <hidden>
    SLICE_X41Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.348    
                         clock uncertainty            0.081     1.429    
    SLICE_X41Y121        FDRE (Hold_fdre_C_CE)       -0.040     1.389    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.388ns (12.493%)  route 2.718ns (87.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    -1.522    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X57Y80         FDSE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.304    -1.218 f  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=12, routed)          1.647     0.429    <hidden>
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.084     0.513 r  <hidden>
                         net (fo=99, routed)          1.071     1.584    <hidden>
    SLICE_X41Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.348     1.348    <hidden>
    SLICE_X41Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.348    
                         clock uncertainty            0.081     1.429    
    SLICE_X41Y121        FDRE (Hold_fdre_C_CE)       -0.040     1.389    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  ft_clk_design_1_clk_wiz_1_0
  To Clock:  ftdi_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[4]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 3.841ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y83         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_4/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.355     4.094 r  FT245_data_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.094    FT245_data_io[4]
    P16                                                               r  FT245_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[5]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 3.838ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.466     0.249    <hidden>
    OLOGIC_X0Y82         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDPE (Prop_fdpe_C_Q)         0.486     0.735 f  <hidden>
                         net (fo=1, routed)           0.001     0.736    FT245_data_iobuf_5/T
    R15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.352     4.088 r  FT245_data_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.088    FT245_data_io[5]
    R15                                                               r  FT245_data_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[6]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 3.838ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.466     0.249    <hidden>
    OLOGIC_X0Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDPE (Prop_fdpe_C_Q)         0.486     0.735 f  <hidden>
                         net (fo=1, routed)           0.001     0.736    FT245_data_iobuf_6/T
    R16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.352     4.088 r  FT245_data_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.088    FT245_data_io[6]
    R16                                                               r  FT245_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[3]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 3.831ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_3/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.345     4.084 r  FT245_data_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.084    FT245_data_io[3]
    P15                                                               r  FT245_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[2]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 3.827ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_2/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.341     4.080 r  FT245_data_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.080    FT245_data_io[2]
    N16                                                               r  FT245_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[0]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 3.827ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_0/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.341     4.079 r  FT245_data_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     4.079    FT245_data_io[0]
    M16                                                               r  FT245_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[7]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 3.826ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.463     0.246    <hidden>
    OLOGIC_X0Y79         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDPE (Prop_fdpe_C_Q)         0.486     0.732 f  <hidden>
                         net (fo=1, routed)           0.001     0.733    FT245_data_iobuf_7/T
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.340     4.073 r  FT245_data_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.073    FT245_data_io[7]
    T15                                                               r  FT245_data_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[1]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 3.807ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.474     0.257    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDPE (Prop_fdpe_C_Q)         0.486     0.743 f  <hidden>
                         net (fo=1, routed)           0.001     0.744    FT245_data_iobuf_1/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.321     4.065 r  FT245_data_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.065    FT245_data_io[1]
    M15                                                               r  FT245_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_oe
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 3.754ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.463     0.246    <hidden>
    OLOGIC_X0Y69         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         FDPE (Prop_fdpe_C_Q)         0.418     0.664 r  <hidden>
                         net (fo=1, routed)           0.001     0.665    FT245_oe_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.336     4.001 r  FT245_oe_OBUF_inst/O
                         net (fo=0)                   0.000     4.001    FT245_oe
    T12                                                               r  FT245_oe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_rd
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 3.732ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.460     0.243    <hidden>
    OLOGIC_X0Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         FDPE (Prop_fdpe_C_Q)         0.418     0.661 r  <hidden>
                         net (fo=1, routed)           0.001     0.662    FT245_rd_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.314     3.976 r  FT245_rd_OBUF_inst/O
                         net (fo=0)                   0.000     3.976    FT245_rd
    P14                                                               r  FT245_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  4.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[7]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.127    <hidden>
    OLOGIC_X0Y79         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDPE (Prop_fdpe_C_Q)         0.192     0.065 r  <hidden>
                         net (fo=1, routed)           0.001     0.066    FT245_data_iobuf_7/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.890 r  FT245_data_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000     0.890    FT245_data_io[7]
    T15                                                               r  FT245_data_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[5]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.591    -0.125    <hidden>
    OLOGIC_X0Y82         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDPE (Prop_fdpe_C_Q)         0.192     0.067 r  <hidden>
                         net (fo=1, routed)           0.001     0.068    FT245_data_iobuf_5/T
    R15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.892 r  FT245_data_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     0.892    FT245_data_io[5]
    R15                                                               r  FT245_data_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[6]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.591    -0.125    <hidden>
    OLOGIC_X0Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDPE (Prop_fdpe_C_Q)         0.192     0.067 r  <hidden>
                         net (fo=1, routed)           0.001     0.068    FT245_data_iobuf_6/T
    R16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.892 r  FT245_data_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000     0.892    FT245_data_io[6]
    R16                                                               r  FT245_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[0]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_0/T
    M16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[0]
    M16                                                               r  FT245_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[2]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[2]
    N16                                                               r  FT245_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[3]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_3/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[3]
    P15                                                               r  FT245_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[4]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y83         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_4/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[4]
    P16                                                               r  FT245_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[1]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.594    -0.122    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDPE (Prop_fdpe_C_Q)         0.192     0.070 r  <hidden>
                         net (fo=1, routed)           0.001     0.071    FT245_data_iobuf_1/T
    M15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.895 r  FT245_data_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     0.895    FT245_data_io[1]
    M15                                                               r  FT245_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_wr
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 1.435ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.127    <hidden>
    OLOGIC_X0Y80         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         FDPE (Prop_fdpe_C_Q)         0.177     0.050 r  <hidden>
                         net (fo=1, routed)           0.001     0.051    FT245_wr_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.258     1.309 r  FT245_wr_OBUF_inst/O
                         net (fo=0)                   0.000     1.309    FT245_wr
    T14                                                               r  FT245_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_rd
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - ft_clk_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 1.446ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.587    -0.129    <hidden>
    OLOGIC_X0Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         FDPE (Prop_fdpe_C_Q)         0.177     0.048 r  <hidden>
                         net (fo=1, routed)           0.001     0.049    FT245_rd_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.269     1.318 r  FT245_rd_OBUF_inst/O
                         net (fo=0)                   0.000     1.318    FT245_rd
    P14                                                               r  FT245_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  1.078    





---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clock
  To Clock:  ft_clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 FT245_txe
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.467ns (53.436%)  route 1.279ns (46.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.302ns = ( 16.365 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R12                                               0.000     7.000 r  FT245_txe (IN)
                         net (fo=0)                   0.000     7.000    FT245_txe
    R12                  IBUF (Prop_ibuf_I_O)         1.467     8.467 r  FT245_txe_IBUF_inst/O
                         net (fo=1, routed)           1.279     9.746    <hidden>
    SLICE_X0Y49          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.484    16.365    <hidden>
    SLICE_X0Y49          FDPE                                         r  <hidden>
                         clock pessimism              0.000    16.365    
                         clock uncertainty           -0.240    16.124    
    SLICE_X0Y49          FDPE (Setup_fdpe_C_D)       -0.047    16.077    <hidden>
  -------------------------------------------------------------------
                         required time                         16.077    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 FT245_rxf
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 1.456ns (57.921%)  route 1.058ns (42.080%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.439ns = ( 16.228 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    T13                                               0.000     7.000 r  FT245_rxf (IN)
                         net (fo=0)                   0.000     7.000    FT245_rxf
    T13                  IBUF (Prop_ibuf_I_O)         1.456     8.456 r  FT245_rxf_IBUF_inst/O
                         net (fo=1, routed)           1.058     9.514    <hidden>
    SLICE_X0Y54          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.347    16.228    <hidden>
    SLICE_X0Y54          FDPE                                         r  <hidden>
                         clock pessimism              0.000    16.228    
                         clock uncertainty           -0.240    15.987    
    SLICE_X0Y54          FDPE (Setup_fdpe_C_D)       -0.047    15.940    <hidden>
  -------------------------------------------------------------------
                         required time                         15.940    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[5]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 16.203 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R15                                               0.000     7.000 r  FT245_data_io[5] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_5/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.451     8.451 r  FT245_data_iobuf_5/IBUF/O
                         net (fo=1, routed)           0.000     8.451    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.322    16.203    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.203    
                         clock uncertainty           -0.240    15.963    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.012    15.951    <hidden>
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[6]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 16.203 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R16                                               0.000     7.000 r  FT245_data_io[6] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_6/IO
    R16                  IBUF (Prop_ibuf_I_O)         1.451     8.451 r  FT245_data_iobuf_6/IBUF/O
                         net (fo=1, routed)           0.000     8.451    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.322    16.203    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.203    
                         clock uncertainty           -0.240    15.963    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.012    15.951    <hidden>
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[4]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 1.454ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    P16                                               0.000     7.000 r  FT245_data_io[4] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_4/IO
    P16                  IBUF (Prop_ibuf_I_O)         1.454     8.454 r  FT245_data_iobuf_4/IBUF/O
                         net (fo=1, routed)           0.000     8.454    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 FT245_data_io[7]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 1.439ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.467ns = ( 16.200 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    T15                                               0.000     7.000 r  FT245_data_io[7] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_7/IO
    T15                  IBUF (Prop_ibuf_I_O)         1.439     8.439 r  FT245_data_iobuf_7/IBUF/O
                         net (fo=1, routed)           0.000     8.439    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.320    16.200    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.200    
                         clock uncertainty           -0.240    15.960    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.012    15.948    <hidden>
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 FT245_data_io[3]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 1.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    P15                                               0.000     7.000 r  FT245_data_io[3] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_3/IO
    P15                  IBUF (Prop_ibuf_I_O)         1.444     8.444 r  FT245_data_iobuf_3/IBUF/O
                         net (fo=1, routed)           0.000     8.444    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 FT245_data_io[2]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 1.440ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    N16                                               0.000     7.000 r  FT245_data_io[2] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.440     8.440 r  FT245_data_iobuf_2/IBUF/O
                         net (fo=1, routed)           0.000     8.440    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y85         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 FT245_data_io[0]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 1.440ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    M16                                               0.000     7.000 r  FT245_data_io[0] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_0/IO
    M16                  IBUF (Prop_ibuf_I_O)         1.440     8.440 r  FT245_data_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.000     8.440    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 FT245_data_io[1]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ft_clk_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 1.420ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 16.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    M15                                               0.000     7.000 r  FT245_data_io[1] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_1/IO
    M15                  IBUF (Prop_ibuf_I_O)         1.420     8.420 r  FT245_data_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.000     8.420    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.330    16.210    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.210    
                         clock uncertainty           -0.240    15.970    
    ILOGIC_X0Y93         FDRE (Setup_fdre_C_D)       -0.012    15.958    <hidden>
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  7.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 FT245_data_io[1]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    M15                                               0.000     1.000 r  FT245_data_io[1] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_1/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.257     1.257 r  FT245_data_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.000     1.257    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.234    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.240     0.006    
    ILOGIC_X0Y93         FDRE (Hold_fdre_C_D)         0.068     0.074    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 FT245_data_io[0]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    M16                                               0.000     1.000 r  FT245_data_io[0] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_0/IO
    M16                  IBUF (Prop_ibuf_I_O)         0.276     1.276 r  FT245_data_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.000     1.276    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y86         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 FT245_data_io[2]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    N16                                               0.000     1.000 r  FT245_data_io[2] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.276     1.276 r  FT245_data_iobuf_2/IBUF/O
                         net (fo=1, routed)           0.000     1.276    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y85         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 FT245_data_io[7]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.275ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T15                                               0.000     1.000 r  FT245_data_io[7] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_7/IO
    T15                  IBUF (Prop_ibuf_I_O)         0.275     1.275 r  FT245_data_iobuf_7/IBUF/O
                         net (fo=1, routed)           0.000     1.275    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.861    -0.240    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.240    
                         clock uncertainty            0.240     0.000    
    ILOGIC_X0Y79         FDRE (Hold_fdre_C_D)         0.068     0.068    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 FT245_data_io[3]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.281ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    P15                                               0.000     1.000 r  FT245_data_io[3] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_3/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.281     1.281 r  FT245_data_iobuf_3/IBUF/O
                         net (fo=1, routed)           0.000     1.281    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y84         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 FT245_data_io[6]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.288ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R16                                               0.000     1.000 r  FT245_data_io[6] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_6/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  FT245_data_iobuf_6/IBUF/O
                         net (fo=1, routed)           0.000     1.288    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.863    -0.238    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.238    
                         clock uncertainty            0.240     0.002    
    ILOGIC_X0Y81         FDRE (Hold_fdre_C_D)         0.068     0.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 FT245_data_io[5]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.288ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R15                                               0.000     1.000 r  FT245_data_io[5] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_5/IO
    R15                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  FT245_data_iobuf_5/IBUF/O
                         net (fo=1, routed)           0.000     1.288    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.863    -0.238    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.238    
                         clock uncertainty            0.240     0.002    
    ILOGIC_X0Y82         FDRE (Hold_fdre_C_D)         0.068     0.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 FT245_data_io[4]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.290ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    P16                                               0.000     1.000 r  FT245_data_io[4] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_4/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.290     1.290 r  FT245_data_iobuf_4/IBUF/O
                         net (fo=1, routed)           0.000     1.290    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y83         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 FT245_rxf
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.292ns (36.221%)  route 0.515ns (63.779%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T13                                               0.000     1.000 r  FT245_rxf (IN)
                         net (fo=0)                   0.000     1.000    FT245_rxf
    T13                  IBUF (Prop_ibuf_I_O)         0.292     1.292 r  FT245_rxf_IBUF_inst/O
                         net (fo=1, routed)           0.515     1.807    <hidden>
    SLICE_X0Y54          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.875    -0.226    <hidden>
    SLICE_X0Y54          FDPE                                         r  <hidden>
                         clock pessimism              0.000    -0.226    
                         clock uncertainty            0.240     0.014    
    SLICE_X0Y54          FDPE (Hold_fdpe_C_D)         0.070     0.084    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 FT245_txe
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.304ns (32.640%)  route 0.627ns (67.360%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R12                                               0.000     1.000 r  FT245_txe (IN)
                         net (fo=0)                   0.000     1.000    FT245_txe
    R12                  IBUF (Prop_ibuf_I_O)         0.304     1.304 r  FT245_txe_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.930    <hidden>
    SLICE_X0Y49          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.946    -0.155    <hidden>
    SLICE_X0Y49          FDPE                                         r  <hidden>
                         clock pessimism              0.000    -0.155    
                         clock uncertainty            0.240     0.085    
    SLICE_X0Y49          FDPE (Hold_fdpe_C_D)         0.070     0.155    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  1.775    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  ft_clk_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.951ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.951ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.842ns  (logic 0.348ns (41.316%)  route 0.494ns (58.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.494     0.842    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X5Y50          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)       -0.207     9.793    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  8.951    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.843ns  (logic 0.398ns (47.201%)  route 0.445ns (52.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50                                      0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.445     0.843    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X7Y50          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)       -0.202     9.798    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.846ns  (logic 0.348ns (41.142%)  route 0.498ns (58.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.498     0.846    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X5Y47          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)       -0.182     9.818    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  8.972    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.852ns  (logic 0.398ns (46.739%)  route 0.454ns (53.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.454     0.852    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y47          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)       -0.139     9.861    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.861    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.784ns  (logic 0.398ns (50.792%)  route 0.386ns (49.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.386     0.784    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X4Y38          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)       -0.200     9.800    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  9.016    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.766ns  (logic 0.398ns (51.959%)  route 0.368ns (48.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     0.766    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y38          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.205     9.795    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.433ns (48.472%)  route 0.460ns (51.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.460     0.893    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y37          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)       -0.075     9.925    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.047ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.920ns  (logic 0.433ns (47.066%)  route 0.487ns (52.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50                                      0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.487     0.920    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X8Y47          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.033     9.967    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  9.047    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.769ns  (logic 0.398ns (51.764%)  route 0.371ns (48.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.371     0.769    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y37          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)       -0.160     9.840    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.074ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ft_clk_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.884ns  (logic 0.379ns (42.886%)  route 0.505ns (57.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.505     0.884    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X5Y50          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)       -0.042     9.958    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.958    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  9.074    





---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.026ns,  Total Violation       -0.026ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 0.958ns (13.971%)  route 5.899ns (86.029%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.534     1.534    <hidden>
    SLICE_X21Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y150        FDRE (Prop_fdre_C_Q)         0.379     1.913 f  <hidden>
                         net (fo=12, routed)          2.601     4.514    <hidden>
    SLICE_X14Y124        LUT2 (Prop_lut2_I1_O)        0.105     4.619 r  <hidden>
                         net (fo=3, routed)           2.053     6.672    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_axi_arready[4]
    SLICE_X42Y98         LUT6 (Prop_lut6_I3_O)        0.264     6.936 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_i_7/O
                         net (fo=1, routed)           0.324     7.260    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_i_7_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I3_O)        0.105     7.365 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_i_3/O
                         net (fo=3, routed)           0.635     8.000    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_i_3_n_0
    SLICE_X45Y87         LUT3 (Prop_lut3_I2_O)        0.105     8.105 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_inv_i_1__0/O
                         net (fo=1, routed)           0.286     8.391    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_inv_i_1__0_n_0
    SLICE_X45Y87         FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.267     8.492    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X45Y87         FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_reg_inv/C
                         clock pessimism              0.000     8.492    
                         clock uncertainty           -0.081     8.412    
    SLICE_X45Y87         FDSE (Setup_fdse_C_D)       -0.047     8.365    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.114ns (16.350%)  route 5.699ns (83.650%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          1.005     8.185    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X14Y78         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.268     8.493    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X14Y78         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/C
                         clock pessimism              0.000     8.493    
                         clock uncertainty           -0.081     8.413    
    SLICE_X14Y78         FDRE (Setup_fdre_C_CE)      -0.136     8.277    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 1.114ns (16.450%)  route 5.658ns (83.550%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.963     8.143    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.274     8.499    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.081     8.419    
    SLICE_X15Y84         FDRE (Setup_fdre_C_CE)      -0.168     8.251    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 1.114ns (16.450%)  route 5.658ns (83.550%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.963     8.143    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.274     8.499    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/C
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.081     8.419    
    SLICE_X15Y84         FDRE (Setup_fdre_C_CE)      -0.168     8.251    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 1.114ns (16.450%)  route 5.658ns (83.550%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.963     8.143    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.274     8.499    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/C
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.081     8.419    
    SLICE_X15Y84         FDRE (Setup_fdre_C_CE)      -0.168     8.251    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 1.114ns (16.450%)  route 5.658ns (83.550%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.963     8.143    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.274     8.499    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X15Y84         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[9]/C
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.081     8.419    
    SLICE_X15Y84         FDRE (Setup_fdre_C_CE)      -0.168     8.251    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[9]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.114ns (16.607%)  route 5.594ns (83.393%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.899     8.079    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y82         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.273     8.498    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X13Y82         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.081     8.418    
    SLICE_X13Y82         FDRE (Setup_fdre_C_CE)      -0.168     8.250    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.114ns (16.607%)  route 5.594ns (83.393%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.899     8.079    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y82         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.273     8.498    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X13Y82         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/C
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.081     8.418    
    SLICE_X13Y82         FDRE (Setup_fdre_C_CE)      -0.168     8.250    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.114ns (16.607%)  route 5.594ns (83.393%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.899     8.079    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y82         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.273     8.498    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X13Y82         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/C
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.081     8.418    
    SLICE_X13Y82         FDRE (Setup_fdre_C_CE)      -0.168     8.250    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.114ns (16.607%)  route 5.594ns (83.393%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.371     1.371    <hidden>
    SLICE_X9Y145         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  <hidden>
                         net (fo=22, routed)          0.767     2.517    <hidden>
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.105     2.622 r  <hidden>
                         net (fo=3, routed)           1.315     3.938    <hidden>
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.105     4.043 r  <hidden>
                         net (fo=2, routed)           0.271     4.313    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.105     4.418 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.422     4.840    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.105     4.945 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.567     5.512    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.105     5.617 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           1.079     6.696    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.801 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.274     7.075    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.105     7.180 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.899     8.079    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y82         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.273     8.498    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X13Y82         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.081     8.418    
    SLICE_X13Y82         FDRE (Setup_fdre_C_CE)      -0.168     8.250    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  0.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.418%)  route 0.191ns (57.582%))
  Logic Levels:           0  
  Clock Path Skew:        -1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.560     0.560    <hidden>
    SLICE_X49Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=3, routed)           0.191     0.892    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[10]
    SLICE_X52Y144        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.827    -0.861    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X52Y144        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/C
                         clock pessimism             -0.005    -0.866    
                         clock uncertainty            0.081    -0.786    
    SLICE_X52Y144        FDRE (Hold_fdre_C_D)         0.072    -0.714    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.468%)  route 0.322ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.596     0.596    <hidden>
    SLICE_X3Y110         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  <hidden>
                         net (fo=1, routed)           0.322     1.058    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]_2[6]
    SLICE_X5Y99          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.875    -0.814    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aclk
    SLICE_X5Y99          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism              0.000    -0.814    
                         clock uncertainty            0.081    -0.734    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.066    -0.668    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.873%)  route 0.275ns (66.127%))
  Logic Levels:           0  
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.649     0.649    <hidden>
    SLICE_X33Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y151        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  <hidden>
                         net (fo=3, routed)           0.275     1.065    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[0]
    SLICE_X36Y144        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.835    -0.854    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X36Y144        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/C
                         clock pessimism             -0.005    -0.859    
                         clock uncertainty            0.081    -0.779    
    SLICE_X36Y144        FDRE (Hold_fdre_C_D)         0.070    -0.709    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        -1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.562     0.562    <hidden>
    SLICE_X41Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y143        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  <hidden>
                         net (fo=3, routed)           0.120     0.823    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[3]
    SLICE_X41Y142        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.833    -0.856    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X41Y142        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
                         clock pessimism             -0.256    -1.112    
                         clock uncertainty            0.081    -1.032    
    SLICE_X41Y142        FDRE (Hold_fdre_C_D)         0.070    -0.962    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.455%)  route 0.373ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        -1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.561     0.561    <hidden>
    SLICE_X47Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=3, routed)           0.373     1.074    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[19]
    SLICE_X52Y136        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.822    -0.866    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X52Y136        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
                         clock pessimism             -0.005    -0.871    
                         clock uncertainty            0.081    -0.791    
    SLICE_X52Y136        FDRE (Hold_fdre_C_D)         0.070    -0.721    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.818%)  route 0.258ns (61.182%))
  Logic Levels:           0  
  Clock Path Skew:        -1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.652     0.652    <hidden>
    SLICE_X14Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDRE (Prop_fdre_C_Q)         0.164     0.816 r  <hidden>
                         net (fo=2, routed)           0.258     1.075    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[19]
    SLICE_X14Y143        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.840    -0.849    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X14Y143        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/C
                         clock pessimism             -0.005    -0.854    
                         clock uncertainty            0.081    -0.774    
    SLICE_X14Y143        FDRE (Hold_fdre_C_D)         0.052    -0.722    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.797ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.377%)  route 0.133ns (48.623%))
  Logic Levels:           0  
  Clock Path Skew:        -1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.561     0.561    <hidden>
    SLICE_X48Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y149        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=3, routed)           0.133     0.835    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[10]
    SLICE_X48Y147        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.832    -0.857    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X48Y147        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/C
                         clock pessimism             -0.255    -1.112    
                         clock uncertainty            0.081    -1.032    
    SLICE_X48Y147        FDRE (Hold_fdre_C_D)         0.070    -0.962    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.406%)  route 0.373ns (72.594%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.561     0.561    <hidden>
    SLICE_X47Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=3, routed)           0.373     1.075    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[20]
    SLICE_X54Y138        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.826    -0.863    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X54Y138        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
                         clock pessimism             -0.005    -0.868    
                         clock uncertainty            0.081    -0.788    
    SLICE_X54Y138        FDRE (Hold_fdre_C_D)         0.063    -0.725    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.136%)  route 0.135ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.561     0.561    <hidden>
    SLICE_X48Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y149        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  <hidden>
                         net (fo=3, routed)           0.135     0.836    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[11]
    SLICE_X48Y147        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.832    -0.857    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X48Y147        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/C
                         clock pessimism             -0.255    -1.112    
                         clock uncertainty            0.081    -1.032    
    SLICE_X48Y147        FDRE (Hold_fdre_C_D)         0.066    -0.966    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.966    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.090%))
  Logic Levels:           0  
  Clock Path Skew:        -1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.565     0.565    <hidden>
    SLICE_X33Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  <hidden>
                         net (fo=3, routed)           0.136     0.842    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[9]
    SLICE_X32Y145        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.836    -0.853    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X32Y145        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[9]/C
                         clock pessimism             -0.258    -1.111    
                         clock uncertainty            0.081    -1.031    
    SLICE_X32Y145        FDRE (Hold_fdre_C_D)         0.070    -0.961    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  1.802    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          288  Failing Endpoints,  Worst Slack       -5.713ns,  Total Violation    -1346.716ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.713ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.082ns  (logic 0.853ns (27.675%)  route 2.229ns (72.325%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.586    14.030    <hidden>
    SLICE_X42Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.242     8.468    <hidden>
    SLICE_X42Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.065     8.533    
                         clock uncertainty           -0.081     8.452    
    SLICE_X42Y129        FDRE (Setup_fdre_C_CE)      -0.136     8.316    <hidden>
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 -5.713    

Slack (VIOLATED) :        -5.713ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.082ns  (logic 0.853ns (27.675%)  route 2.229ns (72.325%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.586    14.030    <hidden>
    SLICE_X42Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.242     8.468    <hidden>
    SLICE_X42Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.065     8.533    
                         clock uncertainty           -0.081     8.452    
    SLICE_X42Y129        FDRE (Setup_fdre_C_CE)      -0.136     8.316    <hidden>
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 -5.713    

Slack (VIOLATED) :        -5.713ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.082ns  (logic 0.853ns (27.675%)  route 2.229ns (72.325%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.586    14.030    <hidden>
    SLICE_X42Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.242     8.468    <hidden>
    SLICE_X42Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.065     8.533    
                         clock uncertainty           -0.081     8.452    
    SLICE_X42Y129        FDRE (Setup_fdre_C_CE)      -0.136     8.316    <hidden>
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 -5.713    

Slack (VIOLATED) :        -5.713ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.082ns  (logic 0.853ns (27.675%)  route 2.229ns (72.325%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.586    14.030    <hidden>
    SLICE_X42Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.242     8.468    <hidden>
    SLICE_X42Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.065     8.533    
                         clock uncertainty           -0.081     8.452    
    SLICE_X42Y129        FDRE (Setup_fdre_C_CE)      -0.136     8.316    <hidden>
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 -5.713    

Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.066ns  (logic 0.853ns (27.821%)  route 2.213ns (72.179%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.569    14.013    <hidden>
    SLICE_X41Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.244     8.470    <hidden>
    SLICE_X41Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.082     8.552    
                         clock uncertainty           -0.081     8.471    
    SLICE_X41Y130        FDRE (Setup_fdre_C_CE)      -0.168     8.303    <hidden>
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.066ns  (logic 0.853ns (27.821%)  route 2.213ns (72.179%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.569    14.013    <hidden>
    SLICE_X41Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.244     8.470    <hidden>
    SLICE_X41Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.082     8.552    
                         clock uncertainty           -0.081     8.471    
    SLICE_X41Y130        FDRE (Setup_fdre_C_CE)      -0.168     8.303    <hidden>
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.066ns  (logic 0.853ns (27.821%)  route 2.213ns (72.179%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.569    14.013    <hidden>
    SLICE_X41Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.244     8.470    <hidden>
    SLICE_X41Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.082     8.552    
                         clock uncertainty           -0.081     8.471    
    SLICE_X41Y130        FDRE (Setup_fdre_C_CE)      -0.168     8.303    <hidden>
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.066ns  (logic 0.853ns (27.821%)  route 2.213ns (72.179%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.569    14.013    <hidden>
    SLICE_X41Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.244     8.470    <hidden>
    SLICE_X41Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.082     8.552    
                         clock uncertainty           -0.081     8.471    
    SLICE_X41Y130        FDRE (Setup_fdre_C_CE)      -0.168     8.303    <hidden>
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.699ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.054ns  (logic 0.853ns (27.932%)  route 2.201ns (72.068%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.557    14.001    <hidden>
    SLICE_X40Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.243     8.469    <hidden>
    SLICE_X40Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.082     8.551    
                         clock uncertainty           -0.081     8.470    
    SLICE_X40Y129        FDRE (Setup_fdre_C_CE)      -0.168     8.302    <hidden>
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                 -5.699    

Slack (VIOLATED) :        -5.699ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk rise@9.600ns)
  Data Path Delay:        3.054ns  (logic 0.853ns (27.932%)  route 2.201ns (72.068%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 10.947 - 9.600 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        9.600     9.600 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.600 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.347    10.947    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.433    11.380 r  <hidden>
                         net (fo=1, routed)           0.684    12.065    <hidden>
    SLICE_X36Y126        LUT3 (Prop_lut3_I2_O)        0.105    12.170 r  <hidden>
                         net (fo=1, routed)           0.398    12.568    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.105    12.673 r  <hidden>
                         net (fo=1, routed)           0.116    12.788    <hidden>
    SLICE_X37Y126        LUT6 (Prop_lut6_I5_O)        0.105    12.893 r  <hidden>
                         net (fo=1, routed)           0.446    13.339    <hidden>
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.105    13.444 r  <hidden>
                         net (fo=84, routed)          0.557    14.001    <hidden>
    SLICE_X40Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.243     8.469    <hidden>
    SLICE_X40Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.082     8.551    
                         clock uncertainty           -0.081     8.470    
    SLICE_X40Y129        FDRE (Setup_fdre_C_CE)      -0.168     8.302    <hidden>
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                 -5.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.760ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.708%)  route 0.117ns (45.292%))
  Logic Levels:           0  
  Clock Path Skew:        -1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.560     0.560    <hidden>
    SLICE_X33Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y133        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=1, routed)           0.117     0.817    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_in[20]
    SLICE_X29Y134        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.830    -0.859    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_clk
    SLICE_X29Y134        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
                         clock pessimism             -0.234    -1.093    
                         clock uncertainty            0.081    -1.013    
    SLICE_X29Y134        FDRE (Hold_fdre_C_D)         0.070    -0.943    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          0.943    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.562     0.562    <hidden>
    SLICE_X31Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  <hidden>
                         net (fo=1, routed)           0.099     0.802    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_in[29]
    SLICE_X33Y137        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.832    -0.857    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_clk
    SLICE_X33Y137        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/C
                         clock pessimism             -0.255    -1.112    
                         clock uncertainty            0.081    -1.032    
    SLICE_X33Y137        FDRE (Hold_fdre_C_D)         0.070    -0.962    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        -1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.552     0.552    <hidden>
    SLICE_X41Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y128        FDRE (Prop_fdre_C_Q)         0.141     0.693 r  <hidden>
                         net (fo=2, routed)           0.128     0.820    <hidden>
    SLICE_X36Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.823    -0.866    <hidden>
    SLICE_X36Y128        FDRE                                         r  <hidden>
                         clock pessimism             -0.234    -1.100    
                         clock uncertainty            0.081    -1.020    
    SLICE_X36Y128        FDRE (Hold_fdre_C_D)         0.076    -0.944    <hidden>
  -------------------------------------------------------------------
                         required time                          0.944    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.132%)  route 0.110ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.552     0.552    <hidden>
    SLICE_X40Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.141     0.693 r  <hidden>
                         net (fo=2, routed)           0.110     0.803    <hidden>
    SLICE_X38Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.822    -0.867    <hidden>
    SLICE_X38Y128        FDRE                                         r  <hidden>
                         clock pessimism             -0.256    -1.123    
                         clock uncertainty            0.081    -1.043    
    SLICE_X38Y128        FDRE (Hold_fdre_C_D)         0.076    -0.967    <hidden>
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.843%)  route 0.126ns (47.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.557     0.557    <hidden>
    SLICE_X31Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  <hidden>
                         net (fo=4, routed)           0.126     0.824    <hidden>
    SLICE_X33Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.826    -0.863    <hidden>
    SLICE_X33Y130        FDRE                                         r  <hidden>
                         clock pessimism             -0.255    -1.118    
                         clock uncertainty            0.081    -1.038    
    SLICE_X33Y130        FDRE (Hold_fdre_C_D)         0.078    -0.960    <hidden>
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.785ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.760%)  route 0.116ns (45.240%))
  Logic Levels:           0  
  Clock Path Skew:        -1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.552     0.552    <hidden>
    SLICE_X40Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.141     0.693 r  <hidden>
                         net (fo=1, routed)           0.116     0.809    <hidden>
    SLICE_X40Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.823    -0.866    <hidden>
    SLICE_X40Y129        FDRE                                         r  <hidden>
                         clock pessimism             -0.256    -1.122    
                         clock uncertainty            0.081    -1.042    
    SLICE_X40Y129        FDRE (Hold_fdre_C_D)         0.066    -0.976    <hidden>
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.730%)  route 0.126ns (47.270%))
  Logic Levels:           0  
  Clock Path Skew:        -1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.555     0.555    <hidden>
    SLICE_X31Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  <hidden>
                         net (fo=2, routed)           0.126     0.822    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/m00_axis_tdata[26]_repN_alias
    SLICE_X31Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.825    -0.864    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_clk
    SLICE_X31Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[26]/C
                         clock pessimism             -0.255    -1.119    
                         clock uncertainty            0.081    -1.039    
    SLICE_X31Y129        FDRE (Hold_fdre_C_D)         0.072    -0.967    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.634%)  route 0.168ns (54.366%))
  Logic Levels:           0  
  Clock Path Skew:        -1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.554     0.554    <hidden>
    SLICE_X37Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  <hidden>
                         net (fo=2, routed)           0.168     0.863    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/m00_axis_tdata[10]_repN_1_alias
    SLICE_X31Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.825    -0.864    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_clk
    SLICE_X31Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/C
                         clock pessimism             -0.234    -1.098    
                         clock uncertainty            0.081    -1.018    
    SLICE_X31Y129        FDRE (Hold_fdre_C_D)         0.070    -0.948    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.768%)  route 0.130ns (44.232%))
  Logic Levels:           0  
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.554     0.554    <hidden>
    SLICE_X34Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDRE (Prop_fdre_C_Q)         0.164     0.718 r  <hidden>
                         net (fo=5, routed)           0.130     0.848    <hidden>
    SLICE_X37Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.823    -0.866    <hidden>
    SLICE_X37Y128        FDRE                                         r  <hidden>
                         clock pessimism             -0.255    -1.121    
                         clock uncertainty            0.081    -1.041    
    SLICE_X37Y128        FDRE (Hold_fdre_C_D)         0.078    -0.963    <hidden>
  -------------------------------------------------------------------
                         required time                          0.963    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.559%)  route 0.149ns (51.441%))
  Logic Levels:           0  
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.557     0.557    <hidden>
    SLICE_X31Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  <hidden>
                         net (fo=5, routed)           0.149     0.847    <hidden>
    SLICE_X33Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.826    -0.863    <hidden>
    SLICE_X33Y130        FDRE                                         r  <hidden>
                         clock pessimism             -0.255    -1.118    
                         clock uncertainty            0.081    -1.038    
    SLICE_X33Y130        FDRE (Hold_fdre_C_D)         0.071    -0.967    <hidden>
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.814    





---------------------------------------------------------------------------------------------------
From Clock:  ft_clk_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.598ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.598ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.994ns  (logic 0.379ns (38.141%)  route 0.615ns (61.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.615     0.994    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X1Y42          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.075    16.592    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 15.598    

Slack (MET) :             15.600ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.909ns  (logic 0.398ns (43.805%)  route 0.511ns (56.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.511     0.909    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y48          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.158    16.509    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 15.600    

Slack (MET) :             15.687ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.905ns  (logic 0.379ns (41.869%)  route 0.526ns (58.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.526     0.905    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y51          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.075    16.592    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 15.687    

Slack (MET) :             15.714ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.753ns  (logic 0.398ns (52.883%)  route 0.355ns (47.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     0.753    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y44          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)       -0.200    16.467    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 15.714    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.737ns  (logic 0.348ns (47.246%)  route 0.389ns (52.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.389     0.737    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y40          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.207    16.460    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.049%)  route 0.376ns (51.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.724    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y43          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)       -0.210    16.457    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.299%)  route 0.373ns (51.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     0.721    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y44          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)       -0.209    16.458    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.458    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.740ns  (logic 0.348ns (47.035%)  route 0.392ns (52.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50                                      0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.392     0.740    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X10Y48         FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)       -0.170    16.497    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.497    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.762ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.090%)  route 0.376ns (51.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.376     0.724    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y50          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.181    16.486    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.486    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 15.762    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.728ns  (logic 0.348ns (47.834%)  route 0.380ns (52.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50                                      0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.380     0.728    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X10Y50         FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.165    16.502    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         16.502    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 15.774    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.118ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.966ns  (logic 0.348ns (36.020%)  route 0.618ns (63.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.618     0.966    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X2Y55          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X2Y55          FDRE (Setup_fdre_C_D)       -0.166     6.084    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.084    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.894ns  (logic 0.348ns (38.910%)  route 0.546ns (61.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.546     0.894    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y54          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)       -0.207     6.043    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.867ns  (logic 0.398ns (45.923%)  route 0.469ns (54.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.469     0.867    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y56         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)       -0.203     6.047    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.849ns  (logic 0.398ns (46.886%)  route 0.451ns (53.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.849    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X7Y58          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.202     6.048    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.977ns  (logic 0.433ns (44.321%)  route 0.544ns (55.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.544     0.977    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X7Y56          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)       -0.073     6.177    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.177    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.884ns  (logic 0.398ns (45.005%)  route 0.486ns (54.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.486     0.884    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y57         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)       -0.160     6.090    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.090    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.967ns  (logic 0.433ns (44.782%)  route 0.534ns (55.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.534     0.967    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X7Y54          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.075     6.175    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.175    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.881ns  (logic 0.398ns (45.188%)  route 0.483ns (54.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.483     0.881    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X8Y54          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)       -0.160     6.090    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.090    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.005ns  (logic 0.433ns (43.075%)  route 0.572ns (56.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.572     1.005    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X6Y55          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)       -0.031     6.219    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.880ns  (logic 0.398ns (45.243%)  route 0.482ns (54.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.482     0.880    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y58         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)       -0.156     6.094    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  5.214    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.284ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        1.041ns  (logic 0.433ns (41.591%)  route 0.608ns (58.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.608     1.041    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X89Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X89Y88         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.993ns  (logic 0.379ns (38.174%)  route 0.614ns (61.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.614     0.993    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X87Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X87Y73         FDRE (Setup_fdre_C_D)       -0.073     2.327    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.327    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.873ns  (logic 0.379ns (43.400%)  route 0.494ns (56.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.494     0.873    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X87Y77         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X87Y77         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.870ns  (logic 0.379ns (43.558%)  route 0.491ns (56.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.491     0.870    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X87Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X87Y73         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.076%)  route 0.376ns (51.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.376     0.724    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X85Y79         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X85Y79         FDRE (Setup_fdre_C_D)       -0.212     2.188    design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.850ns  (logic 0.379ns (44.609%)  route 0.471ns (55.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.850    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X88Y87         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)       -0.033     2.367    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.849ns  (logic 0.379ns (44.662%)  route 0.470ns (55.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.470     0.849    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X74Y77         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X74Y77         FDRE (Setup_fdre_C_D)       -0.033     2.367    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.794ns  (logic 0.433ns (54.552%)  route 0.361ns (45.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.361     0.794    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X78Y81         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X78Y81         FDRE (Setup_fdre_C_D)       -0.033     2.367    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.719%)  route 0.368ns (49.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.368     0.747    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X89Y90         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X89Y90         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.746ns  (logic 0.379ns (50.787%)  route 0.367ns (49.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     0.746    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X89Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X89Y88         FDRE (Setup_fdre_C_D)       -0.073     2.327    design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.327    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  1.581    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.914ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.379ns (35.905%)  route 0.677ns (64.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.677     1.056    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X12Y54         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)       -0.030     9.970    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.761%)  route 0.466ns (57.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.466     0.814    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X28Y53         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)       -0.212     9.788    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.938ns  (logic 0.433ns (46.153%)  route 0.505ns (53.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.505     0.938    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X1Y57          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.075     9.925    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.575%)  route 0.383ns (52.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.383     0.731    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y58          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)       -0.212     9.788    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.067ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.733ns  (logic 0.398ns (54.280%)  route 0.335ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.335     0.733    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y58          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)       -0.200     9.800    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  9.067    

Slack (MET) :             9.073ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.898ns  (logic 0.433ns (48.240%)  route 0.465ns (51.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.465     0.898    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X12Y54         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)       -0.029     9.971    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  9.073    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.741ns  (logic 0.348ns (46.974%)  route 0.393ns (53.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.393     0.741    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y54         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)       -0.167     9.833    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.687ns  (logic 0.348ns (50.678%)  route 0.339ns (49.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.339     0.687    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X1Y59          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)       -0.207     9.793    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.131ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55                                      0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     0.703    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y53         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)       -0.166     9.834    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  9.131    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.786ns  (logic 0.433ns (55.092%)  route 0.353ns (44.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.353     0.786    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X0Y58          FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)       -0.073     9.927    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  9.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sck
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.038ns,  Total Violation       -0.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 QSPI_MEMORY_IF_io2_io
                            (input port clocked by clk_sck  {rise@13.750ns fall@20.000ns period=12.500ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.750ns - clk_sck fall@7.500ns)
  Data Path Delay:        1.403ns  (logic 1.403ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.300ns
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 11.059 - 12.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 7.866 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    7.500     7.500 f  
    E12                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     8.389 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     9.454    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941     3.513 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.954    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.035 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.442     6.476    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.379     6.855 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           1.011     7.866    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  8.300    16.166    
    K15                                               0.000    16.166 r  QSPI_MEMORY_IF_io2_io (INOUT)
                         net (fo=1, unset)            0.000    16.166    QSPI_MEMORY_IF_io2_iobuf/IO
    K15                  IBUF (Prop_ibuf_I_O)         1.403    17.569 r  QSPI_MEMORY_IF_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    17.569    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.750    18.750 r  
    E12                                               0.000    18.750 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    18.750    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    19.599 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    20.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078    14.525 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    15.898    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.975 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.334    17.309    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.309    17.618    
                         clock uncertainty           -0.075    17.543    
    ILOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.012    17.531    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         17.531    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 QSPI_MEMORY_IF_io0_io
                            (input port clocked by clk_sck  {rise@13.750ns fall@20.000ns period=12.500ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.750ns - clk_sck fall@7.500ns)
  Data Path Delay:        1.400ns  (logic 1.400ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.300ns
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 11.059 - 12.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 7.866 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    7.500     7.500 f  
    E12                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     8.389 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     9.454    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941     3.513 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.954    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.035 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.442     6.476    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.379     6.855 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           1.011     7.866    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  8.300    16.166    
    J13                                               0.000    16.166 r  QSPI_MEMORY_IF_io0_io (INOUT)
                         net (fo=1, unset)            0.000    16.166    QSPI_MEMORY_IF_io0_iobuf/IO
    J13                  IBUF (Prop_ibuf_I_O)         1.400    17.567 r  QSPI_MEMORY_IF_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    17.567    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.750    18.750 r  
    E12                                               0.000    18.750 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    18.750    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    19.599 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    20.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078    14.525 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    15.898    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.975 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.334    17.309    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.309    17.618    
                         clock uncertainty           -0.075    17.543    
    ILOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.012    17.531    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         17.531    
                         arrival time                         -17.567    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 QSPI_MEMORY_IF_io1_io
                            (input port clocked by clk_sck  {rise@13.750ns fall@20.000ns period=12.500ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.750ns - clk_sck fall@7.500ns)
  Data Path Delay:        1.400ns  (logic 1.400ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.300ns
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 11.059 - 12.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 7.866 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    7.500     7.500 f  
    E12                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     8.389 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     9.454    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941     3.513 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.954    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.035 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.442     6.476    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.379     6.855 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           1.011     7.866    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  8.300    16.166    
    J14                                               0.000    16.166 r  QSPI_MEMORY_IF_io1_io (INOUT)
                         net (fo=1, unset)            0.000    16.166    QSPI_MEMORY_IF_io1_iobuf/IO
    J14                  IBUF (Prop_ibuf_I_O)         1.400    17.566 r  QSPI_MEMORY_IF_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    17.566    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.750    18.750 r  
    E12                                               0.000    18.750 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    18.750    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    19.599 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    20.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078    14.525 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    15.898    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.975 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.334    17.309    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.309    17.618    
                         clock uncertainty           -0.075    17.543    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_D)       -0.012    17.531    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         17.531    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 QSPI_MEMORY_IF_io3_io
                            (input port clocked by clk_sck  {rise@13.750ns fall@20.000ns period=12.500ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.750ns - clk_sck fall@7.500ns)
  Data Path Delay:        1.398ns  (logic 1.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.300ns
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 11.059 - 12.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 7.866 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    7.500     7.500 f  
    E12                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     8.389 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     9.454    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.941     3.513 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441     4.954    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.035 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.442     6.476    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.379     6.855 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           1.011     7.866    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  8.300    16.166    
    K16                                               0.000    16.166 r  QSPI_MEMORY_IF_io3_io (INOUT)
                         net (fo=1, unset)            0.000    16.166    QSPI_MEMORY_IF_io3_iobuf/IO
    K16                  IBUF (Prop_ibuf_I_O)         1.398    17.564 r  QSPI_MEMORY_IF_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    17.564    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.750    18.750 r  
    E12                                               0.000    18.750 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    18.750    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    19.599 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    20.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.078    14.525 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    15.898    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.975 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         1.334    17.309    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.309    17.618    
                         clock uncertainty           -0.075    17.543    
    ILOGIC_X0Y95         FDRE (Setup_fdre_C_D)       -0.012    17.531    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         17.531    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.106ns  (arrival time - required time)
  Source:                 QSPI_MEMORY_IF_io3_io
                            (input port clocked by clk_sck  {rise@13.750ns fall@20.000ns period=12.500ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_sck fall@7.500ns)
  Data Path Delay:        0.235ns  (logic 0.235ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 5.431 - 6.250 ) 
    Source Clock Delay      (SCD):    0.308ns = ( 7.808 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    7.500     7.500 f  
    E12                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     7.885 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     8.325    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372     5.953 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     6.448    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.474 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.591     7.065    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     7.206 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.602     7.808    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  0.300     8.108    
    K16                                               0.000     8.108 r  QSPI_MEMORY_IF_io3_io (INOUT)
                         net (fo=1, unset)            0.000     8.108    QSPI_MEMORY_IF_io3_iobuf/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.235     8.343 r  QSPI_MEMORY_IF_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.343    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     6.670 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     7.150    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157     3.993 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.870     5.431    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.663     6.094    
                         clock uncertainty            0.075     6.169    
    ILOGIC_X0Y95         FDRE (Hold_fdre_C_D)         0.068     6.237    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -6.237    
                         arrival time                           8.343    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 QSPI_MEMORY_IF_io1_io
                            (input port clocked by clk_sck  {rise@13.750ns fall@20.000ns period=12.500ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_sck fall@7.500ns)
  Data Path Delay:        0.237ns  (logic 0.237ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 5.432 - 6.250 ) 
    Source Clock Delay      (SCD):    0.308ns = ( 7.808 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    7.500     7.500 f  
    E12                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     7.885 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     8.325    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372     5.953 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     6.448    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.474 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.591     7.065    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     7.206 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.602     7.808    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  0.300     8.108    
    J14                                               0.000     8.108 r  QSPI_MEMORY_IF_io1_io (INOUT)
                         net (fo=1, unset)            0.000     8.108    QSPI_MEMORY_IF_io1_iobuf/IO
    J14                  IBUF (Prop_ibuf_I_O)         0.237     8.345 r  QSPI_MEMORY_IF_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.345    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     6.670 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     7.150    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157     3.993 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.871     5.432    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.663     6.095    
                         clock uncertainty            0.075     6.170    
    ILOGIC_X0Y97         FDRE (Hold_fdre_C_D)         0.068     6.238    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -6.238    
                         arrival time                           8.345    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 QSPI_MEMORY_IF_io0_io
                            (input port clocked by clk_sck  {rise@13.750ns fall@20.000ns period=12.500ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_sck fall@7.500ns)
  Data Path Delay:        0.237ns  (logic 0.237ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 5.432 - 6.250 ) 
    Source Clock Delay      (SCD):    0.308ns = ( 7.808 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    7.500     7.500 f  
    E12                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     7.885 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     8.325    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372     5.953 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     6.448    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.474 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.591     7.065    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     7.206 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.602     7.808    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  0.300     8.108    
    J13                                               0.000     8.108 r  QSPI_MEMORY_IF_io0_io (INOUT)
                         net (fo=1, unset)            0.000     8.108    QSPI_MEMORY_IF_io0_iobuf/IO
    J13                  IBUF (Prop_ibuf_I_O)         0.237     8.345 r  QSPI_MEMORY_IF_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.345    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     6.670 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     7.150    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157     3.993 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.871     5.432    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.663     6.095    
                         clock uncertainty            0.075     6.170    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068     6.238    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -6.238    
                         arrival time                           8.345    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.111ns  (arrival time - required time)
  Source:                 QSPI_MEMORY_IF_io2_io
                            (input port clocked by clk_sck  {rise@13.750ns fall@20.000ns period=12.500ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_sck fall@7.500ns)
  Data Path Delay:        0.240ns  (logic 0.240ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 5.431 - 6.250 ) 
    Source Clock Delay      (SCD):    0.308ns = ( 7.808 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    7.500     7.500 f  
    E12                                               0.000     7.500 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     7.500    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     7.885 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     8.325    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.372     5.953 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     6.448    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.474 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.591     7.065    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     7.206 f  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.602     7.808    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  0.300     8.108    
    K15                                               0.000     8.108 r  QSPI_MEMORY_IF_io2_io (INOUT)
                         net (fo=1, unset)            0.000     8.108    QSPI_MEMORY_IF_io2_iobuf/IO
    K15                  IBUF (Prop_ibuf_I_O)         0.240     8.348 r  QSPI_MEMORY_IF_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.348    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    E12                                               0.000     6.250 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     6.670 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     7.150    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.157     3.993 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=276, routed)         0.870     5.431    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.663     6.094    
                         clock uncertainty            0.075     6.169    
    ILOGIC_X0Y96         FDRE (Hold_fdre_C_D)         0.068     6.237    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -6.237    
                         arrival time                           8.348    
  -------------------------------------------------------------------
                         slack                                  2.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  tdc_diff_clock_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.368ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.385ns  (logic 0.379ns (15.891%)  route 2.006ns (84.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/C
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           2.006     2.385    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[21]
    SLICE_X67Y104        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X67Y104        FDRE (Setup_fdre_C_D)       -0.047     4.753    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.228ns  (logic 0.379ns (17.007%)  route 1.849ns (82.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           1.849     2.228    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[22]
    SLICE_X64Y107        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X64Y107        FDRE (Setup_fdre_C_D)       -0.039     4.761    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                          4.761    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.140ns  (logic 0.379ns (17.706%)  route 1.761ns (82.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
    SLICE_X52Y136        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           1.761     2.140    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[19]
    SLICE_X69Y103        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X69Y103        FDRE (Setup_fdre_C_D)       -0.039     4.761    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                          4.761    
                         arrival time                          -2.140    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.123ns  (logic 0.433ns (20.397%)  route 1.690ns (79.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
    SLICE_X54Y138        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           1.690     2.123    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[20]
    SLICE_X64Y104        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X64Y104        FDRE (Setup_fdre_C_D)       -0.047     4.753    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.124ns  (logic 0.433ns (20.388%)  route 1.691ns (79.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[18]/C
    SLICE_X50Y137        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.691     2.124    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[18]
    SLICE_X67Y102        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X67Y102        FDRE (Setup_fdre_C_D)       -0.039     4.761    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                          4.761    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.072ns  (logic 0.379ns (18.295%)  route 1.693ns (81.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/C
    SLICE_X49Y138        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.693     2.072    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[23]
    SLICE_X64Y104        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X64Y104        FDRE (Setup_fdre_C_D)       -0.059     4.741    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                          4.741    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.079ns  (logic 0.433ns (20.827%)  route 1.646ns (79.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           1.646     2.079    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[24]
    SLICE_X64Y104        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X64Y104        FDRE (Setup_fdre_C_D)       -0.042     4.758    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                          4.758    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.790ns  (logic 0.379ns (21.176%)  route 1.411ns (78.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/C
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           1.411     1.790    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[11]
    SLICE_X54Y111        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X54Y111        FDRE (Setup_fdre_C_D)       -0.015     4.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.722ns  (logic 0.379ns (22.004%)  route 1.343ns (77.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/C
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           1.343     1.722    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[10]
    SLICE_X59Y118        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X59Y118        FDRE (Setup_fdre_C_D)       -0.047     4.753    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.683ns  (logic 0.379ns (22.521%)  route 1.304ns (77.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[18]/C
    SLICE_X49Y146        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.304     1.683    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[18]
    SLICE_X79Y143        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X79Y143        FDRE (Setup_fdre_C_D)       -0.039     4.761    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                          4.761    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  3.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        6.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.433ns (7.890%)  route 5.055ns (92.110%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.524    -0.941    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.433    -0.508 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=337, routed)         5.055     4.547    <hidden>
    SLICE_X36Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.255    11.255    <hidden>
    SLICE_X36Y104        FDCE                                         r  <hidden>
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.081    11.175    
    SLICE_X36Y104        FDCE (Recov_fdce_C_CLR)     -0.331    10.844    <hidden>
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.433ns (8.246%)  route 4.818ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 11.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.524    -0.941    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.433    -0.508 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=337, routed)         4.818     4.310    <hidden>
    SLICE_X39Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.253    11.253    <hidden>
    SLICE_X39Y104        FDCE                                         r  <hidden>
                         clock pessimism              0.000    11.253    
                         clock uncertainty           -0.081    11.173    
    SLICE_X39Y104        FDCE (Recov_fdce_C_CLR)     -0.331    10.842    <hidden>
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.348ns (8.351%)  route 3.819ns (91.649%))
  Logic Levels:           0  
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 11.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.101ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.364    -1.101    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.348    -0.753 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          3.819     3.066    <hidden>
    SLICE_X51Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.246    11.246    <hidden>
    SLICE_X51Y101        FDCE                                         r  <hidden>
                         clock pessimism              0.065    11.311    
                         clock uncertainty           -0.081    11.231    
    SLICE_X51Y101        FDCE (Recov_fdce_C_CLR)     -0.465    10.766    <hidden>
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.348ns (9.138%)  route 3.460ns (90.862%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 11.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.101ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.364    -1.101    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.348    -0.753 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          3.460     2.707    <hidden>
    SLICE_X44Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.252    11.252    <hidden>
    SLICE_X44Y101        FDCE                                         r  <hidden>
                         clock pessimism              0.065    11.317    
                         clock uncertainty           -0.081    11.237    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.465    10.772    <hidden>
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  8.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.279ns (8.759%)  route 2.906ns (91.241%))
  Logic Levels:           0  
  Clock Path Skew:        2.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.255    -1.519    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.279    -1.240 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          2.906     1.666    <hidden>
    SLICE_X44Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.362     1.362    <hidden>
    SLICE_X44Y101        FDCE                                         r  <hidden>
                         clock pessimism             -0.065     1.297    
                         clock uncertainty            0.081     1.378    
    SLICE_X44Y101        FDCE (Remov_fdce_C_CLR)     -0.300     1.078    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.279ns (7.985%)  route 3.215ns (92.015%))
  Logic Levels:           0  
  Clock Path Skew:        2.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.255    -1.519    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.279    -1.240 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          3.215     1.974    <hidden>
    SLICE_X51Y101        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.357     1.357    <hidden>
    SLICE_X51Y101        FDCE                                         r  <hidden>
                         clock pessimism             -0.065     1.292    
                         clock uncertainty            0.081     1.373    
    SLICE_X51Y101        FDCE (Remov_fdce_C_CLR)     -0.300     1.073    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             1.620ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.164ns (5.783%)  route 2.672ns (94.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.632    -0.394    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.230 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=337, routed)         2.672     2.442    <hidden>
    SLICE_X39Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.834     0.834    <hidden>
    SLICE_X39Y104        FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.081     0.914    
    SLICE_X39Y104        FDCE (Remov_fdce_C_CLR)     -0.092     0.822    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.164ns (5.568%)  route 2.781ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.632    -0.394    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.230 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=337, routed)         2.781     2.551    <hidden>
    SLICE_X36Y104        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.835     0.835    <hidden>
    SLICE_X36Y104        FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.081     0.915    
    SLICE_X36Y104        FDCE (Remov_fdce_C_CLR)     -0.092     0.823    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  1.728    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.034ns,  Total Violation       -0.061ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 0.484ns (5.007%)  route 9.183ns (94.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         6.185     5.477    <hidden>
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.582 f  <hidden>
                         net (fo=169, routed)         2.998     8.581    <hidden>
    SLICE_X18Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.417     8.642    <hidden>
    SLICE_X18Y44         FDCE                                         r  <hidden>
                         clock pessimism              0.316     8.959    
                         clock uncertainty           -0.081     8.878    
    SLICE_X18Y44         FDCE (Recov_fdce_C_CLR)     -0.331     8.547    <hidden>
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 0.484ns (5.017%)  route 9.163ns (94.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         6.185     5.477    <hidden>
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.582 f  <hidden>
                         net (fo=169, routed)         2.978     8.560    <hidden>
    SLICE_X16Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.416     8.641    <hidden>
    SLICE_X16Y41         FDCE                                         r  <hidden>
                         clock pessimism              0.316     8.958    
                         clock uncertainty           -0.081     8.877    
    SLICE_X16Y41         FDCE (Recov_fdce_C_CLR)     -0.331     8.546    <hidden>
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 0.484ns (5.017%)  route 9.163ns (94.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         6.185     5.477    <hidden>
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.105     5.582 f  <hidden>
                         net (fo=169, routed)         2.978     8.560    <hidden>
    SLICE_X16Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.416     8.641    <hidden>
    SLICE_X16Y41         FDCE                                         r  <hidden>
                         clock pessimism              0.316     8.958    
                         clock uncertainty           -0.081     8.877    
    SLICE_X16Y41         FDCE (Recov_fdce_C_CLR)     -0.331     8.546    <hidden>
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 0.506ns (5.401%)  route 8.862ns (94.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.037     7.330    <hidden>
    SLICE_X65Y171        LUT2 (Prop_lut2_I0_O)        0.127     7.457 f  <hidden>
                         net (fo=32, routed)          0.824     8.281    <hidden>
    SLICE_X53Y170        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.387     8.612    <hidden>
    SLICE_X53Y170        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.922    
                         clock uncertainty           -0.081     8.841    
    SLICE_X53Y170        FDCE (Recov_fdce_C_CLR)     -0.494     8.347    <hidden>
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 0.506ns (5.380%)  route 8.898ns (94.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.037     7.330    <hidden>
    SLICE_X65Y171        LUT2 (Prop_lut2_I0_O)        0.127     7.457 f  <hidden>
                         net (fo=32, routed)          0.861     8.318    <hidden>
    SLICE_X56Y173        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.385     8.610    <hidden>
    SLICE_X56Y173        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.920    
                         clock uncertainty           -0.081     8.839    
    SLICE_X56Y173        FDCE (Recov_fdce_C_CLR)     -0.455     8.384    <hidden>
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 0.506ns (5.380%)  route 8.898ns (94.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.037     7.330    <hidden>
    SLICE_X65Y171        LUT2 (Prop_lut2_I0_O)        0.127     7.457 f  <hidden>
                         net (fo=32, routed)          0.861     8.318    <hidden>
    SLICE_X56Y173        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.385     8.610    <hidden>
    SLICE_X56Y173        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.920    
                         clock uncertainty           -0.081     8.839    
    SLICE_X56Y173        FDCE (Recov_fdce_C_CLR)     -0.455     8.384    <hidden>
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 0.506ns (5.404%)  route 8.857ns (94.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.037     7.330    <hidden>
    SLICE_X65Y171        LUT2 (Prop_lut2_I0_O)        0.127     7.457 f  <hidden>
                         net (fo=32, routed)          0.820     8.277    <hidden>
    SLICE_X53Y172        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.385     8.610    <hidden>
    SLICE_X53Y172        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.920    
                         clock uncertainty           -0.081     8.839    
    SLICE_X53Y172        FDCE (Recov_fdce_C_CLR)     -0.494     8.345    <hidden>
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 0.506ns (5.404%)  route 8.857ns (94.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.037     7.330    <hidden>
    SLICE_X65Y171        LUT2 (Prop_lut2_I0_O)        0.127     7.457 f  <hidden>
                         net (fo=32, routed)          0.820     8.277    <hidden>
    SLICE_X53Y172        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.385     8.610    <hidden>
    SLICE_X53Y172        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.920    
                         clock uncertainty           -0.081     8.839    
    SLICE_X53Y172        FDCE (Recov_fdce_C_CLR)     -0.494     8.345    <hidden>
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 0.506ns (5.383%)  route 8.894ns (94.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.037     7.330    <hidden>
    SLICE_X65Y171        LUT2 (Prop_lut2_I0_O)        0.127     7.457 f  <hidden>
                         net (fo=32, routed)          0.857     8.314    <hidden>
    SLICE_X73Y171        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.436     8.661    <hidden>
    SLICE_X73Y171        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.971    
                         clock uncertainty           -0.081     8.890    
    SLICE_X73Y171        FDCE (Recov_fdce_C_CLR)     -0.494     8.396    <hidden>
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 0.506ns (5.383%)  route 8.894ns (94.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.087ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.379    -1.087    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.708 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=421, routed)         8.037     7.330    <hidden>
    SLICE_X65Y171        LUT2 (Prop_lut2_I0_O)        0.127     7.457 f  <hidden>
                         net (fo=32, routed)          0.857     8.314    <hidden>
    SLICE_X73Y171        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       1.436     8.661    <hidden>
    SLICE_X73Y171        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.971    
                         clock uncertainty           -0.081     8.890    
    SLICE_X73Y171        FDCE (Recov_fdce_C_CLR)     -0.494     8.396    <hidden>
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.264%)  route 0.325ns (69.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.569    -0.457    <hidden>
    SLICE_X68Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.316 f  <hidden>
                         net (fo=28, routed)          0.325     0.009    <hidden>
    SLICE_X71Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.911    -0.778    <hidden>
    SLICE_X71Y49         FDCE                                         r  <hidden>
                         clock pessimism              0.658    -0.120    
    SLICE_X71Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.212    <hidden>
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.231%)  route 0.377ns (72.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558    -0.468    <hidden>
    SLICE_X69Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  <hidden>
                         net (fo=28, routed)          0.377     0.050    <hidden>
    SLICE_X66Y67         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.832    -0.857    <hidden>
    SLICE_X66Y67         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.428    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    <hidden>
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.231%)  route 0.377ns (72.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558    -0.468    <hidden>
    SLICE_X69Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  <hidden>
                         net (fo=28, routed)          0.377     0.050    <hidden>
    SLICE_X66Y67         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.832    -0.857    <hidden>
    SLICE_X66Y67         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.428    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    <hidden>
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.231%)  route 0.377ns (72.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558    -0.468    <hidden>
    SLICE_X69Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  <hidden>
                         net (fo=28, routed)          0.377     0.050    <hidden>
    SLICE_X66Y67         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.832    -0.857    <hidden>
    SLICE_X66Y67         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.428    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    <hidden>
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.533%)  route 0.458ns (76.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558    -0.468    <hidden>
    SLICE_X69Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  <hidden>
                         net (fo=28, routed)          0.458     0.131    <hidden>
    SLICE_X76Y69         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.860    -0.829    <hidden>
    SLICE_X76Y69         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.400    
    SLICE_X76Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    <hidden>
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.558%)  route 0.391ns (70.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.600    -0.426    <hidden>
    SLICE_X80Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.262 f  <hidden>
                         net (fo=28, routed)          0.391     0.129    <hidden>
    SLICE_X75Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.869    -0.820    <hidden>
    SLICE_X75Y58         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.391    
    SLICE_X75Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.483    <hidden>
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.327%)  route 0.459ns (73.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.600    -0.426    <hidden>
    SLICE_X80Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.262 f  <hidden>
                         net (fo=28, routed)          0.459     0.197    <hidden>
    SLICE_X83Y56         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.878    -0.811    <hidden>
    SLICE_X83Y56         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.382    
    SLICE_X83Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    <hidden>
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.514%)  route 0.514ns (78.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558    -0.468    <hidden>
    SLICE_X69Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  <hidden>
                         net (fo=28, routed)          0.514     0.187    <hidden>
    SLICE_X66Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.833    -0.856    <hidden>
    SLICE_X66Y66         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.427    
    SLICE_X66Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    <hidden>
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558    -0.468    <hidden>
    SLICE_X69Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  <hidden>
                         net (fo=28, routed)          0.609     0.281    <hidden>
    SLICE_X65Y67         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.832    -0.857    <hidden>
    SLICE_X65Y67         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.428    
    SLICE_X65Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    <hidden>
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.558    -0.468    <hidden>
    SLICE_X69Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  <hidden>
                         net (fo=28, routed)          0.609     0.281    <hidden>
    SLICE_X65Y67         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24721, routed)       0.832    -0.857    <hidden>
    SLICE_X65Y67         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.428    
    SLICE_X65Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    <hidden>
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.802    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/USRCCLKO
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.500ns  (MaxDelay Path 1.500ns)
  Data Path Delay:        1.390ns  (logic 0.379ns (27.269%)  route 1.011ns (72.731%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75                                       0.000     0.000 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           1.011     1.390    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    STARTUP_X0Y0         STARTUPE2                                    r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/USRCCLKO
  -------------------------------------------------------------------    -------------------

                         max delay                    1.500     1.500    
    STARTUP_X0Y0         STARTUPE2                    0.000     1.500    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
                         output delay                -0.000     1.500    
  -------------------------------------------------------------------
                         required time                          1.500    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  0.110    





