// Seed: 2234204519
module module_0 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input wor id_12,
    input tri1 id_13
);
endmodule
module module_1 #(
    parameter id_1 = 32'd48,
    parameter id_5 = 32'd58
) (
    input tri id_0,
    output supply0 _id_1,
    output tri id_2
    , _id_5,
    input tri0 id_3
    , id_6
);
  logic [id_5 : id_1] id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_3,
      id_0,
      id_2,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0
  );
endmodule
