

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Nov  7 23:09:06 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.090 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    118|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     48|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|      19|    166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |my_LUT_th_V_U  |my_LUT_th_V_RAM_AUTO_1R1W  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    |my_LUT_r_V_U   |my_LUT_th_V_RAM_AUTO_1R1W  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                           |        8|  0|   0|    0| 131072|    2|     2|       131072|
    +---------------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |fixed_x_V_2_fu_166_p2         |         +|   0|  0|  15|           8|           8|
    |fixed_y_V_2_fu_336_p2         |         +|   0|  0|  15|           8|           8|
    |and_ln348_1_fu_448_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln348_fu_278_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln941_1_fu_290_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln941_3_fu_454_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln941_4_fu_460_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln941_fu_284_p2           |       and|   0|  0|   2|           1|           1|
    |carry_1_fu_186_p2             |       and|   0|  0|   2|           1|           1|
    |carry_3_fu_356_p2             |       and|   0|  0|   2|           1|           1|
    |neg_src_2_fu_396_p2           |       and|   0|  0|   2|           1|           1|
    |neg_src_fu_226_p2             |       and|   0|  0|   2|           1|           1|
    |overflow_1_fu_414_p2          |       and|   0|  0|   2|           1|           1|
    |overflow_fu_244_p2            |       and|   0|  0|   2|           1|           1|
    |or_ln348_1_fu_432_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln348_fu_262_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln937_1_fu_390_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln937_fu_220_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln941_1_fu_408_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln941_2_fu_296_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln941_3_fu_466_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln941_fu_238_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln942_1_fu_426_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln942_fu_256_p2            |        or|   0|  0|   2|           1|           1|
    |deleted_ones_1_fu_376_p3      |    select|   0|  0|   2|           1|           1|
    |deleted_ones_fu_206_p3        |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_368_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_fu_198_p3       |    select|   0|  0|   2|           1|           1|
    |select_ln941_1_fu_480_p3      |    select|   0|  0|   8|           1|           8|
    |select_ln941_fu_472_p3        |    select|   0|  0|   8|           1|           8|
    |Range1_all_zeros_1_fu_362_p2  |       xor|   0|  0|   2|           1|           2|
    |Range1_all_zeros_fu_192_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln937_1_fu_384_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln937_fu_214_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln941_1_fu_402_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln941_fu_232_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln942_1_fu_250_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln942_2_fu_350_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln942_3_fu_420_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln942_fu_180_p2           |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 118|          54|          78|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |my_LUT_r_V_address0   |  14|          3|   16|         48|
    |my_LUT_th_V_address0  |  14|          3|   16|         48|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  48|         10|   33|        100|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  3|   0|    3|          0|
    |select_ln941_1_reg_515  |  8|   0|    8|          0|
    |select_ln941_reg_510    |  8|   0|    8|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 19|   0|   19|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   10|     ap_none|               x|        scalar|
|y             |   in|   10|     ap_none|               y|        scalar|
|r             |  out|   10|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   10|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

