Fitter report for rsa_rfid
Tue Feb 21 22:32:06 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Feb 21 22:32:06 2023       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; rsa_rfid                                    ;
; Top-level Entity Name              ; rsa_rfid                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C6GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 8,942 / 49,760 ( 18 % )                     ;
;     Total combinational functions  ; 8,127 / 49,760 ( 16 % )                     ;
;     Dedicated logic registers      ; 2,749 / 49,760 ( 6 % )                      ;
; Total registers                    ; 2749                                        ;
; Total pins                         ; 86 / 360 ( 24 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 66,360 / 1,677,312 ( 4 % )                  ;
; Embedded Multiplier 9-bit elements ; 16 / 288 ( 6 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.7%      ;
;     Processor 3            ;   5.6%      ;
;     Processor 4            ;   5.5%      ;
;     Processor 5            ;   5.2%      ;
;     Processor 6            ;   5.1%      ;
;     Processor 7            ;   5.0%      ;
;     Processor 8            ;   5.0%      ;
;     Processors 9-16        ;   4.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                            ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                     ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[18]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[18]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[18]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[18]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[18]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[18]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[19]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[19]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[19]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[19]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[19]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[19]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[20]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[20]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[20]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[20]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[20]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[20]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[21]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[21]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[21]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[21]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[21]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[21]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[22]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[22]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[22]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[22]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[22]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[22]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[23]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[23]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[23]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[23]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[23]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[23]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[24]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[24]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[24]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[24]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[24]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[24]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[25]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[25]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[25]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[25]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[25]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[25]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[26]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[26]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[26]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[26]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[26]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[26]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[27]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[27]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[27]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[27]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[27]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[27]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[28]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[28]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[28]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[28]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[28]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[28]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[29]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[29]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[29]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[29]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[29]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[29]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[30]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[30]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[30]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[30]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[30]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[30]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[30]~_Duplicate_2                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[31]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[31]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[31]~_Duplicate_1                      ; Q                ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[31]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                      ;                  ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[31]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ; DATAA            ;                       ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[31]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[31]~_Duplicate_2                      ; Q                ;                       ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                     ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value         ; Ignored Source ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+
; Location     ;                ;              ; ADC_CLK_10      ; PIN_N5                ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[0]   ; PIN_AB5               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[10]  ; PIN_AB19              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[11]  ; PIN_AA19              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[12]  ; PIN_Y19               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[13]  ; PIN_AB20              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[14]  ; PIN_AB21              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[15]  ; PIN_AA20              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[1]   ; PIN_AB6               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[2]   ; PIN_AB7               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[3]   ; PIN_AB8               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[4]   ; PIN_AB9               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[5]   ; PIN_Y10               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[6]   ; PIN_AA11              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[9]   ; PIN_AA17              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_RESET_N ; PIN_F16               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]    ; PIN_U17               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10]   ; PIN_T20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11]   ; PIN_P20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[12]   ; PIN_R20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]    ; PIN_W19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]    ; PIN_V18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]    ; PIN_U18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]    ; PIN_U19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]    ; PIN_T18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]    ; PIN_T19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]    ; PIN_R18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]    ; PIN_P18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]    ; PIN_P19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[0]      ; PIN_T21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[1]      ; PIN_T22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N      ; PIN_U21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE        ; PIN_N22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK        ; PIN_L14               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N       ; PIN_U20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]      ; PIN_Y21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]     ; PIN_H21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]     ; PIN_H22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]     ; PIN_G22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]     ; PIN_G20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]     ; PIN_G19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]     ; PIN_F22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]      ; PIN_Y20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]      ; PIN_AA22              ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]      ; PIN_AA21              ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]      ; PIN_Y22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]      ; PIN_W22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]      ; PIN_W20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]      ; PIN_V21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]      ; PIN_P21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]      ; PIN_J22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_LDQM       ; PIN_V22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N      ; PIN_U22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_UDQM       ; PIN_J21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N       ; PIN_V20               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[0]         ; PIN_V10               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[10]        ; PIN_W5                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[11]        ; PIN_AA15              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[12]        ; PIN_AA14              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[13]        ; PIN_W13               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[14]        ; PIN_W12               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[15]        ; PIN_AB13              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[16]        ; PIN_AB12              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[17]        ; PIN_Y11               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[18]        ; PIN_AB11              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[19]        ; PIN_W11               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[1]         ; PIN_W10               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[20]        ; PIN_AB10              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[21]        ; PIN_AA10              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[22]        ; PIN_AA9               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[23]        ; PIN_Y8                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[24]        ; PIN_AA8               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[25]        ; PIN_Y7                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[26]        ; PIN_AA7               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[27]        ; PIN_Y6                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[28]        ; PIN_AA6               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[29]        ; PIN_Y5                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[2]         ; PIN_V9                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[30]        ; PIN_AA5               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[31]        ; PIN_Y4                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[32]        ; PIN_AB3               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[33]        ; PIN_Y3                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[34]        ; PIN_AB2               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[35]        ; PIN_AA2               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[3]         ; PIN_W9                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[4]         ; PIN_V8                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[5]         ; PIN_W8                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[6]         ; PIN_V7                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[7]         ; PIN_W7                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[8]         ; PIN_W6                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[9]         ; PIN_V5                ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_CS_N    ; PIN_AB16              ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_INT[1]  ; PIN_Y14               ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_INT[2]  ; PIN_Y13               ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_SCLK    ; PIN_AB15              ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_SDI     ; PIN_V11               ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_SDO     ; PIN_V12               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[0]         ; PIN_A8                ; QSF Assignment ;
; Location     ;                ;              ; LEDR[1]         ; PIN_A9                ; QSF Assignment ;
; Location     ;                ;              ; LEDR[2]         ; PIN_A10               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[3]         ; PIN_B10               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[5]         ; PIN_C13               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[6]         ; PIN_E14               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[7]         ; PIN_D14               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[8]         ; PIN_A11               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[9]         ; PIN_B11               ; QSF Assignment ;
; Location     ;                ;              ; MAX10_CLK2_50   ; PIN_N14               ; QSF Assignment ;
; Location     ;                ;              ; SW[0]           ; PIN_C10               ; QSF Assignment ;
; Location     ;                ;              ; SW[1]           ; PIN_C11               ; QSF Assignment ;
; Location     ;                ;              ; SW[2]           ; PIN_D12               ; QSF Assignment ;
; Location     ;                ;              ; SW[3]           ; PIN_C12               ; QSF Assignment ;
; Location     ;                ;              ; SW[4]           ; PIN_A12               ; QSF Assignment ;
; Location     ;                ;              ; SW[5]           ; PIN_B12               ; QSF Assignment ;
; Location     ;                ;              ; SW[6]           ; PIN_A13               ; QSF Assignment ;
; Location     ;                ;              ; SW[7]           ; PIN_A14               ; QSF Assignment ;
; Location     ;                ;              ; SW[8]           ; PIN_B14               ; QSF Assignment ;
; Location     ;                ;              ; SW[9]           ; PIN_F15               ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[0]        ; PIN_P1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[1]        ; PIN_T1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[2]        ; PIN_P4                ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[3]        ; PIN_N2                ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[0]        ; PIN_W1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[1]        ; PIN_T2                ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[2]        ; PIN_R2                ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[3]        ; PIN_R1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_HS          ; PIN_N3                ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[0]        ; PIN_AA1               ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[1]        ; PIN_V1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[2]        ; PIN_Y2                ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[3]        ; PIN_Y1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_VS          ; PIN_N1                ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ADC_CLK_10      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[0]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[10]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[11]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[12]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[13]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[14]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[15]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[1]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[2]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[3]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[4]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[5]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[6]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[7]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[8]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_IO[9]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; ARDUINO_RESET_N ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[0]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[10]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[11]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[12]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[1]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[2]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[3]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[4]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[5]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[6]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[7]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[8]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_ADDR[9]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_BA[0]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_BA[1]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_CAS_N      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_CKE        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_CLK        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_CS_N       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[0]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[10]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[11]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[12]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[13]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[14]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[15]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[1]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[2]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[3]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[4]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[5]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[6]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[7]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[8]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_DQ[9]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_LDQM       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_RAS_N      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_UDQM       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; DRAM_WE_N       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[10]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[11]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[12]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[13]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[14]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[15]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[16]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[17]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[18]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[19]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[20]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[21]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[22]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[23]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[24]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[25]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[26]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[27]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[28]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[29]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[30]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[31]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[32]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[33]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[34]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[35]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[8]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GPIO[9]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GSENSOR_CS_N    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GSENSOR_INT[1]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GSENSOR_INT[2]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GSENSOR_SCLK    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GSENSOR_SDI     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; GSENSOR_SDO     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX0[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX0[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX0[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX0[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX0[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX0[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX0[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX0[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX1[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX1[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX1[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX1[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX1[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX1[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX1[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX1[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX2[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX2[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX2[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX2[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX2[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX2[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX2[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX2[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX3[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX3[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX3[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX3[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX3[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX3[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX3[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX3[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX4[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX4[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX4[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX4[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX4[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX4[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX4[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX4[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX5[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX5[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX5[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX5[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX5[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX5[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX5[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; HEX5[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; KEY[0]          ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; KEY[1]          ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[8]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; LEDR[9]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; MAX10_CLK1_50   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; MAX10_CLK2_50   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[0]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[1]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[2]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[3]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[4]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[5]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[6]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[7]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[8]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; SW[9]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_B[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_B[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_B[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_B[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_G[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_G[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_G[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_G[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_HS          ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_R[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_R[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_R[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_R[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; rsa_rfid       ;              ; VGA_VS          ; 3.3-V LVTTL           ; QSF Assignment ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 11168 ) ; 0.00 % ( 0 / 11168 )       ; 0.00 % ( 0 / 11168 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 11168 ) ; 0.00 % ( 0 / 11168 )       ; 0.00 % ( 0 / 11168 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11152 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/output_files/rsa_rfid.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 8,942 / 49,760 ( 18 % )      ;
;     -- Combinational with no register       ; 6193                         ;
;     -- Register only                        ; 815                          ;
;     -- Combinational with a register        ; 1934                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1672                         ;
;     -- 3 input functions                    ; 5991                         ;
;     -- <=2 input functions                  ; 464                          ;
;     -- Register only                        ; 815                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 3685                         ;
;     -- arithmetic mode                      ; 4442                         ;
;                                             ;                              ;
; Total registers*                            ; 2,749 / 51,509 ( 5 % )       ;
;     -- Dedicated logic registers            ; 2,749 / 49,760 ( 6 % )       ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 691 / 3,110 ( 22 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 86 / 360 ( 24 % )            ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )               ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 21 / 182 ( 12 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                ;
; Total block memory bits                     ; 66,360 / 1,677,312 ( 4 % )   ;
; Total block memory implementation bits      ; 193,536 / 1,677,312 ( 12 % ) ;
; Embedded Multiplier 9-bit elements          ; 16 / 288 ( 6 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global signals                              ; 1                            ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )               ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 6.4% / 6.8% / 5.7%           ;
; Peak interconnect usage (total/H/V)         ; 26.9% / 29.2% / 23.5%        ;
; Maximum fan-out                             ; 2780                         ;
; Highest non-global fan-out                  ; 512                          ;
; Total fan-out                               ; 35548                        ;
; Average fan-out                             ; 2.98                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 8942 / 49760 ( 18 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 6193                  ; 0                              ;
;     -- Register only                        ; 815                   ; 0                              ;
;     -- Combinational with a register        ; 1934                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1672                  ; 0                              ;
;     -- 3 input functions                    ; 5991                  ; 0                              ;
;     -- <=2 input functions                  ; 464                   ; 0                              ;
;     -- Register only                        ; 815                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3685                  ; 0                              ;
;     -- arithmetic mode                      ; 4442                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 2749                  ; 0                              ;
;     -- Dedicated logic registers            ; 2749 / 49760 ( 6 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 691 / 3110 ( 22 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 86                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 16 / 288 ( 6 % )      ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 66360                 ; 0                              ;
; Total RAM block bits                        ; 193536                ; 0                              ;
; M9K                                         ; 21 / 182 ( 11 % )     ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 35928                 ; 8                              ;
;     -- Registered Connections               ; 11207                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 4                     ; 0                              ;
;     -- Output Ports                         ; 82                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; clk   ; P11   ; 3        ; 34           ; 0            ; 28           ; 2780                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; go    ; B8    ; 7        ; 46           ; 54           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; reset ; A7    ; 7        ; 49           ; 54           ; 28           ; 235                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; rx    ; AB17  ; 4        ; 69           ; 0            ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; done            ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; output_text[0]  ; R10   ; 3        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[10] ; W4    ; 3        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[11] ; B3    ; 8        ; 26           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[12] ; J1    ; 1B       ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[13] ; V18   ; 5        ; 78           ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[14] ; D3    ; 1B       ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[15] ; A3    ; 8        ; 26           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[16] ; AA5   ; 3        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[17] ; D6    ; 8        ; 22           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[18] ; W7    ; 3        ; 24           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[19] ; AB2   ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[1]  ; V8    ; 3        ; 20           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[20] ; C2    ; 8        ; 20           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[21] ; Y1    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[22] ; V5    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[23] ; L22   ; 5        ; 78           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[24] ; P20   ; 5        ; 78           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[25] ; Y2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[26] ; V3    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[27] ; N5    ; 2        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[28] ; W9    ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[29] ; Y21   ; 5        ; 78           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[2]  ; J8    ; 1A       ; 0            ; 36           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[30] ; B2    ; 8        ; 22           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[31] ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[3]  ; E3    ; 1A       ; 0            ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[4]  ; H11   ; 8        ; 34           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[5]  ; U21   ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[6]  ; R14   ; 5        ; 78           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[7]  ; J3    ; 1A       ; 0            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[8]  ; Y7    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output_text[9]  ; J4    ; 1A       ; 0            ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sev_segment1[0] ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment1[1] ; D18   ; 6        ; 78           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment1[2] ; E18   ; 6        ; 78           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment1[3] ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment1[4] ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment1[5] ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment1[6] ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment1[7] ; A16   ; 7        ; 60           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment2[0] ; B20   ; 6        ; 78           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment2[1] ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment2[2] ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment2[3] ; A21   ; 6        ; 78           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment2[4] ; B21   ; 6        ; 78           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment2[5] ; C22   ; 6        ; 78           ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment2[6] ; B22   ; 6        ; 78           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment2[7] ; A19   ; 7        ; 66           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment3[0] ; F21   ; 6        ; 78           ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment3[1] ; E22   ; 6        ; 78           ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment3[2] ; E21   ; 6        ; 78           ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment3[3] ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment3[4] ; C20   ; 6        ; 78           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment3[5] ; D19   ; 6        ; 78           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment3[6] ; E17   ; 6        ; 78           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment3[7] ; D22   ; 6        ; 78           ; 35           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment4[0] ; F18   ; 6        ; 78           ; 40           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment4[1] ; E20   ; 6        ; 78           ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment4[2] ; E19   ; 6        ; 78           ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment4[3] ; J18   ; 6        ; 78           ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment4[4] ; H19   ; 6        ; 78           ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment4[5] ; F19   ; 6        ; 78           ; 40           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment4[6] ; F20   ; 6        ; 78           ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment4[7] ; F17   ; 6        ; 78           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment5[0] ; J20   ; 6        ; 78           ; 45           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment5[1] ; K20   ; 6        ; 78           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment5[2] ; L18   ; 6        ; 78           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment5[3] ; N18   ; 6        ; 78           ; 34           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment5[4] ; M20   ; 6        ; 78           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment5[5] ; N19   ; 6        ; 78           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment5[6] ; N20   ; 6        ; 78           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment5[7] ; L19   ; 6        ; 78           ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment[0]  ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment[1]  ; E15   ; 7        ; 74           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment[2]  ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment[3]  ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment[4]  ; E16   ; 7        ; 74           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment[5]  ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment[6]  ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sev_segment[7]  ; D15   ; 7        ; 66           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx              ; AA12  ; 4        ; 40           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 4 / 16 ( 25 % )  ; 2.5V          ; --           ;
; 1B       ; 6 / 24 ( 25 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 36 ( 6 % )   ; 2.5V          ; --           ;
; 3        ; 12 / 48 ( 25 % ) ; 2.5V          ; --           ;
; 4        ; 2 / 48 ( 4 % )   ; 3.3V          ; --           ;
; 5        ; 7 / 40 ( 18 % )  ; 2.5V          ; --           ;
; 6        ; 30 / 60 ( 50 % ) ; 3.3V          ; --           ;
; 7        ; 21 / 52 ( 40 % ) ; 3.3V          ; --           ;
; 8        ; 10 / 36 ( 28 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; output_text[15]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; reset                                          ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; sev_segment1[7]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 407        ; 7        ; sev_segment1[4]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; sev_segment1[5]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; sev_segment2[7]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 401        ; 7        ; sev_segment2[1]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; sev_segment2[3]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; output_text[16]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; tx                                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; output_text[19]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; rx                                             ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; output_text[30]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B3       ; 484        ; 8        ; output_text[11]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; go                                             ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; sev_segment1[3]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; sev_segment1[6]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; sev_segment2[2]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; sev_segment2[0]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B21      ; 367        ; 6        ; sev_segment2[4]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 365        ; 6        ; sev_segment2[6]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; output_text[20]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; sev_segment[0]                                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; sev_segment[2]                                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; sev_segment[3]                                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; sev_segment[6]                                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; sev_segment1[0]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; sev_segment3[3]                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; sev_segment3[4]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; sev_segment2[5]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; output_text[14]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; output_text[17]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; done                                           ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; sev_segment[7]                                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; sev_segment[5]                                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; sev_segment1[1]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 359        ; 6        ; sev_segment3[5]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; sev_segment3[7]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; output_text[3]                                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; sev_segment[1]                                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; sev_segment[4]                                 ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; sev_segment3[6]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E18      ; 387        ; 6        ; sev_segment1[2]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 352        ; 6        ; sev_segment4[2]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E20      ; 355        ; 6        ; sev_segment4[1]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E21      ; 335        ; 6        ; sev_segment3[2]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 333        ; 6        ; sev_segment3[1]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; sev_segment4[7]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F18      ; 354        ; 6        ; sev_segment4[0]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F19      ; 353        ; 6        ; sev_segment4[5]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 342        ; 6        ; sev_segment4[6]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 340        ; 6        ; sev_segment3[0]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; output_text[4]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; sev_segment4[4]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; output_text[12]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; output_text[7]                                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; output_text[9]                                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; output_text[2]                                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; sev_segment4[3]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; sev_segment5[0]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; sev_segment5[1]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; sev_segment5[2]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 349        ; 6        ; sev_segment5[7]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; output_text[23]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; sev_segment5[4]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; output_text[27]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; sev_segment5[3]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 338        ; 6        ; sev_segment5[5]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 339        ; 6        ; sev_segment5[6]                                ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; clk                                            ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; output_text[24]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; output_text[0]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; output_text[6]                                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; output_text[5]                                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 302        ; 5        ; output_text[31]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; output_text[26]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; output_text[22]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; output_text[1]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; output_text[13]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; output_text[10]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; output_text[18]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; output_text[28]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; output_text[21]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y2       ; 131        ; 3        ; output_text[25]                                ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; output_text[8]                                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; output_text[29]                                ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; output_text[0]  ; Incomplete set of assignments ;
; output_text[1]  ; Incomplete set of assignments ;
; output_text[2]  ; Incomplete set of assignments ;
; output_text[3]  ; Incomplete set of assignments ;
; output_text[4]  ; Incomplete set of assignments ;
; output_text[5]  ; Incomplete set of assignments ;
; output_text[6]  ; Incomplete set of assignments ;
; output_text[7]  ; Incomplete set of assignments ;
; output_text[8]  ; Incomplete set of assignments ;
; output_text[9]  ; Incomplete set of assignments ;
; output_text[10] ; Incomplete set of assignments ;
; output_text[11] ; Incomplete set of assignments ;
; output_text[12] ; Incomplete set of assignments ;
; output_text[13] ; Incomplete set of assignments ;
; output_text[14] ; Incomplete set of assignments ;
; output_text[15] ; Incomplete set of assignments ;
; output_text[16] ; Incomplete set of assignments ;
; output_text[17] ; Incomplete set of assignments ;
; output_text[18] ; Incomplete set of assignments ;
; output_text[19] ; Incomplete set of assignments ;
; output_text[20] ; Incomplete set of assignments ;
; output_text[21] ; Incomplete set of assignments ;
; output_text[22] ; Incomplete set of assignments ;
; output_text[23] ; Incomplete set of assignments ;
; output_text[24] ; Incomplete set of assignments ;
; output_text[25] ; Incomplete set of assignments ;
; output_text[26] ; Incomplete set of assignments ;
; output_text[27] ; Incomplete set of assignments ;
; output_text[28] ; Incomplete set of assignments ;
; output_text[29] ; Incomplete set of assignments ;
; output_text[30] ; Incomplete set of assignments ;
; output_text[31] ; Incomplete set of assignments ;
; tx              ; Missing drive strength        ;
; sev_segment[0]  ; Missing drive strength        ;
; sev_segment[1]  ; Missing drive strength        ;
; sev_segment[2]  ; Missing drive strength        ;
; sev_segment[3]  ; Missing drive strength        ;
; sev_segment[4]  ; Missing drive strength        ;
; sev_segment[5]  ; Missing drive strength        ;
; sev_segment[6]  ; Missing drive strength        ;
; sev_segment[7]  ; Missing drive strength        ;
; sev_segment1[0] ; Missing drive strength        ;
; sev_segment1[1] ; Missing drive strength        ;
; sev_segment1[2] ; Missing drive strength        ;
; sev_segment1[3] ; Missing drive strength        ;
; sev_segment1[4] ; Missing drive strength        ;
; sev_segment1[5] ; Missing drive strength        ;
; sev_segment1[6] ; Missing drive strength        ;
; sev_segment1[7] ; Missing drive strength        ;
; sev_segment2[0] ; Missing drive strength        ;
; sev_segment2[1] ; Missing drive strength        ;
; sev_segment2[2] ; Missing drive strength        ;
; sev_segment2[3] ; Missing drive strength        ;
; sev_segment2[4] ; Missing drive strength        ;
; sev_segment2[5] ; Missing drive strength        ;
; sev_segment2[6] ; Missing drive strength        ;
; sev_segment2[7] ; Missing drive strength        ;
; sev_segment3[0] ; Missing drive strength        ;
; sev_segment3[1] ; Missing drive strength        ;
; sev_segment3[2] ; Missing drive strength        ;
; sev_segment3[3] ; Missing drive strength        ;
; sev_segment3[4] ; Missing drive strength        ;
; sev_segment3[5] ; Missing drive strength        ;
; sev_segment3[6] ; Missing drive strength        ;
; sev_segment3[7] ; Missing drive strength        ;
; sev_segment4[0] ; Missing drive strength        ;
; sev_segment4[1] ; Missing drive strength        ;
; sev_segment4[2] ; Missing drive strength        ;
; sev_segment4[3] ; Missing drive strength        ;
; sev_segment4[4] ; Missing drive strength        ;
; sev_segment4[5] ; Missing drive strength        ;
; sev_segment4[6] ; Missing drive strength        ;
; sev_segment4[7] ; Missing drive strength        ;
; sev_segment5[0] ; Missing drive strength        ;
; sev_segment5[1] ; Missing drive strength        ;
; sev_segment5[2] ; Missing drive strength        ;
; sev_segment5[3] ; Missing drive strength        ;
; sev_segment5[4] ; Missing drive strength        ;
; sev_segment5[5] ; Missing drive strength        ;
; sev_segment5[6] ; Missing drive strength        ;
; sev_segment5[7] ; Missing drive strength        ;
; done            ; Missing drive strength        ;
; output_text[0]  ; Missing location assignment   ;
; output_text[1]  ; Missing location assignment   ;
; output_text[2]  ; Missing location assignment   ;
; output_text[3]  ; Missing location assignment   ;
; output_text[4]  ; Missing location assignment   ;
; output_text[5]  ; Missing location assignment   ;
; output_text[6]  ; Missing location assignment   ;
; output_text[7]  ; Missing location assignment   ;
; output_text[8]  ; Missing location assignment   ;
; output_text[9]  ; Missing location assignment   ;
; output_text[10] ; Missing location assignment   ;
; output_text[11] ; Missing location assignment   ;
; output_text[12] ; Missing location assignment   ;
; output_text[13] ; Missing location assignment   ;
; output_text[14] ; Missing location assignment   ;
; output_text[15] ; Missing location assignment   ;
; output_text[16] ; Missing location assignment   ;
; output_text[17] ; Missing location assignment   ;
; output_text[18] ; Missing location assignment   ;
; output_text[19] ; Missing location assignment   ;
; output_text[20] ; Missing location assignment   ;
; output_text[21] ; Missing location assignment   ;
; output_text[22] ; Missing location assignment   ;
; output_text[23] ; Missing location assignment   ;
; output_text[24] ; Missing location assignment   ;
; output_text[25] ; Missing location assignment   ;
; output_text[26] ; Missing location assignment   ;
; output_text[27] ; Missing location assignment   ;
; output_text[28] ; Missing location assignment   ;
; output_text[29] ; Missing location assignment   ;
; output_text[30] ; Missing location assignment   ;
; output_text[31] ; Missing location assignment   ;
+-----------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                             ; Entity Name         ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |rsa_rfid                                                   ; 8942 (1)    ; 2749 (0)                  ; 0 (0)         ; 66360       ; 21   ; 1          ; 16           ; 0       ; 8         ; 86   ; 0            ; 6193 (1)     ; 815 (0)           ; 1934 (0)         ; 0          ; |rsa_rfid                                                                                                                                                                                                                                                                                                                       ; rsa_rfid            ; work         ;
;    |controlUnit:CU_rsa|                                     ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 5 (0)            ; 0          ; |rsa_rfid|controlUnit:CU_rsa                                                                                                                                                                                                                                                                                                    ; controlUnit         ; work         ;
;       |ROM:rom0|                                            ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 3 (3)            ; 0          ; |rsa_rfid|controlUnit:CU_rsa|ROM:rom0                                                                                                                                                                                                                                                                                           ; ROM                 ; work         ;
;       |counter:counter0|                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |rsa_rfid|controlUnit:CU_rsa|counter:counter0                                                                                                                                                                                                                                                                                   ; counter             ; work         ;
;       |mux4to1:mux0|                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |rsa_rfid|controlUnit:CU_rsa|mux4to1:mux0                                                                                                                                                                                                                                                                                       ; mux4to1             ; work         ;
;    |dataPath:dataPath_rsa|                                  ; 8643 (4)    ; 2583 (0)                  ; 0 (0)         ; 824         ; 13   ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 6060 (4)     ; 806 (0)           ; 1777 (0)         ; 0          ; |rsa_rfid|dataPath:dataPath_rsa                                                                                                                                                                                                                                                                                                 ; dataPath            ; work         ;
;       |bytes_to_words_opt:bytes_to_words_opt_instance|      ; 166 (166)   ; 148 (148)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 106 (106)         ; 42 (42)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance                                                                                                                                                                                                                                                  ; bytes_to_words_opt  ; work         ;
;       |encrypt_decrypt:encrypt_decrypt_state_machine|       ; 8427 (219)  ; 2394 (137)                ; 0 (0)         ; 824         ; 13   ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 6032 (81)    ; 700 (14)          ; 1695 (124)       ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine                                                                                                                                                                                                                                                   ; encrypt_decrypt     ; work         ;
;          |divider64:base_squared_mod_modulo|                ; 4141 (0)    ; 1105 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2901 (0)     ; 370 (0)           ; 870 (0)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo                                                                                                                                                                                                                 ; divider64           ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|               ; 4141 (0)    ; 1105 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2901 (0)     ; 370 (0)           ; 870 (0)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_mou:auto_generated|              ; 4141 (0)    ; 1105 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2901 (0)     ; 370 (0)           ; 870 (0)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated                                                                                                                                                   ; lpm_divide_mou      ; work         ;
;                   |sign_div_unsign_iai:divider|             ; 4141 (0)    ; 1105 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2901 (0)     ; 370 (0)           ; 870 (0)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider                                                                                                                       ; sign_div_unsign_iai ; work         ;
;                      |alt_u_div_f8f:divider|                ; 4141 (4139) ; 1105 (1105)               ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2901 (2899)  ; 370 (370)         ; 870 (870)        ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider                                                                                                 ; alt_u_div_f8f       ; work         ;
;                         |add_sub_u3c:add_sub_1|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|add_sub_u3c:add_sub_1                                                                           ; add_sub_u3c         ; work         ;
;          |divider64:result_mul_base_mod_modulo|             ; 4211 (0)    ; 1152 (0)                  ; 0 (0)         ; 824         ; 13   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2971 (0)     ; 316 (0)           ; 924 (0)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo                                                                                                                                                                                                              ; divider64           ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|               ; 4211 (0)    ; 1152 (0)                  ; 0 (0)         ; 824         ; 13   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2971 (0)     ; 316 (0)           ; 924 (0)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                              ; lpm_divide          ; work         ;
;                |lpm_divide_mou:auto_generated|              ; 4211 (0)    ; 1152 (0)                  ; 0 (0)         ; 824         ; 13   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2971 (0)     ; 316 (0)           ; 924 (0)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated                                                                                                                                                ; lpm_divide_mou      ; work         ;
;                   |sign_div_unsign_iai:divider|             ; 4211 (0)    ; 1152 (0)                  ; 0 (0)         ; 824         ; 13   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2971 (0)     ; 316 (0)           ; 924 (0)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider                                                                                                                    ; sign_div_unsign_iai ; work         ;
;                      |alt_u_div_f8f:divider|                ; 4211 (4106) ; 1152 (1106)               ; 0 (0)         ; 824         ; 13   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2971 (2912)  ; 316 (316)         ; 924 (878)        ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider                                                                                              ; alt_u_div_f8f       ; work         ;
;                         |add_sub_u3c:add_sub_1|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|add_sub_u3c:add_sub_1                                                                        ; add_sub_u3c         ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_0|  ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 80          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_93o:auto_generated|  ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 80          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated                               ; shift_taps_93o      ; work         ;
;                               |altsyncram_0p71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 80          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|altsyncram_0p71:altsyncram2   ; altsyncram_0p71     ; work         ;
;                               |cntr_i5f:cntr1|              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|cntr_i5f:cntr1                ; cntr_i5f            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_10| ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 36          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10                                                            ; altshift_taps       ; work         ;
;                            |shift_taps_p1o:auto_generated|  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 36          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10|shift_taps_p1o:auto_generated                              ; shift_taps_p1o      ; work         ;
;                               |altsyncram_ul71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10|shift_taps_p1o:auto_generated|altsyncram_ul71:altsyncram2  ; altsyncram_ul71     ; work         ;
;                               |cntr_04f:cntr1|              ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10|shift_taps_p1o:auto_generated|cntr_04f:cntr1               ; cntr_04f            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_11| ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_11                                                            ; altshift_taps       ; work         ;
;                            |shift_taps_r1o:auto_generated|  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_11|shift_taps_r1o:auto_generated                              ; shift_taps_r1o      ; work         ;
;                               |altsyncram_1m71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_11|shift_taps_r1o:auto_generated|altsyncram_1m71:altsyncram2  ; altsyncram_1m71     ; work         ;
;                               |cntr_v3f:cntr1|              ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_11|shift_taps_r1o:auto_generated|cntr_v3f:cntr1               ; cntr_v3f            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_12| ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 24          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_12                                                            ; altshift_taps       ; work         ;
;                            |shift_taps_n1o:auto_generated|  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 24          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_12|shift_taps_n1o:auto_generated                              ; shift_taps_n1o      ; work         ;
;                               |altsyncram_ol71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_12|shift_taps_n1o:auto_generated|altsyncram_ol71:altsyncram2  ; altsyncram_ol71     ; work         ;
;                               |cntr_t3f:cntr1|              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_12|shift_taps_n1o:auto_generated|cntr_t3f:cntr1               ; cntr_t3f            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_1|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 120         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_b3o:auto_generated|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 120         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated                               ; shift_taps_b3o      ; work         ;
;                               |altsyncram_4p71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 120         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|altsyncram_4p71:altsyncram2   ; altsyncram_4p71     ; work         ;
;                               |cntr_h5f:cntr1|              ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|cntr_h5f:cntr1                ; cntr_h5f            ; work         ;
;                                  |cmpr_grb:cmpr4|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|cntr_h5f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_2|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 84          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_83o:auto_generated|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 84          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated                               ; shift_taps_83o      ; work         ;
;                               |altsyncram_uo71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 84          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated|altsyncram_uo71:altsyncram2   ; altsyncram_uo71     ; work         ;
;                               |cntr_g5f:cntr1|              ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated|cntr_g5f:cntr1                ; cntr_g5f            ; work         ;
;                                  |cmpr_grb:cmpr4|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated|cntr_g5f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_3|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 78          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_3                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_73o:auto_generated|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 78          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_73o:auto_generated                               ; shift_taps_73o      ; work         ;
;                               |altsyncram_so71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 78          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_73o:auto_generated|altsyncram_so71:altsyncram2   ; altsyncram_so71     ; work         ;
;                               |cntr_f5f:cntr1|              ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_73o:auto_generated|cntr_f5f:cntr1                ; cntr_f5f            ; work         ;
;                                  |cmpr_grb:cmpr4|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_73o:auto_generated|cntr_f5f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_4|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 72          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_63o:auto_generated|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 72          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated                               ; shift_taps_63o      ; work         ;
;                               |altsyncram_qo71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 72          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_qo71:altsyncram2   ; altsyncram_qo71     ; work         ;
;                               |cntr_e5f:cntr1|              ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|cntr_e5f:cntr1                ; cntr_e5f            ; work         ;
;                                  |cmpr_grb:cmpr4|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|cntr_e5f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_5|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 66          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_53o:auto_generated|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 66          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated                               ; shift_taps_53o      ; work         ;
;                               |altsyncram_oo71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 66          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|altsyncram_oo71:altsyncram2   ; altsyncram_oo71     ; work         ;
;                               |cntr_d5f:cntr1|              ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|cntr_d5f:cntr1                ; cntr_d5f            ; work         ;
;                                  |cmpr_grb:cmpr4|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|cntr_d5f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_6|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 80          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_a3o:auto_generated|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 80          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated                               ; shift_taps_a3o      ; work         ;
;                               |altsyncram_ro71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 80          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|altsyncram_ro71:altsyncram2   ; altsyncram_ro71     ; work         ;
;                               |cntr_c5f:cntr1|              ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|cntr_c5f:cntr1                ; cntr_c5f            ; work         ;
;                                  |cmpr_grb:cmpr4|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|cntr_c5f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_7|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 54          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_33o:auto_generated|  ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 54          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated                               ; shift_taps_33o      ; work         ;
;                               |altsyncram_6m71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 54          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|altsyncram_6m71:altsyncram2   ; altsyncram_6m71     ; work         ;
;                               |cntr_44f:cntr1|              ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|cntr_44f:cntr1                ; cntr_44f            ; work         ;
;                                  |cmpr_grb:cmpr4|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|cntr_44f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_8|  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_8                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_23o:auto_generated|  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_8|shift_taps_23o:auto_generated                               ; shift_taps_23o      ; work         ;
;                               |altsyncram_2m71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_8|shift_taps_23o:auto_generated|altsyncram_2m71:altsyncram2   ; altsyncram_2m71     ; work         ;
;                               |cntr_24f:cntr1|              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_8|shift_taps_23o:auto_generated|cntr_24f:cntr1                ; cntr_24f            ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_9|  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 42          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9                                                             ; altshift_taps       ; work         ;
;                            |shift_taps_q1o:auto_generated|  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 42          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated                               ; shift_taps_q1o      ; work         ;
;                               |altsyncram_0m71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 42          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|altsyncram_0m71:altsyncram2   ; altsyncram_0m71     ; work         ;
;                               |cntr_14f:cntr1|              ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|cntr_14f:cntr1                ; cntr_14f            ; work         ;
;          |lpm_mult:Mult0|                                   ; 92 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 46 (0)           ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0                                                                                                                                                                                                                                    ; lpm_mult            ; work         ;
;             |mult_ugs:auto_generated|                       ; 92 (92)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 46 (46)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated                                                                                                                                                                                                            ; mult_ugs            ; work         ;
;          |lpm_mult:Mult1|                                   ; 79 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 46 (0)           ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1                                                                                                                                                                                                                                    ; lpm_mult            ; work         ;
;             |mult_uns:auto_generated|                       ; 79 (79)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 46 (46)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated                                                                                                                                                                                                            ; mult_uns            ; work         ;
;       |send_data:send_data_instance|                        ; 47 (47)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 41 (41)          ; 0          ; |rsa_rfid|dataPath:dataPath_rsa|send_data:send_data_instance                                                                                                                                                                                                                                                                    ; send_data           ; work         ;
;    |hex_to_7seg:my_converter1|                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; 0          ; |rsa_rfid|hex_to_7seg:my_converter1                                                                                                                                                                                                                                                                                             ; hex_to_7seg         ; work         ;
;    |hex_to_7seg:my_converter2|                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |rsa_rfid|hex_to_7seg:my_converter2                                                                                                                                                                                                                                                                                             ; hex_to_7seg         ; work         ;
;    |hex_to_7seg:my_converter3|                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |rsa_rfid|hex_to_7seg:my_converter3                                                                                                                                                                                                                                                                                             ; hex_to_7seg         ; work         ;
;    |hex_to_7seg:my_converter4|                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|hex_to_7seg:my_converter4                                                                                                                                                                                                                                                                                             ; hex_to_7seg         ; work         ;
;    |hex_to_7seg:my_converter5|                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |rsa_rfid|hex_to_7seg:my_converter5                                                                                                                                                                                                                                                                                             ; hex_to_7seg         ; work         ;
;    |hex_to_7seg:my_converter|                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|hex_to_7seg:my_converter                                                                                                                                                                                                                                                                                              ; hex_to_7seg         ; work         ;
;    |uart:uart_rsa|                                          ; 266 (0)     ; 160 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 8 (0)             ; 152 (0)          ; 0          ; |rsa_rfid|uart:uart_rsa                                                                                                                                                                                                                                                                                                         ; uart                ; work         ;
;       |baud_timer:baud_rate_generator|                      ; 19 (19)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 11 (11)          ; 0          ; |rsa_rfid|uart:uart_rsa|baud_timer:baud_rate_generator                                                                                                                                                                                                                                                                          ; baud_timer          ; work         ;
;       |fifoRsa:rx_FIFO|                                     ; 88 (0)      ; 55 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 55 (0)           ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:rx_FIFO                                                                                                                                                                                                                                                                                         ; fifoRsa             ; work         ;
;          |scfifo:scfifo_component|                          ; 88 (0)      ; 55 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 55 (0)           ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component                                                                                                                                                                                                                                                                 ; scfifo              ; work         ;
;             |scfifo_in21:auto_generated|                    ; 88 (0)      ; 55 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 55 (0)           ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated                                                                                                                                                                                                                                      ; scfifo_in21         ; work         ;
;                |a_dpfifo_5f21:dpfifo|                       ; 88 (50)     ; 55 (20)                   ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (30)      ; 0 (0)             ; 55 (20)          ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo                                                                                                                                                                                                                 ; a_dpfifo_5f21       ; work         ;
;                   |altsyncram_vrg1:FIFOram|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram                                                                                                                                                                                         ; altsyncram_vrg1     ; work         ;
;                   |cntr_1ma:rd_ptr_msb|                     ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb                                                                                                                                                                                             ; cntr_1ma            ; work         ;
;                   |cntr_2ma:wr_ptr|                         ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr                                                                                                                                                                                                 ; cntr_2ma            ; work         ;
;                   |cntr_em6:usedw_counter|                  ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter                                                                                                                                                                                          ; cntr_em6            ; work         ;
;       |fifoRsa:tx_FIFO|                                     ; 89 (0)      ; 55 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 55 (0)           ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:tx_FIFO                                                                                                                                                                                                                                                                                         ; fifoRsa             ; work         ;
;          |scfifo:scfifo_component|                          ; 89 (0)      ; 55 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 55 (0)           ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component                                                                                                                                                                                                                                                                 ; scfifo              ; work         ;
;             |scfifo_in21:auto_generated|                    ; 89 (0)      ; 55 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 55 (0)           ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated                                                                                                                                                                                                                                      ; scfifo_in21         ; work         ;
;                |a_dpfifo_5f21:dpfifo|                       ; 89 (51)     ; 55 (20)                   ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (31)      ; 0 (0)             ; 55 (20)          ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo                                                                                                                                                                                                                 ; a_dpfifo_5f21       ; work         ;
;                   |altsyncram_vrg1:FIFOram|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram                                                                                                                                                                                         ; altsyncram_vrg1     ; work         ;
;                   |cntr_1ma:rd_ptr_msb|                     ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb                                                                                                                                                                                             ; cntr_1ma            ; work         ;
;                   |cntr_2ma:wr_ptr|                         ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr                                                                                                                                                                                                 ; cntr_2ma            ; work         ;
;                   |cntr_em6:usedw_counter|                  ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; 0          ; |rsa_rfid|uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter                                                                                                                                                                                          ; cntr_em6            ; work         ;
;       |uart_rx:receiver|                                    ; 34 (34)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 8 (8)             ; 11 (11)          ; 0          ; |rsa_rfid|uart:uart_rsa|uart_rx:receiver                                                                                                                                                                                                                                                                                        ; uart_rx             ; work         ;
;       |uart_tx:transmitter|                                 ; 36 (36)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 20 (20)          ; 0          ; |rsa_rfid|uart:uart_rsa|uart_tx:transmitter                                                                                                                                                                                                                                                                                     ; uart_tx             ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; output_text[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output_text[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment1[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment1[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment1[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment1[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment1[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment1[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment1[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment1[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment2[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment2[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment2[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment2[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment2[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment2[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment2[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment2[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment3[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment3[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment3[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment3[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment3[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment3[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment3[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment3[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment4[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment4[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment4[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment4[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment4[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment4[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment4[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment4[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment5[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment5[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment5[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment5[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment5[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment5[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment5[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sev_segment5[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; done            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset           ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; go              ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; rx              ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                     ;                   ;         ;
; reset                                                                                                                                                   ;                   ;         ;
;      - uart:uart_rsa|uart_tx:transmitter|b_reg[0]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[11]        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[10]        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[9]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[8]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[0]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[11] ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[10] ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[9]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[8]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[7]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[6]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[5]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[4]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[3]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[11]        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[10]        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[9]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[8]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[0]         ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[11] ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[10] ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[9]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[8]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[7]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[6]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[5]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[4]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[3]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[2]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[1]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|counter_reg_bit[0]  ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[10]    ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[9]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[8]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[7]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[6]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[5]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[4]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[3]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[2]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[1]     ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[0]     ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|current_byte[2]                                                                               ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|done                                                                        ; 0                 ; 6       ;
;      - controlUnit:CU_rsa|counter:counter0|out[0]                                                                                                       ; 0                 ; 6       ;
;      - controlUnit:CU_rsa|counter:counter0|out[1]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|full_dff                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|current_byte[1]                                                                               ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|current_byte[0]                                                                               ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|full_dff                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|rdreq_out                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|done                                                                                          ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[0]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[8]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[1]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[16]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[9]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[2]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[24]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[17]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[10]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[3]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[25]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[18]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[11]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[4]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[26]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[19]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[12]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[5]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[27]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[20]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[13]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[6]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[28]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[21]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[14]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[7]                                                                                   ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[29]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[22]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[15]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[30]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[23]                                                                                  ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[31]                                                                                  ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|state_reg.idle                                                                                                 ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|state_reg.data                                                                                                 ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|state_reg.stop                                                                                                 ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|state.READ_0                                                                ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|state.STORE_SELECT                                                          ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|state.SEND                                                                                    ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|next_state.READ_3                                                           ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|next_state.READ_1                                                           ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|next_state.READ_2                                                           ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|tx_reg                                                                                                         ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|key[0]~0                                                                    ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|mod[0]~0                                                                    ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|plaintext[19]~0                                                             ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|n_reg[2]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|n_reg[1]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|n_reg[0]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|s_reg[3]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|s_reg[2]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|s_reg[1]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|s_reg[0]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[8]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[10]                                                                                           ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[9]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[7]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[6]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[5]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[4]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[3]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[2]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[1]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[0]                                                                                            ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|b_reg[1]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|state_reg.start                                                                                                ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|word_buffer[0]~1                                                            ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|state~26                                                                    ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|b_reg[2]                                                                                                       ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|req_wr                                                                                        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_will_be_0~1                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_will_be_2~5                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_will_be_1~1                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|s_reg[3]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|s_reg[2]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|s_reg[1]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|s_reg[0]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|state_reg.stop                                                                                                    ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_will_be_0~1                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_will_be_2~3                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_will_be_1~1                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[0]                                                                                                          ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|CURRENT_WORD~4                                                              ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|CURRENT_WORD[0]~5                                                           ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|CURRENT_WORD~6                                                              ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[1]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[2]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[3]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[4]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[5]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[6]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[7]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|b_reg[3]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|wrreq_delaya[0]~0                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|wrreq_delaya[1]~1                          ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[20]~2                                                                                ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|_~0                        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[0]~0                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|rd_ptr_lsb~0                               ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|rd_ptr_lsb~1                               ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|_~0                    ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[1]~1                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[2]~2                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[3]~3                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[4]~4                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[5]~5                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[6]~6                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[7]~7                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[8]~8                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[9]~9                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[10]~10                        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[11]~11                        ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|state_reg.start                                                                                                   ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|state_reg.data                                                                                                    ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|state_reg.idle                                                                                                    ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|n_reg[2]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|n_reg[1]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|n_reg[0]                                                                                                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|wrreq_delaya[1]~0                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|wrreq_delaya[0]~1                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|_~0                        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[0]~0                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|rd_ptr_lsb~0                               ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|rd_ptr_lsb~1                               ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|_~0                    ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[1]~1                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[2]~2                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[3]~3                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[4]~4                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[5]~5                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[6]~6                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[7]~7                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[8]~8                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[9]~9                          ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[10]~10                        ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[11]~11                        ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|state~31                                                                    ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|state~33                                                                    ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|state~12                                                                                      ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|state~13                                                                                      ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|b_reg[4]                                                                                                       ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|send_data:send_data_instance|state~14                                                                                      ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|state~34                                                                    ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|state~35                                                                    ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|state~36                                                                    ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|next_state~8                                                                ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|b_reg[5]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|b_reg[6]                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_tx:transmitter|b_reg[7]                                                                                                       ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|word_buffer[8]~9                                                            ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|word_buffer[16]~10                                                          ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|word_buffer[24]~11                                                          ; 0                 ; 6       ;
;      - dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|CURRENT_WORD~8                                                              ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|_~2                 ; 0                 ; 6       ;
;      - uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|_~2                 ; 0                 ; 6       ;
; go                                                                                                                                                      ;                   ;         ;
;      - controlUnit:CU_rsa|mux4to1:mux0|out~0                                                                                                            ; 1                 ; 6       ;
; rx                                                                                                                                                      ;                   ;         ;
;      - uart:uart_rsa|uart_rx:receiver|s_reg[3]~2                                                                                                        ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|Selector4~2                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|Selector4~3                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|Selector4~4                                                                                                       ; 0                 ; 6       ;
;      - uart:uart_rsa|uart_rx:receiver|b_reg[7]~feeder                                                                                                   ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                   ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                                                                                                    ; PIN_P11            ; 2772    ; Clock                                               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|CURRENT_WORD[0]~5                                                                                                                                                 ; LCCOMB_X66_Y37_N10 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|done                                                                                                                                                              ; FF_X66_Y37_N23     ; 137     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|key[0]~0                                                                                                                                                          ; LCCOMB_X66_Y37_N30 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|mod[0]~0                                                                                                                                                          ; LCCOMB_X65_Y35_N14 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|plaintext[19]~0                                                                                                                                                   ; LCCOMB_X66_Y35_N0  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|word_buffer[0]~1                                                                                                                                                  ; LCCOMB_X65_Y37_N26 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|word_buffer[16]~10                                                                                                                                                ; LCCOMB_X65_Y35_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|word_buffer[24]~11                                                                                                                                                ; LCCOMB_X65_Y37_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|word_buffer[8]~9                                                                                                                                                  ; LCCOMB_X65_Y37_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divide_latency_counter[4]~7                                                                                                                                        ; LCCOMB_X69_Y36_N16 ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divide_latency_counter[4]~9                                                                                                                                        ; LCCOMB_X69_Y36_N0  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1105]    ; LCCOMB_X58_Y19_N18 ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1300]    ; LCCOMB_X55_Y15_N0  ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1495]    ; LCCOMB_X49_Y14_N24 ; 23      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1755]    ; LCCOMB_X45_Y14_N18 ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1950]    ; LCCOMB_X39_Y12_N20 ; 30      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2145]    ; LCCOMB_X35_Y14_N0  ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2340]    ; LCCOMB_X30_Y18_N18 ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2535]    ; LCCOMB_X26_Y19_N2  ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[260]     ; LCCOMB_X69_Y26_N6  ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2795]    ; LCCOMB_X31_Y22_N30 ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2990]    ; LCCOMB_X31_Y28_N22 ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[3185]    ; LCCOMB_X36_Y29_N26 ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[3380]    ; LCCOMB_X41_Y33_N24 ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[3575]    ; LCCOMB_X47_Y33_N26 ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[3835]    ; LCCOMB_X56_Y33_N30 ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[4030]    ; LCCOMB_X61_Y34_N26 ; 62      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[455]     ; LCCOMB_X70_Y24_N0  ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[715]     ; LCCOMB_X66_Y22_N28 ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[910]     ; LCCOMB_X61_Y20_N22 ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1105] ; LCCOMB_X59_Y16_N28 ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1300] ; LCCOMB_X55_Y15_N4  ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1495] ; LCCOMB_X49_Y14_N14 ; 23      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1755] ; LCCOMB_X45_Y15_N26 ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[1950] ; LCCOMB_X39_Y15_N6  ; 30      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2145] ; LCCOMB_X29_Y11_N4  ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2340] ; LCCOMB_X25_Y14_N26 ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2535] ; LCCOMB_X19_Y18_N6  ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[260]  ; LCCOMB_X70_Y27_N22 ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2795] ; LCCOMB_X21_Y22_N30 ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[2990] ; LCCOMB_X23_Y28_N26 ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[3185] ; LCCOMB_X30_Y29_N22 ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[3380] ; LCCOMB_X41_Y29_N30 ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[3575] ; LCCOMB_X47_Y29_N26 ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[3835] ; LCCOMB_X55_Y26_N30 ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[4030] ; LCCOMB_X59_Y27_N12 ; 62      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[455]  ; LCCOMB_X74_Y25_N2  ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[715]  ; LCCOMB_X69_Y20_N0  ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|selnose[910]  ; LCCOMB_X61_Y20_N0  ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|result_reg[18]~1                                                                                                                                                   ; LCCOMB_X70_Y36_N16 ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|state~16                                                                                                                                                           ; LCCOMB_X74_Y35_N16 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; dataPath:dataPath_rsa|send_data:send_data_instance|data_reg[20]~2                                                                                                                                                                      ; LCCOMB_X63_Y33_N2  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                                                                  ; PIN_A7             ; 235     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|_~0                                                                                                          ; LCCOMB_X54_Y43_N16 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|_~0                                                                                                              ; LCCOMB_X55_Y44_N6  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|_~2                                                                                                       ; LCCOMB_X54_Y44_N0  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|pulse_ram_output~4                                                                                                               ; LCCOMB_X54_Y44_N14 ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|rd_ptr_lsb~1                                                                                                                     ; LCCOMB_X54_Y44_N28 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|valid_wreq                                                                                                                       ; LCCOMB_X55_Y44_N26 ; 22      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|_~0                                                                                                          ; LCCOMB_X52_Y40_N26 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|_~0                                                                                                              ; LCCOMB_X52_Y42_N22 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_em6:usedw_counter|_~2                                                                                                       ; LCCOMB_X52_Y42_N30 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|pulse_ram_output~2                                                                                                               ; LCCOMB_X51_Y41_N16 ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|rd_ptr_lsb~1                                                                                                                     ; LCCOMB_X51_Y41_N22 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|valid_wreq                                                                                                                       ; LCCOMB_X52_Y42_N12 ; 22      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|uart_rx:receiver|b_reg[0]~0                                                                                                                                                                                              ; LCCOMB_X57_Y44_N4  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart:uart_rsa|uart_tx:transmitter|b_reg[4]~4                                                                                                                                                                                           ; LCCOMB_X49_Y42_N28 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_P11  ; 2772    ; 181                                  ; Global Clock         ; GCLK19           ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                       ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|DFFDenominator[1151] ; 512     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|altsyncram_0p71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 5            ; 16           ; 5            ; yes                    ; no                      ; yes                    ; yes                     ; 80    ; 16                          ; 5                           ; 16                          ; 5                           ; 80                  ; 1    ; None ; M9K_X73_Y33_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10|shift_taps_p1o:auto_generated|altsyncram_ul71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 6            ; 6            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 36    ; 6                           ; 6                           ; 6                           ; 6                           ; 36                  ; 1    ; None ; M9K_X53_Y25_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_11|shift_taps_r1o:auto_generated|altsyncram_1m71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 8            ; 5            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 40    ; 5                           ; 8                           ; 5                           ; 8                           ; 40                  ; 1    ; None ; M9K_X53_Y26_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_12|shift_taps_n1o:auto_generated|altsyncram_ol71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 6            ; 4            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 24    ; 4                           ; 6                           ; 4                           ; 6                           ; 24                  ; 1    ; None ; M9K_X53_Y18_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|altsyncram_4p71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 15           ; 8            ; 15           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 120   ; 15                          ; 8                           ; 15                          ; 8                           ; 120                 ; 1    ; None ; M9K_X53_Y32_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated|altsyncram_uo71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 14           ; 6            ; 14           ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 84    ; 14                          ; 6                           ; 14                          ; 6                           ; 84                  ; 1    ; None ; M9K_X53_Y36_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_73o:auto_generated|altsyncram_so71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 13           ; 6            ; 13           ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 78    ; 13                          ; 6                           ; 13                          ; 6                           ; 78                  ; 1    ; None ; M9K_X53_Y33_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_qo71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 12           ; 6            ; 12           ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 72    ; 12                          ; 6                           ; 12                          ; 6                           ; 72                  ; 1    ; None ; M9K_X33_Y32_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|altsyncram_oo71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 11           ; 6            ; 11           ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 66    ; 11                          ; 6                           ; 11                          ; 6                           ; 66                  ; 1    ; None ; M9K_X33_Y27_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|altsyncram_ro71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 10           ; 8            ; 10           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 80    ; 10                          ; 8                           ; 10                          ; 8                           ; 80                  ; 1    ; None ; M9K_X33_Y24_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|altsyncram_6m71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 6            ; 9            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 54    ; 9                           ; 6                           ; 9                           ; 6                           ; 54                  ; 1    ; None ; M9K_X33_Y22_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_8|shift_taps_23o:auto_generated|altsyncram_2m71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 6            ; 8            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 48    ; 8                           ; 6                           ; 8                           ; 6                           ; 48                  ; 1    ; None ; M9K_X33_Y18_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|altsyncram_0m71:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 7            ; 6            ; 7            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 42    ; 7                           ; 6                           ; 7                           ; 6                           ; 42                  ; 1    ; None ; M9K_X33_Y19_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None ; M9K_X53_Y42_N0, M9K_X53_Y43_N0, M9K_X53_Y44_N0, M9K_X53_Y41_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None ; M9K_X53_Y39_N0, M9K_X53_Y38_N0, M9K_X53_Y37_N0, M9K_X53_Y40_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 8           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 8           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 16          ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 5           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult1 ;                            ; DSPMULT_X68_Y30_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult3 ;                            ; DSPMULT_X68_Y29_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult5 ;                            ; DSPMULT_X68_Y32_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated|w589w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult1 ;                            ; DSPMULT_X68_Y31_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7 ;                            ; DSPMULT_X68_Y28_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult3 ;                            ; DSPMULT_X68_Y27_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5 ;                            ; DSPMULT_X68_Y26_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult7 ;                            ; DSPMULT_X68_Y25_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 16,213 / 148,641 ( 11 % ) ;
; C16 interconnects     ; 73 / 5,382 ( 1 % )        ;
; C4 interconnects      ; 6,461 / 106,704 ( 6 % )   ;
; Direct links          ; 3,483 / 148,641 ( 2 % )   ;
; Global clocks         ; 1 / 20 ( 5 % )            ;
; Local interconnects   ; 2,635 / 49,760 ( 5 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 134 / 5,406 ( 2 % )       ;
; R4 interconnects      ; 10,669 / 147,764 ( 7 % )  ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.94) ; Number of LABs  (Total = 691) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 26                            ;
; 2                                           ; 25                            ;
; 3                                           ; 19                            ;
; 4                                           ; 19                            ;
; 5                                           ; 13                            ;
; 6                                           ; 15                            ;
; 7                                           ; 6                             ;
; 8                                           ; 9                             ;
; 9                                           ; 13                            ;
; 10                                          ; 15                            ;
; 11                                          ; 15                            ;
; 12                                          ; 20                            ;
; 13                                          ; 26                            ;
; 14                                          ; 14                            ;
; 15                                          ; 38                            ;
; 16                                          ; 418                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.15) ; Number of LABs  (Total = 691) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 8                             ;
; 1 Clock                            ; 494                           ;
; 1 Clock enable                     ; 33                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 245                           ;
; 2 Clock enables                    ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.82) ; Number of LABs  (Total = 691) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 8                             ;
; 2                                            ; 27                            ;
; 3                                            ; 18                            ;
; 4                                            ; 18                            ;
; 5                                            ; 6                             ;
; 6                                            ; 15                            ;
; 7                                            ; 2                             ;
; 8                                            ; 13                            ;
; 9                                            ; 9                             ;
; 10                                           ; 7                             ;
; 11                                           ; 12                            ;
; 12                                           ; 19                            ;
; 13                                           ; 8                             ;
; 14                                           ; 15                            ;
; 15                                           ; 14                            ;
; 16                                           ; 134                           ;
; 17                                           ; 33                            ;
; 18                                           ; 38                            ;
; 19                                           ; 33                            ;
; 20                                           ; 47                            ;
; 21                                           ; 36                            ;
; 22                                           ; 28                            ;
; 23                                           ; 34                            ;
; 24                                           ; 36                            ;
; 25                                           ; 22                            ;
; 26                                           ; 14                            ;
; 27                                           ; 7                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 10                            ;
; 31                                           ; 1                             ;
; 32                                           ; 13                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 13.01) ; Number of LABs  (Total = 691) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 2                             ;
; 1                                                ; 30                            ;
; 2                                                ; 25                            ;
; 3                                                ; 29                            ;
; 4                                                ; 25                            ;
; 5                                                ; 16                            ;
; 6                                                ; 19                            ;
; 7                                                ; 11                            ;
; 8                                                ; 16                            ;
; 9                                                ; 22                            ;
; 10                                               ; 20                            ;
; 11                                               ; 28                            ;
; 12                                               ; 30                            ;
; 13                                               ; 28                            ;
; 14                                               ; 25                            ;
; 15                                               ; 39                            ;
; 16                                               ; 152                           ;
; 17                                               ; 26                            ;
; 18                                               ; 28                            ;
; 19                                               ; 17                            ;
; 20                                               ; 28                            ;
; 21                                               ; 18                            ;
; 22                                               ; 24                            ;
; 23                                               ; 12                            ;
; 24                                               ; 15                            ;
; 25                                               ; 2                             ;
; 26                                               ; 2                             ;
; 27                                               ; 2                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.46) ; Number of LABs  (Total = 691) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 11                            ;
; 2                                            ; 19                            ;
; 3                                            ; 10                            ;
; 4                                            ; 13                            ;
; 5                                            ; 14                            ;
; 6                                            ; 15                            ;
; 7                                            ; 16                            ;
; 8                                            ; 16                            ;
; 9                                            ; 13                            ;
; 10                                           ; 17                            ;
; 11                                           ; 5                             ;
; 12                                           ; 12                            ;
; 13                                           ; 6                             ;
; 14                                           ; 12                            ;
; 15                                           ; 6                             ;
; 16                                           ; 12                            ;
; 17                                           ; 17                            ;
; 18                                           ; 31                            ;
; 19                                           ; 22                            ;
; 20                                           ; 19                            ;
; 21                                           ; 12                            ;
; 22                                           ; 14                            ;
; 23                                           ; 15                            ;
; 24                                           ; 22                            ;
; 25                                           ; 23                            ;
; 26                                           ; 12                            ;
; 27                                           ; 12                            ;
; 28                                           ; 20                            ;
; 29                                           ; 18                            ;
; 30                                           ; 25                            ;
; 31                                           ; 26                            ;
; 32                                           ; 21                            ;
; 33                                           ; 64                            ;
; 34                                           ; 50                            ;
; 35                                           ; 16                            ;
; 36                                           ; 30                            ;
; 37                                           ; 25                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 54           ; 0            ; 54           ; 0            ; 0            ; 86        ; 54           ; 0            ; 86        ; 86        ; 0            ; 32           ; 0            ; 0            ; 4            ; 0            ; 32           ; 4            ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 86        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 32           ; 86           ; 32           ; 86           ; 86           ; 0         ; 32           ; 86           ; 0         ; 0         ; 86           ; 54           ; 86           ; 86           ; 82           ; 86           ; 54           ; 82           ; 86           ; 86           ; 86           ; 54           ; 86           ; 86           ; 86           ; 86           ; 86           ; 0         ; 86           ; 86           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; output_text[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[16]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[17]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[18]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[19]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[20]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[21]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[22]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[23]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[24]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[25]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[26]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[27]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[28]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[29]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[30]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output_text[31]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment1[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment1[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment1[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment1[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment1[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment1[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment1[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment1[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment2[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment2[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment2[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment2[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment2[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment2[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment2[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment2[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment3[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment3[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment3[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment3[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment3[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment3[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment3[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment3[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment4[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment4[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment4[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment4[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment4[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment4[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment4[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment4[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment5[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment5[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment5[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment5[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment5[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment5[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment5[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sev_segment5[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; done               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; go                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 19.1              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[3]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.465             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.343             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.343             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|DFFNumerator[3]                                                                                      ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|altsyncram_0p71:altsyncram2|ram_block3a3~porta_datain_reg0   ; 0.328             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:base_squared_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|DFFNumerator[2]                                                                                      ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|altsyncram_0p71:altsyncram2|ram_block3a4~porta_datain_reg0   ; 0.328             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|cntr_14f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|cntr_14f:cntr1|counter_reg_bit[2]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|cntr_44f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|altsyncram_6m71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|cntr_44f:cntr1|counter_reg_bit[2]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|altsyncram_6m71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|cntr_44f:cntr1|counter_reg_bit[3]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|altsyncram_6m71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|cntr_c5f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a7~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|cntr_c5f:cntr1|counter_reg_bit[2]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a7~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|cntr_c5f:cntr1|counter_reg_bit[3]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a7~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|cntr_e5f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_qo71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|cntr_e5f:cntr1|counter_reg_bit[2]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_qo71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.314             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|cntr_e5f:cntr1|counter_reg_bit[3]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_qo71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.314             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.314             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.314             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[10]                                                                                                                                                                                  ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.314             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[9]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.314             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.314             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.314             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.314             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[11]                                                                                                                                                                                  ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.314             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[2]                                                                                                                                                                               ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|wrreq_delaya[0]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_is_1_dff                                                                                                                                                                                                       ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_is_2_dff                                                                                                                                                                                                       ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|uart_tx:transmitter|s_reg[3]                                                                                                                                                                                                                                                                                 ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|uart_tx:transmitter|s_reg[2]                                                                                                                                                                                                                                                                                 ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|uart_tx:transmitter|s_reg[1]                                                                                                                                                                                                                                                                                 ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|uart_tx:transmitter|state_reg.stop                                                                                                                                                                                                                                                                           ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|uart_tx:transmitter|s_reg[0]                                                                                                                                                                                                                                                                                 ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|empty_dff                                                                                                                                                                                                            ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[10]                                                                                                                                                                                                                                                                     ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[8]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[9]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[6]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[5]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[4]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[7]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[2]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[1]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[3]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|baud_timer:baud_rate_generator|Q_reg[0]                                                                                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~portb_address_reg0                                                                                                                                                                                        ; 0.285             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[1]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                                                                        ; 0.272             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[2]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                                                                        ; 0.272             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[1]                                                                                                                                                                               ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                                                                        ; 0.272             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                               ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                                                                        ; 0.272             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[6]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[8]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[10]                                                                                                                                                                                                     ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[9]                                                                                                                                                                               ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[7]                                                                                                                                                                               ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[5]                                                                                                                                                                               ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[10]                                                                                                                                                                              ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[11]                                                                                                                                                                                                     ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|wrreq_delaya[0]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_is_1_dff                                                                                                                                                                                                       ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|usedw_is_2_dff                                                                                                                                                                                                       ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|empty_dff                                                                                                                                                                                                            ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; dataPath:dataPath_rsa|bytes_to_words_opt:bytes_to_words_opt_instance|rdreq_out                                                                                                                                                                                                                                             ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.233             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|cntr_14f:cntr1|counter_reg_bit[0]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_9|shift_taps_q1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a5~portb_address_reg0  ; 0.192             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|cntr_44f:cntr1|counter_reg_bit[0]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_33o:auto_generated|altsyncram_6m71:altsyncram2|ram_block3a5~portb_address_reg0  ; 0.192             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|cntr_c5f:cntr1|counter_reg_bit[0]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_a3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a7~portb_address_reg0  ; 0.191             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|cntr_e5f:cntr1|counter_reg_bit[0]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_qo71:altsyncram2|ram_block3a5~portb_address_reg0  ; 0.191             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|low_addressa[7]                                                                                                                                                                                                      ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.128             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_1ma:rd_ptr_msb|counter_reg_bit[6]                                                                                                                                                                               ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a3~portb_address_reg0                                                                                                                                                                                        ; 0.128             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|cntr_h5f:cntr1|counter_reg_bit[2]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|altsyncram_4p71:altsyncram2|ram_block3a7~porta_address_reg0  ; 0.111             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|cntr_h5f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|altsyncram_4p71:altsyncram2|ram_block3a7~porta_address_reg0  ; 0.111             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|cntr_h5f:cntr1|counter_reg_bit[3]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_b3o:auto_generated|altsyncram_4p71:altsyncram2|ram_block3a7~porta_address_reg0  ; 0.111             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.092             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10|shift_taps_p1o:auto_generated|cntr_04f:cntr1|counter_reg_bit[1] ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10|shift_taps_p1o:auto_generated|altsyncram_ul71:altsyncram2|ram_block3a5~porta_address_reg0 ; 0.085             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.085             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.085             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_8|shift_taps_23o:auto_generated|cntr_24f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_8|shift_taps_23o:auto_generated|altsyncram_2m71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.083             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|cntr_i5f:cntr1|counter_reg_bit[2]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|altsyncram_0p71:altsyncram2|ram_block3a4~porta_address_reg0  ; 0.083             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|cntr_i5f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|altsyncram_0p71:altsyncram2|ram_block3a4~porta_address_reg0  ; 0.083             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|cntr_i5f:cntr1|counter_reg_bit[3]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_93o:auto_generated|altsyncram_0p71:altsyncram2|ram_block3a4~porta_address_reg0  ; 0.083             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[10]                                                                                                                                                                                  ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.082             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[9]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.082             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.082             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.079             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10|shift_taps_p1o:auto_generated|cntr_04f:cntr1|counter_reg_bit[2] ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_10|shift_taps_p1o:auto_generated|altsyncram_ul71:altsyncram2|ram_block3a5~porta_address_reg0 ; 0.073             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated|cntr_g5f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated|altsyncram_uo71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.071             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated|cntr_g5f:cntr1|counter_reg_bit[3]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_83o:auto_generated|altsyncram_uo71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.071             ;
; uart:uart_rsa|uart_rx:receiver|b_reg[2]                                                                                                                                                                                                                                                                                    ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                         ; 0.066             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.066             ;
; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                                                                                        ; 0.066             ;
; uart:uart_rsa|uart_rx:receiver|b_reg[0]                                                                                                                                                                                                                                                                                    ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                         ; 0.064             ;
; uart:uart_rsa|uart_rx:receiver|b_reg[1]                                                                                                                                                                                                                                                                                    ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a1~porta_datain_reg0                                                                                                                                                                                         ; 0.064             ;
; uart:uart_rsa|uart_rx:receiver|b_reg[6]                                                                                                                                                                                                                                                                                    ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a6~porta_datain_reg0                                                                                                                                                                                         ; 0.064             ;
; uart:uart_rsa|uart_rx:receiver|b_reg[7]                                                                                                                                                                                                                                                                                    ; uart:uart_rsa|fifoRsa:rx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a7~porta_datain_reg0                                                                                                                                                                                         ; 0.064             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|cntr_d5f:cntr1|counter_reg_bit[1]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|altsyncram_oo71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.063             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|cntr_d5f:cntr1|counter_reg_bit[2]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|altsyncram_oo71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.063             ;
; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|cntr_d5f:cntr1|counter_reg_bit[3]  ; dataPath:dataPath_rsa|encrypt_decrypt:encrypt_decrypt_state_machine|divider64:result_mul_base_mod_modulo|lpm_divide:LPM_DIVIDE_component|lpm_divide_mou:auto_generated|sign_div_unsign_iai:divider|alt_u_div_f8f:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_53o:auto_generated|altsyncram_oo71:altsyncram2|ram_block3a5~porta_address_reg0  ; 0.063             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                   ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.061             ;
; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|cntr_2ma:wr_ptr|counter_reg_bit[11]                                                                                                                                                                                  ; uart:uart_rsa|fifoRsa:tx_FIFO|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_5f21:dpfifo|altsyncram_vrg1:FIFOram|ram_block1a4~porta_address_reg0                                                                                                                                                                                        ; 0.056             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "rsa_rfid"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 32 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rsa_rfid.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v Line: 5
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 28 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 28 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  30 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:36
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during the Fitter is 5.34 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at P11 File: C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v Line: 5
    Info (169178): Pin reset uses I/O standard 3.3 V Schmitt Trigger at A7 File: C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v Line: 5
    Info (169178): Pin go uses I/O standard 3.3 V Schmitt Trigger at B8 File: C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v Line: 18
    Info (169178): Pin rx uses I/O standard 3.3-V LVTTL at AB17 File: C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v Line: 10
Info (144001): Generated suppressed messages file C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/output_files/rsa_rfid.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 141 warnings
    Info: Peak virtual memory: 6824 megabytes
    Info: Processing ended: Tue Feb 21 22:32:08 2023
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:55


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Perux/Documents/KAU/5th year/Trimester 1/EE460/project/FPGA_RSA_UHF_RFID/rsa_rfid/output_files/rsa_rfid.fit.smsg.


