

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Mon Jan 26 20:43:50 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41678|    41678|  0.417 ms|  0.417 ms|  41679|  41679|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92   |top_kernel_Pipeline_VITIS_LOOP_11_1  |     8268|     8268|  82.680 us|  82.680 us|  8224|  8224|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100  |top_kernel_Pipeline_VITIS_LOOP_33_5  |      258|      258|   2.580 us|   2.580 us|   257|   257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108  |top_kernel_Pipeline_VITIS_LOOP_41_6  |      259|      259|   2.590 us|   2.590 us|   257|   257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_4  |    33408|    33408|       522|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:29]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_11_1, i24 %A, i24 %tmp"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln29 = store i7 0, i7 %j" [top.cpp:29]   --->   Operation 11 'store' 'store_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:5]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_11_1, i24 %A, i24 %tmp"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_33_5" [top.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [top.cpp:29]   --->   Operation 19 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.89ns)   --->   "%icmp_ln29 = icmp_eq  i7 %j_1, i7 64" [top.cpp:29]   --->   Operation 20 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.89ns)   --->   "%add_ln29 = add i7 %j_1, i7 1" [top.cpp:29]   --->   Operation 21 'add' 'add_ln29' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_33_5.split, void %for.end69" [top.cpp:29]   --->   Operation 22 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i7 %j_1" [top.cpp:29]   --->   Operation 23 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.35ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_5, i6 %trunc_ln29, i24 %p_loc, i24 %tmp" [top.cpp:29]   --->   Operation 24 'call' 'call_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %j" [top.cpp:29]   --->   Operation 25 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.48>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [top.cpp:45]   --->   Operation 26 'ret' 'ret_ln45' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 27 [1/2] (1.89ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_5, i6 %trunc_ln29, i24 %p_loc, i24 %tmp" [top.cpp:29]   --->   Operation 27 'call' 'call_ln29' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 28 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_loc_load, i16 0" [top.cpp:38]   --->   Operation 29 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i40 %shl_ln1" [top.cpp:38]   --->   Operation 30 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (4.26ns)   --->   "%mul_ln38 = mul i81 %sext_ln38, i81 1099511758849" [top.cpp:38]   --->   Operation 31 'mul' 'mul_ln38' <Predicate = true> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (1.53ns)   --->   "%sub_ln38 = sub i81 0, i81 %mul_ln38" [top.cpp:38]   --->   Operation 32 'sub' 'sub_ln38' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc_load, i32 23" [top.cpp:38]   --->   Operation 33 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_397_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln38, i32 63, i32 79" [top.cpp:38]   --->   Operation 34 'partselect' 'tmp_397_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_398_cast4 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln38, i32 63, i32 80" [top.cpp:38]   --->   Operation 35 'partselect' 'tmp_398_cast4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_398_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln38, i32 63, i32 79" [top.cpp:38]   --->   Operation 36 'partselect' 'tmp_398_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%select_ln38_1 = select i1 %tmp_1, i17 %tmp_397_cast, i17 %tmp_398_cast" [top.cpp:38]   --->   Operation 37 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%zext_ln38 = zext i17 %select_ln38_1" [top.cpp:38]   --->   Operation 38 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln38_1 = sub i18 0, i18 %zext_ln38" [top.cpp:38]   --->   Operation 39 'sub' 'sub_ln38_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_1, i18 %sub_ln38_1, i18 %tmp_398_cast4" [top.cpp:38]   --->   Operation 40 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17" [top.cpp:38]   --->   Operation 41 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.11>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i18 %scale" [top.cpp:38]   --->   Operation 42 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln38_1, i32 39" [top.cpp:38]   --->   Operation 43 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%sext_ln38_2 = sext i18 %scale" [top.cpp:38]   --->   Operation 44 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln38_1, i32 23" [top.cpp:38]   --->   Operation 45 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %tmp_389, i1 %tmp_390" [top.cpp:38]   --->   Operation 46 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %tmp_388, i1 1" [top.cpp:38]   --->   Operation 47 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %xor_ln38" [top.cpp:38]   --->   Operation 48 'and' 'and_ln38' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln38_2 = and i1 %tmp_390, i1 %tmp_389" [top.cpp:38]   --->   Operation 49 'and' 'and_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%xor_ln38_1 = xor i1 %and_ln38_2, i1 1" [top.cpp:38]   --->   Operation 50 'xor' 'xor_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln38_1 = and i1 %tmp_388, i1 %xor_ln38_1" [top.cpp:38]   --->   Operation 51 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%select_ln38 = select i1 %and_ln38, i24 8388607, i24 8388608" [top.cpp:38]   --->   Operation 52 'select' 'select_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%or_ln38_1 = or i1 %and_ln38, i1 %and_ln38_1" [top.cpp:38]   --->   Operation 53 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_1 = select i1 %or_ln38_1, i24 %select_ln38, i24 %sext_ln38_2" [top.cpp:38]   --->   Operation 54 'select' 'scale_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [2/2] (1.35ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_41_6, i6 %trunc_ln29, i24 %C, i24 %scale_1, i24 %tmp" [top.cpp:29]   --->   Operation 55 'call' 'call_ln29' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:29]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:29]   --->   Operation 57 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_41_6, i6 %trunc_ln29, i24 %C, i24 %scale_1, i24 %tmp" [top.cpp:29]   --->   Operation 58 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_33_5" [top.cpp:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01111111]
p_loc                  (alloca           ) [ 00111111]
store_ln29             (store            ) [ 00000000]
spectopmodule_ln5      (spectopmodule    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
call_ln0               (call             ) [ 00000000]
br_ln29                (br               ) [ 00000000]
j_1                    (load             ) [ 00000000]
icmp_ln29              (icmp             ) [ 00011111]
add_ln29               (add              ) [ 00000000]
br_ln29                (br               ) [ 00000000]
trunc_ln29             (trunc            ) [ 00001111]
store_ln29             (store            ) [ 00000000]
ret_ln45               (ret              ) [ 00000000]
call_ln29              (call             ) [ 00000000]
p_loc_load             (load             ) [ 00000000]
shl_ln1                (bitconcatenate   ) [ 00000000]
sext_ln38              (sext             ) [ 00000000]
mul_ln38               (mul              ) [ 00000000]
sub_ln38               (sub              ) [ 00000000]
tmp_1                  (bitselect        ) [ 00000000]
tmp_397_cast           (partselect       ) [ 00000000]
tmp_398_cast4          (partselect       ) [ 00000000]
tmp_398_cast           (partselect       ) [ 00000000]
select_ln38_1          (select           ) [ 00000000]
zext_ln38              (zext             ) [ 00000000]
sub_ln38_1             (sub              ) [ 00000000]
scale                  (select           ) [ 00000010]
tmp_390                (bitselect        ) [ 00000010]
sext_ln38_1            (sext             ) [ 00000000]
tmp_388                (bitselect        ) [ 00000000]
sext_ln38_2            (sext             ) [ 00000000]
tmp_389                (bitselect        ) [ 00000000]
or_ln38                (or               ) [ 00000000]
xor_ln38               (xor              ) [ 00000000]
and_ln38               (and              ) [ 00000000]
and_ln38_2             (and              ) [ 00000000]
xor_ln38_1             (xor              ) [ 00000000]
and_ln38_1             (and              ) [ 00000000]
select_ln38            (select           ) [ 00000000]
or_ln38_1              (or               ) [ 00000000]
scale_1                (select           ) [ 00000001]
speclooptripcount_ln29 (speclooptripcount) [ 00000000]
specloopname_ln29      (specloopname     ) [ 00000000]
call_ln29              (call             ) [ 00000000]
br_ln29                (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_11_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_33_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_41_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="24" slack="0"/>
<pin id="95" dir="0" index="2" bw="24" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="0" index="2" bw="24" slack="2"/>
<pin id="104" dir="0" index="3" bw="24" slack="0"/>
<pin id="105" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="3"/>
<pin id="111" dir="0" index="2" bw="24" slack="0"/>
<pin id="112" dir="0" index="3" bw="24" slack="0"/>
<pin id="113" dir="0" index="4" bw="24" slack="0"/>
<pin id="114" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mul_ln38_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="40" slack="0"/>
<pin id="120" dir="0" index="1" bw="42" slack="0"/>
<pin id="121" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln29_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="2"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln29_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln29_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln29_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln29_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="2"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_loc_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="4"/>
<pin id="155" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shl_ln1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="40" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln38_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="40" slack="0"/>
<pin id="166" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sub_ln38_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="81" slack="0"/>
<pin id="172" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="24" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_397_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="0"/>
<pin id="185" dir="0" index="1" bw="81" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="0" index="3" bw="8" slack="0"/>
<pin id="188" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_397_cast/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_398_cast4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="18" slack="0"/>
<pin id="195" dir="0" index="1" bw="81" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="0" index="3" bw="8" slack="0"/>
<pin id="198" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_398_cast4/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_398_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="0" index="1" bw="81" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="0" index="3" bw="8" slack="0"/>
<pin id="208" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_398_cast/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln38_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="17" slack="0"/>
<pin id="216" dir="0" index="2" bw="17" slack="0"/>
<pin id="217" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln38_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="17" slack="0"/>
<pin id="223" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sub_ln38_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="17" slack="0"/>
<pin id="228" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_1/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="scale_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="18" slack="0"/>
<pin id="234" dir="0" index="2" bw="18" slack="0"/>
<pin id="235" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_390_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="18" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_390/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln38_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="1"/>
<pin id="249" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_1/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_388_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="18" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_388/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln38_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="18" slack="1"/>
<pin id="260" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_2/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_389_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="18" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_389/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="or_ln38_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln38_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln38_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln38_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_2/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln38_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_1/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="and_ln38_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_1/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln38_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="24" slack="0"/>
<pin id="306" dir="0" index="2" bw="24" slack="0"/>
<pin id="307" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln38_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38_1/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="scale_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="0" index="2" bw="18" slack="0"/>
<pin id="321" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale_1/6 "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="333" class="1005" name="p_loc_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="2"/>
<pin id="335" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="342" class="1005" name="trunc_ln29_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="1"/>
<pin id="344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="348" class="1005" name="scale_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="18" slack="1"/>
<pin id="350" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="scale "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_390_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_390 "/>
</bind>
</comp>

<comp id="360" class="1005" name="scale_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="1"/>
<pin id="362" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="scale_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="152"><net_src comp="137" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="118" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="153" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="169" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="118" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="118" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="218"><net_src comp="175" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="183" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="203" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="175" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="193" pin="4"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="231" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="247" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="250" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="269" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="261" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="250" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="280" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="280" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="297" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="303" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="258" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="325"><net_src comp="317" pin="3"/><net_sink comp="108" pin=3"/></net>

<net id="329"><net_src comp="84" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="336"><net_src comp="88" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="345"><net_src comp="143" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="351"><net_src comp="231" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="357"><net_src comp="239" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="363"><net_src comp="317" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="108" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {6 7 }
	Port: tmp | {1 2 }
 - Input state : 
	Port: top_kernel : A | {1 2 }
	Port: top_kernel : tmp | {3 4 6 7 }
  - Chain level:
	State 1
		store_ln29 : 1
	State 2
	State 3
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		trunc_ln29 : 1
		call_ln29 : 2
		store_ln29 : 2
	State 4
	State 5
		shl_ln1 : 1
		sext_ln38 : 2
		mul_ln38 : 3
		sub_ln38 : 4
		tmp_1 : 1
		tmp_397_cast : 5
		tmp_398_cast4 : 4
		tmp_398_cast : 4
		select_ln38_1 : 6
		zext_ln38 : 7
		sub_ln38_1 : 8
		scale : 9
		tmp_390 : 10
	State 6
		tmp_388 : 1
		tmp_389 : 1
		or_ln38 : 2
		xor_ln38 : 2
		and_ln38 : 2
		and_ln38_2 : 2
		xor_ln38_1 : 2
		and_ln38_1 : 2
		select_ln38 : 2
		or_ln38_1 : 2
		scale_1 : 2
		call_ln29 : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |  grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92 |    0    | 37.9633 |  232916 |  186693 |
|   call   | grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100 |    0    |  0.489  |    47   |   157   |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108 |    2    |  0.489  |   160   |   235   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    sub   |                 sub_ln38_fu_169                |    0    |    0    |    0    |    88   |
|          |                sub_ln38_1_fu_225               |    0    |    0    |    0    |    24   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |              select_ln38_1_fu_213              |    0    |    0    |    0    |    17   |
|  select  |                  scale_fu_231                  |    0    |    0    |    0    |    18   |
|          |               select_ln38_fu_303               |    0    |    0    |    0    |    24   |
|          |                 scale_1_fu_317                 |    0    |    0    |    0    |    24   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mul   |                 mul_ln38_fu_118                |    5    |    0    |    0    |    22   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln29_fu_131                |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    add   |                 add_ln29_fu_137                |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 and_ln38_fu_280                |    0    |    0    |    0    |    2    |
|    and   |                and_ln38_2_fu_286               |    0    |    0    |    0    |    2    |
|          |                and_ln38_1_fu_297               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln38_fu_269                 |    0    |    0    |    0    |    2    |
|          |                or_ln38_1_fu_311                |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln38_fu_274                |    0    |    0    |    0    |    2    |
|          |                xor_ln38_1_fu_291               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                trunc_ln29_fu_143               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                 shl_ln1_fu_156                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                sext_ln38_fu_164                |    0    |    0    |    0    |    0    |
|   sext   |               sext_ln38_1_fu_247               |    0    |    0    |    0    |    0    |
|          |               sext_ln38_2_fu_258               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_1_fu_175                  |    0    |    0    |    0    |    0    |
| bitselect|                 tmp_390_fu_239                 |    0    |    0    |    0    |    0    |
|          |                 tmp_388_fu_250                 |    0    |    0    |    0    |    0    |
|          |                 tmp_389_fu_261                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               tmp_397_cast_fu_183              |    0    |    0    |    0    |    0    |
|partselect|              tmp_398_cast4_fu_193              |    0    |    0    |    0    |    0    |
|          |               tmp_398_cast_fu_203              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln38_fu_221                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    7    | 38.9413 |  233123 |  187344 |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| tmp|   22   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   22   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     j_reg_326    |    7   |
|   p_loc_reg_333  |   24   |
|  scale_1_reg_360 |   24   |
|   scale_reg_348  |   18   |
|  tmp_390_reg_354 |    1   |
|trunc_ln29_reg_342|    6   |
+------------------+--------+
|       Total      |   80   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100 |  p1  |   2  |   6  |   12   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108 |  p3  |   2  |  24  |   48   ||    0    ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   60   ||  0.978  ||    0    ||    18   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |   38   | 233123 | 187344 |    -   |
|   Memory  |   22   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    0   |   18   |    -   |
|  Register |    -   |    -   |    -   |   80   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   22   |    7   |   39   | 233203 | 187362 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
