Info: Starting: Create simulation model
Info: qsys-generate C:\Users\tomas\Downloads\CodeGenerated\C5G\C5G\CICU.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\tomas\Downloads\CodeGenerated\C5G\C5G\CICU\simulation --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading C5G/CICU.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 15.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CICU: Generating CICU "CICU" for SIM_VHDL
Warning: Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/tomas/AppData/Local/Temp/alt6768_8424811092755601936.dir/0002_sopcqmap/alt_cic_int_siso.sv Line: 310
Warning: Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored. File: C:/Users/tomas/AppData/Local/Temp/alt6768_8424811092755601936.dir/0002_sopcqmap/alt_cic_int_siso.sv Line: 295
Warning: Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored. File: C:/Users/tomas/AppData/Local/Temp/alt6768_8424811092755601936.dir/0002_sopcqmap/alt_cic_int_siso.sv Line: 267
Info: cic_ii_0: "CICU" instantiated altera_cic_ii "cic_ii_0"
Info: CICU: Done "CICU" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\tomas\Downloads\CodeGenerated\C5G\C5G\CICU\CICU.spd --output-directory=C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\tomas\Downloads\CodeGenerated\C5G\C5G\CICU\CICU.spd --output-directory=C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\tomas\Downloads\CodeGenerated\C5G\C5G\CICU.qsys --block-symbol-file --output-directory=C:\Users\tomas\Downloads\CodeGenerated\C5G\C5G\CICU --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading C5G/CICU.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 15.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\tomas\Downloads\CodeGenerated\C5G\C5G\CICU.qsys --synthesis=VHDL --output-directory=C:\Users\tomas\Downloads\CodeGenerated\C5G\C5G\CICU\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading C5G/CICU.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 15.1]
Progress: Parameterizing module cic_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CICU: Generating CICU "CICU" for QUARTUS_SYNTH
Info: cic_ii_0: "CICU" instantiated altera_cic_ii "cic_ii_0"
Info: CICU: Done "CICU" with 2 modules, 30 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
