$date
	Wed Nov  6 13:15:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_demux_16bit $end
$var wire 16 ! out [15:0] $end
$var reg 4 " sel [3:0] $end
$scope module uut $end
$var wire 4 # sel [3:0] $end
$var reg 16 $ out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 $
b1 "
b1 #
#20
b10 !
b10 $
b10 "
b10 #
#30
b100 !
b100 $
b11 "
b11 #
#40
b1000 !
b1000 $
b100 "
b100 #
#50
b10000 !
b10000 $
b101 "
b101 #
#60
b100000 !
b100000 $
b110 "
b110 #
#70
b1000000 !
b1000000 $
b111 "
b111 #
#80
b10000000 !
b10000000 $
b1000 "
b1000 #
#90
b110000000 !
b110000000 $
b1001 "
b1001 #
#100
b1010000000 !
b1010000000 $
b1010 "
b1010 #
#110
b10010000000 !
b10010000000 $
b1011 "
b1011 #
#120
b100010000000 !
b100010000000 $
b1100 "
b1100 #
#130
b1000010000000 !
b1000010000000 $
b1101 "
b1101 #
#140
b10000010000000 !
b10000010000000 $
b1110 "
b1110 #
#150
b100000010000000 !
b100000010000000 $
b1111 "
b1111 #
#160
