Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 26 18:42:23 2020
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDL_DUT_fil_control_sets_placed.rpt
| Design       : HDL_DUT_fil
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     6 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             392 |          107 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             415 |          130 |
| Yes          | No                    | No                     |             588 |          171 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6127 |         1413 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                                                         Enable Signal                                                         |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay_out1_6[23]_i_1__0_n_0                                                                             |                1 |              1 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay_out1_6[23]_i_1_n_0                                                                                |                1 |              1 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                               | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0  |                1 |              3 |         3.00 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0  |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                               | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              4 |         2.00 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/sm_cnt[4]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/E[0]                                                                               | u_jtag_mac/chif_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_addr[3]_i_1__0_n_0                                                  | u_jtag_mac/chif_reset                                                                                                                                  |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/E[0]                                                                   | u_jtag_mac/chif_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/E[0]                                                                            | u_jtag_mac/chif_reset                                                                                                                                  |                1 |              4 |         4.00 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/ver_output_reg[16]_i_1_n_0                                                                                                                  |                3 |              7 |         2.33 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/user_rst_assert_reg                                                                                      |                2 |              7 |         3.50 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/user_rst_assert_reg_0                                                                                    |                1 |              7 |         7.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay5_out1_3[7]_i_1_n_0                                                                                |                2 |              7 |         3.50 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay5_out1_3[7]_i_1__0_n_0                                                                             |                2 |              7 |         3.50 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                               | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay8_reg[0][7]_i_1_n_0                                                                                |                4 |              8 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_post_chif_fifo/user_rst_assert_reg                                                                               |                                                                                                                                                        |                4 |              8 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]       | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                           |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout[7]_i_1_n_0                                                                    | u_jtag_mac/chif_reset                                                                                                                                  |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay55_reg[0][7]_i_1_n_0                                                                               |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay14_out1[7]_i_1__0_n_0                                                                              |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_add_comp/Delay1_out1_4[7]_i_1_n_0                                                                                |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay14_out1[7]_i_1_n_0                                                                                 |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_sub_comp/Delay1_out1_4[7]_i_1__0_n_0                                                                             |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/E[0]                                                                                                               | u_jtag_mac/SR[0]                                                                                                                                       |                3 |             10 |         3.33 |
|  TCK_BUFG                  | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]       | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0  |                2 |             12 |         6.00 |
|  TCK_BUFG                  | u_jtag_mac/act_rd_len0                                                                                                        | u_jtag_mac/chif_reset                                                                                                                                  |                5 |             13 |         2.60 |
|  TCK_BUFG                  | u_jtag_mac/rd_len[12]_i_1_n_0                                                                                                 | u_jtag_mac/chif_reset                                                                                                                                  |                4 |             13 |         3.25 |
|  TCK_BUFG                  | u_jtag_mac/wr_len0                                                                                                            | u_jtag_mac/chif_reset                                                                                                                                  |                3 |             13 |         4.33 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_jtag_mac/user_rst_assert_reg_1                                                                                                                       |                6 |             14 |         2.33 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_jtag_mac/user_rst_assert_reg_2                                                                                                                       |                4 |             14 |         3.50 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/act_rd_cnt[15]_i_1_n_0                                                                                                                      |                4 |             15 |         3.75 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/act_wr_cnt[15]_i_1_n_0                                                                                                                      |                4 |             15 |         3.75 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0                                                                                                                  |                4 |             15 |         3.75 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                5 |             15 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/simcycle_rd_en_d1                                                                                                  | u_jtag_mac/chif_reset                                                                                                                                  |                4 |             16 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay27_reg_1[0][21]_i_1_n_0                                                                           |                5 |             22 |         4.40 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay56_reg[0][21]_i_1_n_0                                                                              |                5 |             22 |         4.40 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/sys_rst                                                                                                                                     |               12 |             23 |         1.92 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0  |                4 |             24 |         6.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/user_rst_assert_reg_5                                                                                              | u_jtag_mac/user_rst_assert_reg_0                                                                                                                       |               10 |             24 |         2.40 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_div_comp/Delay9_out1[23]_i_1_n_0                                                                                 |                9 |             24 |         2.67 |
|  TCK_BUFG                  | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                4 |             24 |         6.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/user_rst_assert_reg_9[0]                                                                                           |                                                                                                                                                        |                8 |             26 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/user_rst_assert_reg_5                                                                                              |                                                                                                                                                        |               13 |             29 |         2.23 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay10_out1_1[22]_i_1_n_0                                                                             |                8 |             31 |         3.88 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay21_out1_1[61]_i_1_n_0                                                                             |               18 |             39 |         2.17 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]      | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |               12 |             48 |         4.00 |
|  TCK_BUFG                  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]       | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0  |                9 |             48 |         5.33 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/user_rst_assert_reg_10[0]                                                                                          |                                                                                                                                                        |                8 |             56 |         7.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/shiftreg[87]_i_1_n_0                                                               |                                                                                                                                                        |               37 |             88 |         2.38 |
|  TCK_BUFG                  |                                                                                                                               | u_jtag_mac/chif_reset                                                                                                                                  |               25 |             95 |         3.80 |
|  TCK_BUFG                  |                                                                                                                               |                                                                                                                                                        |               46 |            188 |         4.09 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                               | u_jtag_mac/chif_reset                                                                                                                                  |               63 |            207 |         3.29 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                               |                                                                                                                                                        |               61 |            211 |         3.46 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            |                                                                                                                                                        |              101 |            767 |         7.59 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg_0                                                            | u_jtag_mac/chif_reset                                                                                                                                  |             1264 |           5614 |         4.44 |
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


