|electraudio_modem
clk => txmodem:txmodem_1.clk
clk => txrx:txrx_1.clk
clk => rxmodem:rxmodem_1.clk
rsti => txmodem:txmodem_1.rst
rsti => txrx:txrx_1.rst
rsti => rxmodem:rxmodem_1.rst
rxserial => txmodem:txmodem_1.serial
txserial <= rxmodem:rxmodem_1.txserial
pmem_ready <= txrx:txrx_1.mem_ready
pIin[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pIin[1] <= pIin[1].DB_MAX_OUTPUT_PORT_TYPE
pIin[2] <= pIin[2].DB_MAX_OUTPUT_PORT_TYPE
pIin[3] <= pIin[3].DB_MAX_OUTPUT_PORT_TYPE
pIin[4] <= pIin[4].DB_MAX_OUTPUT_PORT_TYPE
pIin[5] <= pIin[5].DB_MAX_OUTPUT_PORT_TYPE
pIin[6] <= pIin[6].DB_MAX_OUTPUT_PORT_TYPE
pIin[7] <= pIin[7].DB_MAX_OUTPUT_PORT_TYPE
pIin[8] <= pIin[8].DB_MAX_OUTPUT_PORT_TYPE
pIin[9] <= pIin[9].DB_MAX_OUTPUT_PORT_TYPE
pIin[10] <= pIin[10].DB_MAX_OUTPUT_PORT_TYPE
pIin[11] <= pIin[11].DB_MAX_OUTPUT_PORT_TYPE
pIin[12] <= pIin[12].DB_MAX_OUTPUT_PORT_TYPE
pIin[13] <= pIin[13].DB_MAX_OUTPUT_PORT_TYPE
pmem_block <= rxmodem:rxmodem_1.mem_block
pOutput_enable <= txmodem:txmodem_1.Output_enable
pwen <= txrx:txrx_1.wen
paddress_read[0] <= txrx:txrx_1.address_read[0]
paddress_read[1] <= txrx:txrx_1.address_read[1]
paddress_read[2] <= txrx:txrx_1.address_read[2]
paddress_read[3] <= txrx:txrx_1.address_read[3]
paddress_read[4] <= txrx:txrx_1.address_read[4]
paddress_read[5] <= txrx:txrx_1.address_read[5]
paddress_write[0] <= txrx:txrx_1.address_write[0]
paddress_write[1] <= txrx:txrx_1.address_write[1]
paddress_write[2] <= txrx:txrx_1.address_write[2]
paddress_write[3] <= txrx:txrx_1.address_write[3]
paddress_write[4] <= txrx:txrx_1.address_write[4]
paddress_write[5] <= txrx:txrx_1.address_write[5]
paddress_write[6] <= txrx:txrx_1.address_write[6]
Iout_rx[0] <= txmodem:txmodem_1.Iout[0]
Iout_rx[1] <= txmodem:txmodem_1.Iout[1]
Iout_rx[2] <= txmodem:txmodem_1.Iout[2]
Iout_rx[3] <= txmodem:txmodem_1.Iout[3]
Iout_rx[4] <= txmodem:txmodem_1.Iout[4]
Iout_rx[5] <= txmodem:txmodem_1.Iout[5]
Iout_rx[6] <= txmodem:txmodem_1.Iout[6]
Iout_rx[7] <= txmodem:txmodem_1.Iout[7]
Iout_rx[8] <= txmodem:txmodem_1.Iout[8]
Iout_rx[9] <= txmodem:txmodem_1.Iout[9]
Iout_rx[10] <= txmodem:txmodem_1.Iout[10]
Iout_rx[11] <= txmodem:txmodem_1.Iout[11]
Iout_rx[12] <= txmodem:txmodem_1.Iout[12]
Iout_rx[13] <= txmodem:txmodem_1.Iout[13]
Qout_rx[0] <= txmodem:txmodem_1.Qout[0]
Qout_rx[1] <= txmodem:txmodem_1.Qout[1]
Qout_rx[2] <= txmodem:txmodem_1.Qout[2]
Qout_rx[3] <= txmodem:txmodem_1.Qout[3]
Qout_rx[4] <= txmodem:txmodem_1.Qout[4]
Qout_rx[5] <= txmodem:txmodem_1.Qout[5]
Qout_rx[6] <= txmodem:txmodem_1.Qout[6]
Qout_rx[7] <= txmodem:txmodem_1.Qout[7]
Qout_rx[8] <= txmodem:txmodem_1.Qout[8]
Qout_rx[9] <= txmodem:txmodem_1.Qout[9]
Qout_rx[10] <= txmodem:txmodem_1.Qout[10]
Qout_rx[11] <= txmodem:txmodem_1.Qout[11]
Qout_rx[12] <= txmodem:txmodem_1.Qout[12]
Qout_rx[13] <= txmodem:txmodem_1.Qout[13]


|electraudio_modem|txmodem:txmodem_1
clk => input:input_1.clk
clk => ofdm:ofdm_1.clk
rst => input:input_1.rst
rst => ofdm:ofdm_1.rst
serial => input:input_1.serial
Iout[0] <= ofdm:ofdm_1.Iout[0]
Iout[1] <= ofdm:ofdm_1.Iout[1]
Iout[2] <= ofdm:ofdm_1.Iout[2]
Iout[3] <= ofdm:ofdm_1.Iout[3]
Iout[4] <= ofdm:ofdm_1.Iout[4]
Iout[5] <= ofdm:ofdm_1.Iout[5]
Iout[6] <= ofdm:ofdm_1.Iout[6]
Iout[7] <= ofdm:ofdm_1.Iout[7]
Iout[8] <= ofdm:ofdm_1.Iout[8]
Iout[9] <= ofdm:ofdm_1.Iout[9]
Iout[10] <= ofdm:ofdm_1.Iout[10]
Iout[11] <= ofdm:ofdm_1.Iout[11]
Iout[12] <= ofdm:ofdm_1.Iout[12]
Iout[13] <= ofdm:ofdm_1.Iout[13]
Qout[0] <= ofdm:ofdm_1.Qout[0]
Qout[1] <= ofdm:ofdm_1.Qout[1]
Qout[2] <= ofdm:ofdm_1.Qout[2]
Qout[3] <= ofdm:ofdm_1.Qout[3]
Qout[4] <= ofdm:ofdm_1.Qout[4]
Qout[5] <= ofdm:ofdm_1.Qout[5]
Qout[6] <= ofdm:ofdm_1.Qout[6]
Qout[7] <= ofdm:ofdm_1.Qout[7]
Qout[8] <= ofdm:ofdm_1.Qout[8]
Qout[9] <= ofdm:ofdm_1.Qout[9]
Qout[10] <= ofdm:ofdm_1.Qout[10]
Qout[11] <= ofdm:ofdm_1.Qout[11]
Qout[12] <= ofdm:ofdm_1.Qout[12]
Qout[13] <= ofdm:ofdm_1.Qout[13]
Output_enable <= ofdm:ofdm_1.Output_enable
addrout_out[0] => ofdm:ofdm_1.addrout_out[0]
addrout_out[1] => ofdm:ofdm_1.addrout_out[1]
addrout_out[2] => ofdm:ofdm_1.addrout_out[2]
addrout_out[3] => ofdm:ofdm_1.addrout_out[3]
addrout_out[4] => ofdm:ofdm_1.addrout_out[4]
addrout_out[5] => ofdm:ofdm_1.addrout_out[5]


|electraudio_modem|txmodem:txmodem_1|input:input_1
clk => sync.CLK
clk => meta.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => i[0]~reg0.CLK
clk => i[1]~reg0.CLK
clk => i[2]~reg0.CLK
clk => i[3]~reg0.CLK
clk => i[4]~reg0.CLK
clk => i[5]~reg0.CLK
clk => i[6]~reg0.CLK
clk => i[7]~reg0.CLK
clk => i[8]~reg0.CLK
clk => i[9]~reg0.CLK
clk => i[10]~reg0.CLK
clk => i[11]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => wen~reg0.CLK
clk => mem_ready~reg0.CLK
clk => st~1.DATAIN
rst => q[0]~reg0.ACLR
rst => q[1]~reg0.ACLR
rst => q[2]~reg0.ACLR
rst => q[3]~reg0.ACLR
rst => q[4]~reg0.ACLR
rst => q[5]~reg0.ACLR
rst => q[6]~reg0.ACLR
rst => q[7]~reg0.PRESET
rst => q[8]~reg0.ACLR
rst => q[9]~reg0.ACLR
rst => q[10]~reg0.ACLR
rst => q[11]~reg0.ACLR
rst => i[0]~reg0.ACLR
rst => i[1]~reg0.ACLR
rst => i[2]~reg0.ACLR
rst => i[3]~reg0.ACLR
rst => i[4]~reg0.ACLR
rst => i[5]~reg0.ACLR
rst => i[6]~reg0.ACLR
rst => i[7]~reg0.PRESET
rst => i[8]~reg0.ACLR
rst => i[9]~reg0.ACLR
rst => i[10]~reg0.ACLR
rst => i[11]~reg0.ACLR
rst => address[0]~reg0.ACLR
rst => address[1]~reg0.ACLR
rst => address[2]~reg0.ACLR
rst => address[3]~reg0.ACLR
rst => address[4]~reg0.ACLR
rst => address[5]~reg0.ACLR
rst => addr[0].ACLR
rst => addr[1].ACLR
rst => addr[2].ACLR
rst => addr[3].ACLR
rst => addr[4].ACLR
rst => addr[5].ACLR
rst => wen~reg0.ACLR
rst => mem_ready~reg0.ACLR
rst => st~3.DATAIN
rst => sync.ENA
rst => meta.ENA
serial => meta.DATAB
mem_block => address.OUTPUTSELECT
mem_ready <= mem_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen <= wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[0] <= i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[1] <= i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[2] <= i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[3] <= i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[4] <= i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[5] <= i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[6] <= i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[7] <= i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[8] <= i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[9] <= i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[10] <= i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i[11] <= i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1
clk => cfft_control:cfft_control_1.clk
clk => cfft:cfft_1.ClkIn
rst => cfft_control:cfft_control_1.rst
rst => cfft:cfft_1.rst
mem_ready => cfft_control:cfft_control_1.mem_ready
Iin[0] => cfft:cfft_1.Iin[0]
Iin[1] => cfft:cfft_1.Iin[1]
Iin[2] => cfft:cfft_1.Iin[2]
Iin[3] => cfft:cfft_1.Iin[3]
Iin[4] => cfft:cfft_1.Iin[4]
Iin[5] => cfft:cfft_1.Iin[5]
Iin[6] => cfft:cfft_1.Iin[6]
Iin[7] => cfft:cfft_1.Iin[7]
Iin[8] => cfft:cfft_1.Iin[8]
Iin[9] => cfft:cfft_1.Iin[9]
Iin[10] => cfft:cfft_1.Iin[10]
Iin[11] => cfft:cfft_1.Iin[11]
Qin[0] => cfft:cfft_1.Qin[0]
Qin[1] => cfft:cfft_1.Qin[1]
Qin[2] => cfft:cfft_1.Qin[2]
Qin[3] => cfft:cfft_1.Qin[3]
Qin[4] => cfft:cfft_1.Qin[4]
Qin[5] => cfft:cfft_1.Qin[5]
Qin[6] => cfft:cfft_1.Qin[6]
Qin[7] => cfft:cfft_1.Qin[7]
Qin[8] => cfft:cfft_1.Qin[8]
Qin[9] => cfft:cfft_1.Qin[9]
Qin[10] => cfft:cfft_1.Qin[10]
Qin[11] => cfft:cfft_1.Qin[11]
Iout[0] <= cfft:cfft_1.Iout[0]
Iout[1] <= cfft:cfft_1.Iout[1]
Iout[2] <= cfft:cfft_1.Iout[2]
Iout[3] <= cfft:cfft_1.Iout[3]
Iout[4] <= cfft:cfft_1.Iout[4]
Iout[5] <= cfft:cfft_1.Iout[5]
Iout[6] <= cfft:cfft_1.Iout[6]
Iout[7] <= cfft:cfft_1.Iout[7]
Iout[8] <= cfft:cfft_1.Iout[8]
Iout[9] <= cfft:cfft_1.Iout[9]
Iout[10] <= cfft:cfft_1.Iout[10]
Iout[11] <= cfft:cfft_1.Iout[11]
Iout[12] <= cfft:cfft_1.Iout[12]
Iout[13] <= cfft:cfft_1.Iout[13]
Qout[0] <= cfft:cfft_1.Qout[0]
Qout[1] <= cfft:cfft_1.Qout[1]
Qout[2] <= cfft:cfft_1.Qout[2]
Qout[3] <= cfft:cfft_1.Qout[3]
Qout[4] <= cfft:cfft_1.Qout[4]
Qout[5] <= cfft:cfft_1.Qout[5]
Qout[6] <= cfft:cfft_1.Qout[6]
Qout[7] <= cfft:cfft_1.Qout[7]
Qout[8] <= cfft:cfft_1.Qout[8]
Qout[9] <= cfft:cfft_1.Qout[9]
Qout[10] <= cfft:cfft_1.Qout[10]
Qout[11] <= cfft:cfft_1.Qout[11]
Qout[12] <= cfft:cfft_1.Qout[12]
Qout[13] <= cfft:cfft_1.Qout[13]
mem_block <= cfft_control:cfft_control_1.mem_block
Output_enable <= cfft_control:cfft_control_1.Output_enable
bank0_busy <= cfft_control:cfft_control_1.bank0_busy
bank1_busy <= cfft_control:cfft_control_1.bank1_busy
wen_in => cfft:cfft_1.wen_in
addrin_in[0] => cfft:cfft_1.addrin_in[0]
addrin_in[1] => cfft:cfft_1.addrin_in[1]
addrin_in[2] => cfft:cfft_1.addrin_in[2]
addrin_in[3] => cfft:cfft_1.addrin_in[3]
addrin_in[4] => cfft:cfft_1.addrin_in[4]
addrin_in[5] => cfft:cfft_1.addrin_in[5]
addrout_out[0] => cfft:cfft_1.addrout_out[0]
addrout_out[1] => cfft:cfft_1.addrout_out[1]
addrout_out[2] => cfft:cfft_1.addrout_out[2]
addrout_out[3] => cfft:cfft_1.addrout_out[3]
addrout_out[4] => cfft:cfft_1.addrout_out[4]
addrout_out[5] => cfft:cfft_1.addrout_out[5]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1
clk => counter:counter_1.clk
clk => ram_control:ram_control_1.clk
clk => mux_control:mux_control_1.clk
clk => starts:starts_1.clk
clk => inv_control:TX_inv:inv_control_1.clk
clk => io_control:io_control_1.clk
rst => counter:counter_1.rst
rst => ram_control:ram_control_1.rst
rst => mux_control:mux_control_1.rst
rst => starts:starts_1.rst
rst => inv_control:TX_inv:inv_control_1.rst
rst => io_control:io_control_1.rst
mem_ready => counter:counter_1.mem_ready
sel_mux <= mux_control:mux_control_1.sel_mux
factorstart <= starts:starts_1.factorstart
cfft4start <= starts:starts_1.cfft4start
inv <= inv_control:TX_inv:inv_control_1.inv
Output_enable <= io_control:io_control_1.Output_enable
bank0_busy <= io_control:io_control_1.bank0_busy
bank1_busy <= io_control:io_control_1.bank1_busy
mem_block <= counter:counter_1.mem_bk
addrout_in[0] <= ram_control:ram_control_1.addrout_in[0]
addrout_in[1] <= ram_control:ram_control_1.addrout_in[1]
addrout_in[2] <= ram_control:ram_control_1.addrout_in[2]
addrout_in[3] <= ram_control:ram_control_1.addrout_in[3]
addrout_in[4] <= ram_control:ram_control_1.addrout_in[4]
addrout_in[5] <= ram_control:ram_control_1.addrout_in[5]
wen_proc <= ram_control:ram_control_1.wen_proc
addrin_proc[0] <= ram_control:ram_control_1.addrin_proc[0]
addrin_proc[1] <= ram_control:ram_control_1.addrin_proc[1]
addrin_proc[2] <= ram_control:ram_control_1.addrin_proc[2]
addrin_proc[3] <= ram_control:ram_control_1.addrin_proc[3]
addrin_proc[4] <= ram_control:ram_control_1.addrin_proc[4]
addrin_proc[5] <= ram_control:ram_control_1.addrin_proc[5]
addrout_proc[0] <= ram_control:ram_control_1.addrout_proc[0]
addrout_proc[1] <= ram_control:ram_control_1.addrout_proc[1]
addrout_proc[2] <= ram_control:ram_control_1.addrout_proc[2]
addrout_proc[3] <= ram_control:ram_control_1.addrout_proc[3]
addrout_proc[4] <= ram_control:ram_control_1.addrout_proc[4]
addrout_proc[5] <= ram_control:ram_control_1.addrout_proc[5]
wen_out <= ram_control:ram_control_1.wen_out
addrin_out[0] <= ram_control:ram_control_1.addrin_out[0]
addrin_out[1] <= ram_control:ram_control_1.addrin_out[1]
addrin_out[2] <= ram_control:ram_control_1.addrin_out[2]
addrin_out[3] <= ram_control:ram_control_1.addrin_out[3]
addrin_out[4] <= ram_control:ram_control_1.addrin_out[4]
addrin_out[5] <= ram_control:ram_control_1.addrin_out[5]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1
clk => aux_mem_bk.CLK
clk => count_aux[0].CLK
clk => count_aux[1].CLK
clk => count_aux[2].CLK
clk => count_aux[3].CLK
clk => count_aux[4].CLK
clk => count_aux[5].CLK
clk => count_aux[6].CLK
clk => count_aux[7].CLK
clk => count_aux[8].CLK
rst => aux_mem_bk.PRESET
rst => count_aux[0].PRESET
rst => count_aux[1].PRESET
rst => count_aux[2].PRESET
rst => count_aux[3].PRESET
rst => count_aux[4].PRESET
rst => count_aux[5].PRESET
rst => count_aux[6].ACLR
rst => count_aux[7].PRESET
rst => count_aux[8].ACLR
mem_ready => aux_mem_bk.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_bk <= aux_mem_bk.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count_aux[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_aux[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_aux[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_aux[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_aux[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_aux[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count_aux[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count_aux[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count_aux[8].DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1
clk => wen_out~reg0.CLK
clk => outcounter[0].CLK
clk => outcounter[1].CLK
clk => outcounter[2].CLK
clk => outcounter[3].CLK
clk => outcounter[4].CLK
clk => outcounter[5].CLK
clk => wen_proc~reg0.CLK
clk => wmask2[0].CLK
clk => wmask2[1].CLK
clk => wmask2[2].CLK
clk => wmask1[0].CLK
clk => wmask1[1].CLK
clk => wmask1[2].CLK
clk => wcounter[0].CLK
clk => wcounter[1].CLK
clk => wcounter[2].CLK
clk => wcounter[3].CLK
clk => wcounter[4].CLK
clk => wcounter[5].CLK
clk => addrin_proc[0]~reg0.CLK
clk => addrin_proc[1]~reg0.CLK
clk => addrin_proc[2]~reg0.CLK
clk => addrin_proc[3]~reg0.CLK
clk => addrin_proc[4]~reg0.CLK
clk => addrin_proc[5]~reg0.CLK
clk => rmask2[0].CLK
clk => rmask2[1].CLK
clk => rmask2[2].CLK
clk => rmask1[0].CLK
clk => rmask1[1].CLK
clk => rmask1[2].CLK
clk => addrout_proc[0]~reg0.CLK
clk => addrout_proc[1]~reg0.CLK
clk => addrout_proc[2]~reg0.CLK
clk => addrout_proc[3]~reg0.CLK
clk => addrout_proc[4]~reg0.CLK
clk => addrout_proc[5]~reg0.CLK
clk => addrout_in[0]~reg0.CLK
clk => addrout_in[1]~reg0.CLK
clk => addrout_in[2]~reg0.CLK
clk => addrout_in[3]~reg0.CLK
clk => addrout_in[4]~reg0.CLK
clk => addrout_in[5]~reg0.CLK
rst => wen_out~reg0.ACLR
rst => outcounter[0].ACLR
rst => outcounter[1].ACLR
rst => outcounter[2].ACLR
rst => outcounter[3].ACLR
rst => outcounter[4].ACLR
rst => outcounter[5].ACLR
rst => wen_proc~reg0.ACLR
rst => wmask2[0].ACLR
rst => wmask2[1].ACLR
rst => wmask2[2].ACLR
rst => wmask1[0].ACLR
rst => wmask1[1].ACLR
rst => wmask1[2].ACLR
rst => wcounter[0].ACLR
rst => wcounter[1].ACLR
rst => wcounter[2].ACLR
rst => wcounter[3].ACLR
rst => wcounter[4].ACLR
rst => wcounter[5].ACLR
rst => addrin_proc[0]~reg0.ACLR
rst => addrin_proc[1]~reg0.ACLR
rst => addrin_proc[2]~reg0.ACLR
rst => addrin_proc[3]~reg0.ACLR
rst => addrin_proc[4]~reg0.ACLR
rst => addrin_proc[5]~reg0.ACLR
rst => rmask2[0].ACLR
rst => rmask2[1].ACLR
rst => rmask2[2].ACLR
rst => rmask1[0].ACLR
rst => rmask1[1].ACLR
rst => rmask1[2].ACLR
rst => addrout_proc[0]~reg0.ACLR
rst => addrout_proc[1]~reg0.ACLR
rst => addrout_proc[2]~reg0.ACLR
rst => addrout_proc[3]~reg0.ACLR
rst => addrout_proc[4]~reg0.ACLR
rst => addrout_proc[5]~reg0.ACLR
rst => addrout_in[0]~reg0.ACLR
rst => addrout_in[1]~reg0.ACLR
rst => addrout_in[2]~reg0.ACLR
rst => addrout_in[3]~reg0.ACLR
rst => addrout_in[4]~reg0.ACLR
rst => addrout_in[5]~reg0.ACLR
Gen_state[0] => Equal0.IN11
Gen_state[0] => Equal1.IN11
Gen_state[0] => result.DATAB
Gen_state[0] => result.DATAB
Gen_state[0] => result.DATAA
Gen_state[0] => result.DATAB
Gen_state[0] => Equal3.IN13
Gen_state[0] => Equal5.IN13
Gen_state[0] => Equal6.IN13
Gen_state[1] => Equal0.IN10
Gen_state[1] => Equal1.IN10
Gen_state[1] => result.DATAB
Gen_state[1] => result.DATAB
Gen_state[1] => result.DATAA
Gen_state[1] => result.DATAB
Gen_state[1] => Equal3.IN12
Gen_state[1] => Equal5.IN12
Gen_state[1] => Equal6.IN12
Gen_state[2] => Equal0.IN9
Gen_state[2] => Equal1.IN9
Gen_state[2] => result.DATAA
Gen_state[2] => result.DATAB
Gen_state[2] => Equal3.IN11
Gen_state[2] => Equal5.IN11
Gen_state[2] => Equal6.IN11
Gen_state[3] => Equal0.IN8
Gen_state[3] => Equal1.IN8
Gen_state[3] => result.DATAA
Gen_state[3] => result.DATAB
Gen_state[3] => Equal3.IN10
Gen_state[3] => Equal5.IN10
Gen_state[3] => Equal6.IN10
Gen_state[4] => Equal0.IN7
Gen_state[4] => Equal1.IN7
Gen_state[4] => result.DATAA
Gen_state[4] => result.DATAB
Gen_state[4] => Equal3.IN9
Gen_state[4] => Equal5.IN9
Gen_state[4] => Equal6.IN9
Gen_state[5] => Equal0.IN6
Gen_state[5] => Equal1.IN6
Gen_state[5] => result.DATAA
Gen_state[5] => result.DATAB
Gen_state[5] => Equal3.IN8
Gen_state[5] => Equal5.IN8
Gen_state[5] => Equal6.IN8
Gen_state[6] => Equal2.IN7
Gen_state[6] => LessThan0.IN6
Gen_state[6] => Equal4.IN7
Gen_state[7] => Equal2.IN6
Gen_state[7] => LessThan0.IN5
Gen_state[7] => Equal4.IN6
Gen_state[8] => Equal2.IN5
Gen_state[8] => LessThan0.IN4
Gen_state[8] => Equal4.IN5
mem_bk => addrout_in.OUTPUTSELECT
addrout_in[0] <= addrout_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[1] <= addrout_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[2] <= addrout_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[3] <= addrout_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[4] <= addrout_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[5] <= addrout_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen_proc <= wen_proc~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[0] <= addrin_proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[1] <= addrin_proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[2] <= addrin_proc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[3] <= addrin_proc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[4] <= addrin_proc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[5] <= addrin_proc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[0] <= addrout_proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[1] <= addrout_proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[2] <= addrout_proc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[3] <= addrout_proc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[4] <= addrout_proc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[5] <= addrout_proc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen_out <= wen_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_out[0] <= outcounter[4].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[1] <= outcounter[5].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[2] <= outcounter[2].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[3] <= outcounter[3].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[4] <= outcounter[0].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[5] <= outcounter[1].DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1
clk => sel_mux~reg0.CLK
rst => sel_mux~reg0.ACLR
Gen_state[0] => Equal2.IN13
Gen_state[1] => Equal2.IN12
Gen_state[2] => Equal2.IN11
Gen_state[3] => Equal2.IN10
Gen_state[4] => Equal2.IN9
Gen_state[5] => Equal2.IN8
Gen_state[6] => Equal0.IN7
Gen_state[6] => Equal1.IN7
Gen_state[7] => Equal0.IN6
Gen_state[7] => Equal1.IN6
Gen_state[8] => Equal0.IN5
Gen_state[8] => Equal1.IN5
sel_mux <= sel_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1
clk => cfft4start~reg0.CLK
clk => factorstart~reg0.CLK
rst => cfft4start~reg0.ACLR
rst => factorstart~reg0.ACLR
Gen_state[0] => Equal0.IN13
Gen_state[0] => Equal2.IN13
Gen_state[1] => Equal0.IN12
Gen_state[1] => Equal2.IN12
Gen_state[2] => Equal0.IN11
Gen_state[2] => Equal2.IN11
Gen_state[3] => Equal0.IN10
Gen_state[3] => Equal2.IN10
Gen_state[4] => Equal0.IN9
Gen_state[4] => Equal2.IN9
Gen_state[5] => Equal0.IN8
Gen_state[5] => Equal2.IN8
Gen_state[6] => Equal1.IN7
Gen_state[7] => Equal1.IN6
Gen_state[8] => Equal1.IN5
factorstart <= factorstart~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfft4start <= cfft4start~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|inv_control:\TX_inv:inv_control_1
clk => inv~reg0.CLK
rst => inv~reg0.ACLR
Gen_state[0] => LessThan0.IN12
Gen_state[1] => LessThan0.IN11
Gen_state[1] => inv.DATAB
Gen_state[2] => LessThan0.IN10
Gen_state[3] => LessThan0.IN9
Gen_state[4] => LessThan0.IN8
Gen_state[5] => LessThan0.IN7
Gen_state[6] => Equal0.IN7
Gen_state[6] => Equal1.IN7
Gen_state[7] => Equal0.IN6
Gen_state[7] => Equal1.IN6
Gen_state[8] => Equal0.IN5
Gen_state[8] => Equal1.IN5
inv <= inv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1
clk => bank1_busy~reg0.CLK
clk => bank0_busy~reg0.CLK
clk => Output_enable~reg0.CLK
rst => bank1_busy~reg0.ACLR
rst => bank0_busy~reg0.ACLR
rst => Output_enable~reg0.ACLR
mem_bk => bank0_busy.OUTPUTSELECT
mem_bk => bank1_busy.OUTPUTSELECT
Gen_state[0] => Equal1.IN13
Gen_state[1] => Equal1.IN12
Gen_state[2] => Equal1.IN11
Gen_state[3] => Equal1.IN10
Gen_state[4] => Equal1.IN9
Gen_state[5] => Equal1.IN8
Gen_state[6] => Equal0.IN7
Gen_state[6] => Equal2.IN7
Gen_state[7] => Equal0.IN6
Gen_state[7] => Equal2.IN6
Gen_state[8] => Equal0.IN5
Gen_state[8] => Equal2.IN5
bank0_busy <= bank0_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
bank1_busy <= bank1_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Output_enable <= Output_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1
rst => cfft4:acfft4.rst
rst => mulfactor:amulfactor.rst
rst => rofactor:arofactor.rst
Iin[0] => ram:TX:RamIn.dinR[0]
Iin[1] => ram:TX:RamIn.dinR[1]
Iin[2] => ram:TX:RamIn.dinR[2]
Iin[3] => ram:TX:RamIn.dinR[3]
Iin[4] => ram:TX:RamIn.dinR[4]
Iin[5] => ram:TX:RamIn.dinR[5]
Iin[6] => ram:TX:RamIn.dinR[6]
Iin[7] => ram:TX:RamIn.dinR[7]
Iin[8] => ram:TX:RamIn.dinR[8]
Iin[9] => ram:TX:RamIn.dinR[9]
Iin[10] => ram:TX:RamIn.dinR[10]
Iin[11] => ram:TX:RamIn.dinR[11]
Qin[0] => ram:TX:RamIn.dinI[0]
Qin[1] => ram:TX:RamIn.dinI[1]
Qin[2] => ram:TX:RamIn.dinI[2]
Qin[3] => ram:TX:RamIn.dinI[3]
Qin[4] => ram:TX:RamIn.dinI[4]
Qin[5] => ram:TX:RamIn.dinI[5]
Qin[6] => ram:TX:RamIn.dinI[6]
Qin[7] => ram:TX:RamIn.dinI[7]
Qin[8] => ram:TX:RamIn.dinI[8]
Qin[9] => ram:TX:RamIn.dinI[9]
Qin[10] => ram:TX:RamIn.dinI[10]
Qin[11] => ram:TX:RamIn.dinI[11]
Iout[0] <= ram:TX:RamOut.doutR[0]
Iout[1] <= ram:TX:RamOut.doutR[1]
Iout[2] <= ram:TX:RamOut.doutR[2]
Iout[3] <= ram:TX:RamOut.doutR[3]
Iout[4] <= ram:TX:RamOut.doutR[4]
Iout[5] <= ram:TX:RamOut.doutR[5]
Iout[6] <= ram:TX:RamOut.doutR[6]
Iout[7] <= ram:TX:RamOut.doutR[7]
Iout[8] <= ram:TX:RamOut.doutR[8]
Iout[9] <= ram:TX:RamOut.doutR[9]
Iout[10] <= ram:TX:RamOut.doutR[10]
Iout[11] <= ram:TX:RamOut.doutR[11]
Iout[12] <= ram:TX:RamOut.doutR[12]
Iout[13] <= ram:TX:RamOut.doutR[13]
Qout[0] <= ram:TX:RamOut.doutI[0]
Qout[1] <= ram:TX:RamOut.doutI[1]
Qout[2] <= ram:TX:RamOut.doutI[2]
Qout[3] <= ram:TX:RamOut.doutI[3]
Qout[4] <= ram:TX:RamOut.doutI[4]
Qout[5] <= ram:TX:RamOut.doutI[5]
Qout[6] <= ram:TX:RamOut.doutI[6]
Qout[7] <= ram:TX:RamOut.doutI[7]
Qout[8] <= ram:TX:RamOut.doutI[8]
Qout[9] <= ram:TX:RamOut.doutI[9]
Qout[10] <= ram:TX:RamOut.doutI[10]
Qout[11] <= ram:TX:RamOut.doutI[11]
Qout[12] <= ram:TX:RamOut.doutI[12]
Qout[13] <= ram:TX:RamOut.doutI[13]
factorstart => rofactor:arofactor.start
cfft4start => cfft4:acfft4.start
ClkIn => ram:TX:RamIn.clkin
ClkIn => ram:TX:RamIn.clkout
ClkIn => ram:TX:RamOut.clkin
ClkIn => ram:TX:RamOut.clkout
ClkIn => ram:RamProc.clkin
ClkIn => ram:RamProc.clkout
ClkIn => mux:mux_1.clk
ClkIn => conj:conj_1.clk
ClkIn => cfft4:acfft4.clk
ClkIn => mulfactor:amulfactor.clk
ClkIn => rofactor:arofactor.clk
ClkIn => div4limit:Rlimit.clk
ClkIn => div4limit:Ilimit.clk
sel_mux => mux:mux_1.sel
inv => conj:conj_1.conj
wen_in => ram:TX:RamIn.wen
addrin_in[0] => ram:TX:RamIn.addrin[0]
addrin_in[1] => ram:TX:RamIn.addrin[1]
addrin_in[2] => ram:TX:RamIn.addrin[2]
addrin_in[3] => ram:TX:RamIn.addrin[3]
addrin_in[4] => ram:TX:RamIn.addrin[4]
addrin_in[5] => ram:TX:RamIn.addrin[5]
addrout_in[0] => ram:TX:RamIn.addrout[0]
addrout_in[1] => ram:TX:RamIn.addrout[1]
addrout_in[2] => ram:TX:RamIn.addrout[2]
addrout_in[3] => ram:TX:RamIn.addrout[3]
addrout_in[4] => ram:TX:RamIn.addrout[4]
addrout_in[5] => ram:TX:RamIn.addrout[5]
wen_proc => ram:RamProc.wen
addrin_proc[0] => ram:RamProc.addrin[0]
addrin_proc[1] => ram:RamProc.addrin[1]
addrin_proc[2] => ram:RamProc.addrin[2]
addrin_proc[3] => ram:RamProc.addrin[3]
addrin_proc[4] => ram:RamProc.addrin[4]
addrin_proc[5] => ram:RamProc.addrin[5]
addrout_proc[0] => ram:RamProc.addrout[0]
addrout_proc[1] => ram:RamProc.addrout[1]
addrout_proc[2] => ram:RamProc.addrout[2]
addrout_proc[3] => ram:RamProc.addrout[3]
addrout_proc[4] => ram:RamProc.addrout[4]
addrout_proc[5] => ram:RamProc.addrout[5]
wen_out => ram:TX:RamOut.wen
addrin_out[0] => ram:TX:RamOut.addrin[0]
addrin_out[1] => ram:TX:RamOut.addrin[1]
addrin_out[2] => ram:TX:RamOut.addrin[2]
addrin_out[3] => ram:TX:RamOut.addrin[3]
addrin_out[4] => ram:TX:RamOut.addrin[4]
addrin_out[5] => ram:TX:RamOut.addrin[5]
addrout_out[0] => ram:TX:RamOut.addrout[0]
addrout_out[1] => ram:TX:RamOut.addrout[1]
addrout_out[2] => ram:TX:RamOut.addrout[2]
addrout_out[3] => ram:TX:RamOut.addrout[3]
addrout_out[4] => ram:TX:RamOut.addrout[4]
addrout_out[5] => ram:TX:RamOut.addrout[5]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn
clkin => blockdram:Real_ram.clkin
clkin => blockdram:Imag_ram.clkin
wen => blockdram:Real_ram.wen
wen => blockdram:Imag_ram.wen
addrin[0] => blockdram:Real_ram.addrin[0]
addrin[0] => blockdram:Imag_ram.addrin[0]
addrin[1] => blockdram:Real_ram.addrin[1]
addrin[1] => blockdram:Imag_ram.addrin[1]
addrin[2] => blockdram:Real_ram.addrin[2]
addrin[2] => blockdram:Imag_ram.addrin[2]
addrin[3] => blockdram:Real_ram.addrin[3]
addrin[3] => blockdram:Imag_ram.addrin[3]
addrin[4] => blockdram:Real_ram.addrin[4]
addrin[4] => blockdram:Imag_ram.addrin[4]
addrin[5] => blockdram:Real_ram.addrin[5]
addrin[5] => blockdram:Imag_ram.addrin[5]
dinR[0] => blockdram:Real_ram.din[0]
dinR[1] => blockdram:Real_ram.din[1]
dinR[2] => blockdram:Real_ram.din[2]
dinR[3] => blockdram:Real_ram.din[3]
dinR[4] => blockdram:Real_ram.din[4]
dinR[5] => blockdram:Real_ram.din[5]
dinR[6] => blockdram:Real_ram.din[6]
dinR[7] => blockdram:Real_ram.din[7]
dinR[8] => blockdram:Real_ram.din[8]
dinR[9] => blockdram:Real_ram.din[9]
dinR[10] => blockdram:Real_ram.din[10]
dinR[11] => blockdram:Real_ram.din[11]
dinI[0] => blockdram:Imag_ram.din[0]
dinI[1] => blockdram:Imag_ram.din[1]
dinI[2] => blockdram:Imag_ram.din[2]
dinI[3] => blockdram:Imag_ram.din[3]
dinI[4] => blockdram:Imag_ram.din[4]
dinI[5] => blockdram:Imag_ram.din[5]
dinI[6] => blockdram:Imag_ram.din[6]
dinI[7] => blockdram:Imag_ram.din[7]
dinI[8] => blockdram:Imag_ram.din[8]
dinI[9] => blockdram:Imag_ram.din[9]
dinI[10] => blockdram:Imag_ram.din[10]
dinI[11] => blockdram:Imag_ram.din[11]
clkout => blockdram:Real_ram.clkout
clkout => blockdram:Imag_ram.clkout
addrout[0] => blockdram:Real_ram.addrout[0]
addrout[0] => blockdram:Imag_ram.addrout[0]
addrout[1] => blockdram:Real_ram.addrout[1]
addrout[1] => blockdram:Imag_ram.addrout[1]
addrout[2] => blockdram:Real_ram.addrout[2]
addrout[2] => blockdram:Imag_ram.addrout[2]
addrout[3] => blockdram:Real_ram.addrout[3]
addrout[3] => blockdram:Imag_ram.addrout[3]
addrout[4] => blockdram:Real_ram.addrout[4]
addrout[4] => blockdram:Imag_ram.addrout[4]
addrout[5] => blockdram:Real_ram.addrout[5]
addrout[5] => blockdram:Imag_ram.addrout[5]
doutR[0] <= blockdram:Real_ram.dout[0]
doutR[1] <= blockdram:Real_ram.dout[1]
doutR[2] <= blockdram:Real_ram.dout[2]
doutR[3] <= blockdram:Real_ram.dout[3]
doutR[4] <= blockdram:Real_ram.dout[4]
doutR[5] <= blockdram:Real_ram.dout[5]
doutR[6] <= blockdram:Real_ram.dout[6]
doutR[7] <= blockdram:Real_ram.dout[7]
doutR[8] <= blockdram:Real_ram.dout[8]
doutR[9] <= blockdram:Real_ram.dout[9]
doutR[10] <= blockdram:Real_ram.dout[10]
doutR[11] <= blockdram:Real_ram.dout[11]
doutI[0] <= blockdram:Imag_ram.dout[0]
doutI[1] <= blockdram:Imag_ram.dout[1]
doutI[2] <= blockdram:Imag_ram.dout[2]
doutI[3] <= blockdram:Imag_ram.dout[3]
doutI[4] <= blockdram:Imag_ram.dout[4]
doutI[5] <= blockdram:Imag_ram.dout[5]
doutI[6] <= blockdram:Imag_ram.dout[6]
doutI[7] <= blockdram:Imag_ram.dout[7]
doutI[8] <= blockdram:Imag_ram.dout[8]
doutI[9] <= blockdram:Imag_ram.dout[9]
doutI[10] <= blockdram:Imag_ram.dout[10]
doutI[11] <= blockdram:Imag_ram.dout[11]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Real_ram
clkin => mem~18.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem.CLK0
wen => mem~18.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~17.DATAIN
din[0] => mem.DATAIN
din[1] => mem~16.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~15.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~14.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~13.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~12.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~11.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~10.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~9.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~8.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~7.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~6.DATAIN
din[11] => mem.DATAIN11
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamIn|blockdram:Imag_ram
clkin => mem~18.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem.CLK0
wen => mem~18.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~17.DATAIN
din[0] => mem.DATAIN
din[1] => mem~16.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~15.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~14.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~13.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~12.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~11.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~10.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~9.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~8.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~7.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~6.DATAIN
din[11] => mem.DATAIN11
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut
clkin => blockdram:Real_ram.clkin
clkin => blockdram:Imag_ram.clkin
wen => blockdram:Real_ram.wen
wen => blockdram:Imag_ram.wen
addrin[0] => blockdram:Real_ram.addrin[0]
addrin[0] => blockdram:Imag_ram.addrin[0]
addrin[1] => blockdram:Real_ram.addrin[1]
addrin[1] => blockdram:Imag_ram.addrin[1]
addrin[2] => blockdram:Real_ram.addrin[2]
addrin[2] => blockdram:Imag_ram.addrin[2]
addrin[3] => blockdram:Real_ram.addrin[3]
addrin[3] => blockdram:Imag_ram.addrin[3]
addrin[4] => blockdram:Real_ram.addrin[4]
addrin[4] => blockdram:Imag_ram.addrin[4]
addrin[5] => blockdram:Real_ram.addrin[5]
addrin[5] => blockdram:Imag_ram.addrin[5]
dinR[0] => blockdram:Real_ram.din[0]
dinR[1] => blockdram:Real_ram.din[1]
dinR[2] => blockdram:Real_ram.din[2]
dinR[3] => blockdram:Real_ram.din[3]
dinR[4] => blockdram:Real_ram.din[4]
dinR[5] => blockdram:Real_ram.din[5]
dinR[6] => blockdram:Real_ram.din[6]
dinR[7] => blockdram:Real_ram.din[7]
dinR[8] => blockdram:Real_ram.din[8]
dinR[9] => blockdram:Real_ram.din[9]
dinR[10] => blockdram:Real_ram.din[10]
dinR[11] => blockdram:Real_ram.din[11]
dinR[12] => blockdram:Real_ram.din[12]
dinR[13] => blockdram:Real_ram.din[13]
dinI[0] => blockdram:Imag_ram.din[0]
dinI[1] => blockdram:Imag_ram.din[1]
dinI[2] => blockdram:Imag_ram.din[2]
dinI[3] => blockdram:Imag_ram.din[3]
dinI[4] => blockdram:Imag_ram.din[4]
dinI[5] => blockdram:Imag_ram.din[5]
dinI[6] => blockdram:Imag_ram.din[6]
dinI[7] => blockdram:Imag_ram.din[7]
dinI[8] => blockdram:Imag_ram.din[8]
dinI[9] => blockdram:Imag_ram.din[9]
dinI[10] => blockdram:Imag_ram.din[10]
dinI[11] => blockdram:Imag_ram.din[11]
dinI[12] => blockdram:Imag_ram.din[12]
dinI[13] => blockdram:Imag_ram.din[13]
clkout => blockdram:Real_ram.clkout
clkout => blockdram:Imag_ram.clkout
addrout[0] => blockdram:Real_ram.addrout[0]
addrout[0] => blockdram:Imag_ram.addrout[0]
addrout[1] => blockdram:Real_ram.addrout[1]
addrout[1] => blockdram:Imag_ram.addrout[1]
addrout[2] => blockdram:Real_ram.addrout[2]
addrout[2] => blockdram:Imag_ram.addrout[2]
addrout[3] => blockdram:Real_ram.addrout[3]
addrout[3] => blockdram:Imag_ram.addrout[3]
addrout[4] => blockdram:Real_ram.addrout[4]
addrout[4] => blockdram:Imag_ram.addrout[4]
addrout[5] => blockdram:Real_ram.addrout[5]
addrout[5] => blockdram:Imag_ram.addrout[5]
doutR[0] <= blockdram:Real_ram.dout[0]
doutR[1] <= blockdram:Real_ram.dout[1]
doutR[2] <= blockdram:Real_ram.dout[2]
doutR[3] <= blockdram:Real_ram.dout[3]
doutR[4] <= blockdram:Real_ram.dout[4]
doutR[5] <= blockdram:Real_ram.dout[5]
doutR[6] <= blockdram:Real_ram.dout[6]
doutR[7] <= blockdram:Real_ram.dout[7]
doutR[8] <= blockdram:Real_ram.dout[8]
doutR[9] <= blockdram:Real_ram.dout[9]
doutR[10] <= blockdram:Real_ram.dout[10]
doutR[11] <= blockdram:Real_ram.dout[11]
doutR[12] <= blockdram:Real_ram.dout[12]
doutR[13] <= blockdram:Real_ram.dout[13]
doutI[0] <= blockdram:Imag_ram.dout[0]
doutI[1] <= blockdram:Imag_ram.dout[1]
doutI[2] <= blockdram:Imag_ram.dout[2]
doutI[3] <= blockdram:Imag_ram.dout[3]
doutI[4] <= blockdram:Imag_ram.dout[4]
doutI[5] <= blockdram:Imag_ram.dout[5]
doutI[6] <= blockdram:Imag_ram.dout[6]
doutI[7] <= blockdram:Imag_ram.dout[7]
doutI[8] <= blockdram:Imag_ram.dout[8]
doutI[9] <= blockdram:Imag_ram.dout[9]
doutI[10] <= blockdram:Imag_ram.dout[10]
doutI[11] <= blockdram:Imag_ram.dout[11]
doutI[12] <= blockdram:Imag_ram.dout[12]
doutI[13] <= blockdram:Imag_ram.dout[13]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Real_ram
clkin => mem~20.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem~18.CLK
clkin => mem~19.CLK
clkin => mem.CLK0
wen => mem~20.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~19.DATAIN
din[0] => mem.DATAIN
din[1] => mem~18.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~17.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~16.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~15.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~14.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~13.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~12.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~11.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~10.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~9.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~8.DATAIN
din[11] => mem.DATAIN11
din[12] => mem~7.DATAIN
din[12] => mem.DATAIN12
din[13] => mem~6.DATAIN
din[13] => mem.DATAIN13
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11
dout[12] <= mem.DATAOUT12
dout[13] <= mem.DATAOUT13


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\TX:RamOut|blockdram:Imag_ram
clkin => mem~20.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem~18.CLK
clkin => mem~19.CLK
clkin => mem.CLK0
wen => mem~20.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~19.DATAIN
din[0] => mem.DATAIN
din[1] => mem~18.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~17.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~16.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~15.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~14.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~13.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~12.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~11.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~10.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~9.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~8.DATAIN
din[11] => mem.DATAIN11
din[12] => mem~7.DATAIN
din[12] => mem.DATAIN12
din[13] => mem~6.DATAIN
din[13] => mem.DATAIN13
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11
dout[12] <= mem.DATAOUT12
dout[13] <= mem.DATAOUT13


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc
clkin => blockdram:Real_ram.clkin
clkin => blockdram:Imag_ram.clkin
wen => blockdram:Real_ram.wen
wen => blockdram:Imag_ram.wen
addrin[0] => blockdram:Real_ram.addrin[0]
addrin[0] => blockdram:Imag_ram.addrin[0]
addrin[1] => blockdram:Real_ram.addrin[1]
addrin[1] => blockdram:Imag_ram.addrin[1]
addrin[2] => blockdram:Real_ram.addrin[2]
addrin[2] => blockdram:Imag_ram.addrin[2]
addrin[3] => blockdram:Real_ram.addrin[3]
addrin[3] => blockdram:Imag_ram.addrin[3]
addrin[4] => blockdram:Real_ram.addrin[4]
addrin[4] => blockdram:Imag_ram.addrin[4]
addrin[5] => blockdram:Real_ram.addrin[5]
addrin[5] => blockdram:Imag_ram.addrin[5]
dinR[0] => blockdram:Real_ram.din[0]
dinR[1] => blockdram:Real_ram.din[1]
dinR[2] => blockdram:Real_ram.din[2]
dinR[3] => blockdram:Real_ram.din[3]
dinR[4] => blockdram:Real_ram.din[4]
dinR[5] => blockdram:Real_ram.din[5]
dinR[6] => blockdram:Real_ram.din[6]
dinR[7] => blockdram:Real_ram.din[7]
dinR[8] => blockdram:Real_ram.din[8]
dinR[9] => blockdram:Real_ram.din[9]
dinR[10] => blockdram:Real_ram.din[10]
dinR[11] => blockdram:Real_ram.din[11]
dinI[0] => blockdram:Imag_ram.din[0]
dinI[1] => blockdram:Imag_ram.din[1]
dinI[2] => blockdram:Imag_ram.din[2]
dinI[3] => blockdram:Imag_ram.din[3]
dinI[4] => blockdram:Imag_ram.din[4]
dinI[5] => blockdram:Imag_ram.din[5]
dinI[6] => blockdram:Imag_ram.din[6]
dinI[7] => blockdram:Imag_ram.din[7]
dinI[8] => blockdram:Imag_ram.din[8]
dinI[9] => blockdram:Imag_ram.din[9]
dinI[10] => blockdram:Imag_ram.din[10]
dinI[11] => blockdram:Imag_ram.din[11]
clkout => blockdram:Real_ram.clkout
clkout => blockdram:Imag_ram.clkout
addrout[0] => blockdram:Real_ram.addrout[0]
addrout[0] => blockdram:Imag_ram.addrout[0]
addrout[1] => blockdram:Real_ram.addrout[1]
addrout[1] => blockdram:Imag_ram.addrout[1]
addrout[2] => blockdram:Real_ram.addrout[2]
addrout[2] => blockdram:Imag_ram.addrout[2]
addrout[3] => blockdram:Real_ram.addrout[3]
addrout[3] => blockdram:Imag_ram.addrout[3]
addrout[4] => blockdram:Real_ram.addrout[4]
addrout[4] => blockdram:Imag_ram.addrout[4]
addrout[5] => blockdram:Real_ram.addrout[5]
addrout[5] => blockdram:Imag_ram.addrout[5]
doutR[0] <= blockdram:Real_ram.dout[0]
doutR[1] <= blockdram:Real_ram.dout[1]
doutR[2] <= blockdram:Real_ram.dout[2]
doutR[3] <= blockdram:Real_ram.dout[3]
doutR[4] <= blockdram:Real_ram.dout[4]
doutR[5] <= blockdram:Real_ram.dout[5]
doutR[6] <= blockdram:Real_ram.dout[6]
doutR[7] <= blockdram:Real_ram.dout[7]
doutR[8] <= blockdram:Real_ram.dout[8]
doutR[9] <= blockdram:Real_ram.dout[9]
doutR[10] <= blockdram:Real_ram.dout[10]
doutR[11] <= blockdram:Real_ram.dout[11]
doutI[0] <= blockdram:Imag_ram.dout[0]
doutI[1] <= blockdram:Imag_ram.dout[1]
doutI[2] <= blockdram:Imag_ram.dout[2]
doutI[3] <= blockdram:Imag_ram.dout[3]
doutI[4] <= blockdram:Imag_ram.dout[4]
doutI[5] <= blockdram:Imag_ram.dout[5]
doutI[6] <= blockdram:Imag_ram.dout[6]
doutI[7] <= blockdram:Imag_ram.dout[7]
doutI[8] <= blockdram:Imag_ram.dout[8]
doutI[9] <= blockdram:Imag_ram.dout[9]
doutI[10] <= blockdram:Imag_ram.dout[10]
doutI[11] <= blockdram:Imag_ram.dout[11]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram
clkin => mem~18.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem.CLK0
wen => mem~18.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~17.DATAIN
din[0] => mem.DATAIN
din[1] => mem~16.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~15.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~14.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~13.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~12.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~11.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~10.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~9.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~8.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~7.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~6.DATAIN
din[11] => mem.DATAIN11
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram
clkin => mem~18.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem.CLK0
wen => mem~18.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~17.DATAIN
din[0] => mem.DATAIN
din[1] => mem~16.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~15.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~14.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~13.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~12.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~11.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~10.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~9.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~8.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~7.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~6.DATAIN
din[11] => mem.DATAIN11
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1
inRa[0] => outR.DATAB
inRa[1] => outR.DATAB
inRa[2] => outR.DATAB
inRa[3] => outR.DATAB
inRa[4] => outR.DATAB
inRa[5] => outR.DATAB
inRa[6] => outR.DATAB
inRa[7] => outR.DATAB
inRa[8] => outR.DATAB
inRa[9] => outR.DATAB
inRa[10] => outR.DATAB
inRa[11] => outR.DATAB
inIa[0] => outI.DATAB
inIa[1] => outI.DATAB
inIa[2] => outI.DATAB
inIa[3] => outI.DATAB
inIa[4] => outI.DATAB
inIa[5] => outI.DATAB
inIa[6] => outI.DATAB
inIa[7] => outI.DATAB
inIa[8] => outI.DATAB
inIa[9] => outI.DATAB
inIa[10] => outI.DATAB
inIa[11] => outI.DATAB
inRb[0] => outR.DATAA
inRb[1] => outR.DATAA
inRb[2] => outR.DATAA
inRb[3] => outR.DATAA
inRb[4] => outR.DATAA
inRb[5] => outR.DATAA
inRb[6] => outR.DATAA
inRb[7] => outR.DATAA
inRb[8] => outR.DATAA
inRb[9] => outR.DATAA
inRb[10] => outR.DATAA
inRb[11] => outR.DATAA
inIb[0] => outI.DATAA
inIb[1] => outI.DATAA
inIb[2] => outI.DATAA
inIb[3] => outI.DATAA
inIb[4] => outI.DATAA
inIb[5] => outI.DATAA
inIb[6] => outI.DATAA
inIb[7] => outI.DATAA
inIb[8] => outI.DATAA
inIb[9] => outI.DATAA
inIb[10] => outI.DATAA
inIb[11] => outI.DATAA
outR[0] <= outR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[1] <= outR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[2] <= outR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[3] <= outR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[4] <= outR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[5] <= outR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[6] <= outR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[7] <= outR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[8] <= outR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[9] <= outR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[10] <= outR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[11] <= outR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[0] <= outI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[1] <= outI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[2] <= outI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[3] <= outI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[4] <= outI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[5] <= outI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[6] <= outI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[7] <= outI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[8] <= outI[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[9] <= outI[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[10] <= outI[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[11] <= outI[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outI[0]~reg0.CLK
clk => outI[1]~reg0.CLK
clk => outI[2]~reg0.CLK
clk => outI[3]~reg0.CLK
clk => outI[4]~reg0.CLK
clk => outI[5]~reg0.CLK
clk => outI[6]~reg0.CLK
clk => outI[7]~reg0.CLK
clk => outI[8]~reg0.CLK
clk => outI[9]~reg0.CLK
clk => outI[10]~reg0.CLK
clk => outI[11]~reg0.CLK
clk => outR[0]~reg0.CLK
clk => outR[1]~reg0.CLK
clk => outR[2]~reg0.CLK
clk => outR[3]~reg0.CLK
clk => outR[4]~reg0.CLK
clk => outR[5]~reg0.CLK
clk => outR[6]~reg0.CLK
clk => outR[7]~reg0.CLK
clk => outR[8]~reg0.CLK
clk => outR[9]~reg0.CLK
clk => outR[10]~reg0.CLK
clk => outR[11]~reg0.CLK
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1
inR[0] => outR[0]~reg0.DATAIN
inR[1] => outR[1]~reg0.DATAIN
inR[2] => outR[2]~reg0.DATAIN
inR[3] => outR[3]~reg0.DATAIN
inR[4] => outR[4]~reg0.DATAIN
inR[5] => outR[5]~reg0.DATAIN
inR[6] => outR[6]~reg0.DATAIN
inR[7] => outR[7]~reg0.DATAIN
inR[8] => outR[8]~reg0.DATAIN
inR[9] => outR[9]~reg0.DATAIN
inR[10] => outR[10]~reg0.DATAIN
inR[11] => outR[11]~reg0.DATAIN
inI[0] => outI.DATAB
inI[0] => Add0.IN12
inI[1] => outI.DATAB
inI[1] => Add0.IN11
inI[2] => outI.DATAB
inI[2] => Add0.IN10
inI[3] => outI.DATAB
inI[3] => Add0.IN9
inI[4] => outI.DATAB
inI[4] => Add0.IN8
inI[5] => outI.DATAB
inI[5] => Add0.IN7
inI[6] => outI.DATAB
inI[6] => Add0.IN6
inI[7] => outI.DATAB
inI[7] => Add0.IN5
inI[8] => outI.DATAB
inI[8] => Add0.IN4
inI[9] => outI.DATAB
inI[9] => Add0.IN3
inI[10] => outI.DATAB
inI[10] => Add0.IN2
inI[11] => outI.DATAB
inI[11] => Add0.IN1
outR[0] <= outR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[1] <= outR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[2] <= outR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[3] <= outR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[4] <= outR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[5] <= outR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[6] <= outR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[7] <= outR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[8] <= outR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[9] <= outR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[10] <= outR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[11] <= outR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[0] <= outI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[1] <= outI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[2] <= outI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[3] <= outI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[4] <= outI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[5] <= outI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[6] <= outI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[7] <= outI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[8] <= outI[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[9] <= outI[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[10] <= outI[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[11] <= outI[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outI[0]~reg0.CLK
clk => outI[1]~reg0.CLK
clk => outI[2]~reg0.CLK
clk => outI[3]~reg0.CLK
clk => outI[4]~reg0.CLK
clk => outI[5]~reg0.CLK
clk => outI[6]~reg0.CLK
clk => outI[7]~reg0.CLK
clk => outI[8]~reg0.CLK
clk => outI[9]~reg0.CLK
clk => outI[10]~reg0.CLK
clk => outI[11]~reg0.CLK
clk => outR[0]~reg0.CLK
clk => outR[1]~reg0.CLK
clk => outR[2]~reg0.CLK
clk => outR[3]~reg0.CLK
clk => outR[4]~reg0.CLK
clk => outR[5]~reg0.CLK
clk => outR[6]~reg0.CLK
clk => outR[7]~reg0.CLK
clk => outR[8]~reg0.CLK
clk => outR[9]~reg0.CLK
clk => outR[10]~reg0.CLK
clk => outR[11]~reg0.CLK
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4
clk => Qout[0]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => RegBQ[0][0].CLK
clk => RegBQ[0][1].CLK
clk => RegBQ[0][2].CLK
clk => RegBQ[0][3].CLK
clk => RegBQ[0][4].CLK
clk => RegBQ[0][5].CLK
clk => RegBQ[0][6].CLK
clk => RegBQ[0][7].CLK
clk => RegBQ[0][8].CLK
clk => RegBQ[0][9].CLK
clk => RegBQ[0][10].CLK
clk => RegBQ[0][11].CLK
clk => RegBQ[0][12].CLK
clk => RegBQ[1][0].CLK
clk => RegBQ[1][1].CLK
clk => RegBQ[1][2].CLK
clk => RegBQ[1][3].CLK
clk => RegBQ[1][4].CLK
clk => RegBQ[1][5].CLK
clk => RegBQ[1][6].CLK
clk => RegBQ[1][7].CLK
clk => RegBQ[1][8].CLK
clk => RegBQ[1][9].CLK
clk => RegBQ[1][10].CLK
clk => RegBQ[1][11].CLK
clk => RegBQ[1][12].CLK
clk => RegBQ[2][0].CLK
clk => RegBQ[2][1].CLK
clk => RegBQ[2][2].CLK
clk => RegBQ[2][3].CLK
clk => RegBQ[2][4].CLK
clk => RegBQ[2][5].CLK
clk => RegBQ[2][6].CLK
clk => RegBQ[2][7].CLK
clk => RegBQ[2][8].CLK
clk => RegBQ[2][9].CLK
clk => RegBQ[2][10].CLK
clk => RegBQ[2][11].CLK
clk => RegBQ[2][12].CLK
clk => RegBQ[3][0].CLK
clk => RegBQ[3][1].CLK
clk => RegBQ[3][2].CLK
clk => RegBQ[3][3].CLK
clk => RegBQ[3][4].CLK
clk => RegBQ[3][5].CLK
clk => RegBQ[3][6].CLK
clk => RegBQ[3][7].CLK
clk => RegBQ[3][8].CLK
clk => RegBQ[3][9].CLK
clk => RegBQ[3][10].CLK
clk => RegBQ[3][11].CLK
clk => RegBQ[3][12].CLK
clk => RegBI[0][0].CLK
clk => RegBI[0][1].CLK
clk => RegBI[0][2].CLK
clk => RegBI[0][3].CLK
clk => RegBI[0][4].CLK
clk => RegBI[0][5].CLK
clk => RegBI[0][6].CLK
clk => RegBI[0][7].CLK
clk => RegBI[0][8].CLK
clk => RegBI[0][9].CLK
clk => RegBI[0][10].CLK
clk => RegBI[0][11].CLK
clk => RegBI[0][12].CLK
clk => RegBI[1][0].CLK
clk => RegBI[1][1].CLK
clk => RegBI[1][2].CLK
clk => RegBI[1][3].CLK
clk => RegBI[1][4].CLK
clk => RegBI[1][5].CLK
clk => RegBI[1][6].CLK
clk => RegBI[1][7].CLK
clk => RegBI[1][8].CLK
clk => RegBI[1][9].CLK
clk => RegBI[1][10].CLK
clk => RegBI[1][11].CLK
clk => RegBI[1][12].CLK
clk => RegBI[2][0].CLK
clk => RegBI[2][1].CLK
clk => RegBI[2][2].CLK
clk => RegBI[2][3].CLK
clk => RegBI[2][4].CLK
clk => RegBI[2][5].CLK
clk => RegBI[2][6].CLK
clk => RegBI[2][7].CLK
clk => RegBI[2][8].CLK
clk => RegBI[2][9].CLK
clk => RegBI[2][10].CLK
clk => RegBI[2][11].CLK
clk => RegBI[2][12].CLK
clk => RegBI[3][0].CLK
clk => RegBI[3][1].CLK
clk => RegBI[3][2].CLK
clk => RegBI[3][3].CLK
clk => RegBI[3][4].CLK
clk => RegBI[3][5].CLK
clk => RegBI[3][6].CLK
clk => RegBI[3][7].CLK
clk => RegBI[3][8].CLK
clk => RegBI[3][9].CLK
clk => RegBI[3][10].CLK
clk => RegBI[3][11].CLK
clk => RegBI[3][12].CLK
clk => RegAQ[0][0].CLK
clk => RegAQ[0][1].CLK
clk => RegAQ[0][2].CLK
clk => RegAQ[0][3].CLK
clk => RegAQ[0][4].CLK
clk => RegAQ[0][5].CLK
clk => RegAQ[0][6].CLK
clk => RegAQ[0][7].CLK
clk => RegAQ[0][8].CLK
clk => RegAQ[0][9].CLK
clk => RegAQ[0][10].CLK
clk => RegAQ[0][11].CLK
clk => RegAQ[1][0].CLK
clk => RegAQ[1][1].CLK
clk => RegAQ[1][2].CLK
clk => RegAQ[1][3].CLK
clk => RegAQ[1][4].CLK
clk => RegAQ[1][5].CLK
clk => RegAQ[1][6].CLK
clk => RegAQ[1][7].CLK
clk => RegAQ[1][8].CLK
clk => RegAQ[1][9].CLK
clk => RegAQ[1][10].CLK
clk => RegAQ[1][11].CLK
clk => RegAQ[2][0].CLK
clk => RegAQ[2][1].CLK
clk => RegAQ[2][2].CLK
clk => RegAQ[2][3].CLK
clk => RegAQ[2][4].CLK
clk => RegAQ[2][5].CLK
clk => RegAQ[2][6].CLK
clk => RegAQ[2][7].CLK
clk => RegAQ[2][8].CLK
clk => RegAQ[2][9].CLK
clk => RegAQ[2][10].CLK
clk => RegAQ[2][11].CLK
clk => RegAQ[3][0].CLK
clk => RegAQ[3][1].CLK
clk => RegAQ[3][2].CLK
clk => RegAQ[3][3].CLK
clk => RegAQ[3][4].CLK
clk => RegAQ[3][5].CLK
clk => RegAQ[3][6].CLK
clk => RegAQ[3][7].CLK
clk => RegAQ[3][8].CLK
clk => RegAQ[3][9].CLK
clk => RegAQ[3][10].CLK
clk => RegAQ[3][11].CLK
clk => RegAI[0][0].CLK
clk => RegAI[0][1].CLK
clk => RegAI[0][2].CLK
clk => RegAI[0][3].CLK
clk => RegAI[0][4].CLK
clk => RegAI[0][5].CLK
clk => RegAI[0][6].CLK
clk => RegAI[0][7].CLK
clk => RegAI[0][8].CLK
clk => RegAI[0][9].CLK
clk => RegAI[0][10].CLK
clk => RegAI[0][11].CLK
clk => RegAI[1][0].CLK
clk => RegAI[1][1].CLK
clk => RegAI[1][2].CLK
clk => RegAI[1][3].CLK
clk => RegAI[1][4].CLK
clk => RegAI[1][5].CLK
clk => RegAI[1][6].CLK
clk => RegAI[1][7].CLK
clk => RegAI[1][8].CLK
clk => RegAI[1][9].CLK
clk => RegAI[1][10].CLK
clk => RegAI[1][11].CLK
clk => RegAI[2][0].CLK
clk => RegAI[2][1].CLK
clk => RegAI[2][2].CLK
clk => RegAI[2][3].CLK
clk => RegAI[2][4].CLK
clk => RegAI[2][5].CLK
clk => RegAI[2][6].CLK
clk => RegAI[2][7].CLK
clk => RegAI[2][8].CLK
clk => RegAI[2][9].CLK
clk => RegAI[2][10].CLK
clk => RegAI[2][11].CLK
clk => RegAI[3][0].CLK
clk => RegAI[3][1].CLK
clk => RegAI[3][2].CLK
clk => RegAI[3][3].CLK
clk => RegAI[3][4].CLK
clk => RegAI[3][5].CLK
clk => RegAI[3][6].CLK
clk => RegAI[3][7].CLK
clk => RegAI[3][8].CLK
clk => RegAI[3][9].CLK
clk => RegAI[3][10].CLK
clk => RegAI[3][11].CLK
clk => counter[0].CLK
clk => counter[1].CLK
rst => counter[0].ACLR
rst => counter[1].ACLR
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
I[0] => Mux11.IN0
I[0] => Mux23.IN0
I[0] => Mux35.IN0
I[0] => Mux47.IN0
I[1] => Mux10.IN0
I[1] => Mux22.IN0
I[1] => Mux34.IN0
I[1] => Mux46.IN0
I[2] => Mux9.IN0
I[2] => Mux21.IN0
I[2] => Mux33.IN0
I[2] => Mux45.IN0
I[3] => Mux8.IN0
I[3] => Mux20.IN0
I[3] => Mux32.IN0
I[3] => Mux44.IN0
I[4] => Mux7.IN0
I[4] => Mux19.IN0
I[4] => Mux31.IN0
I[4] => Mux43.IN0
I[5] => Mux6.IN0
I[5] => Mux18.IN0
I[5] => Mux30.IN0
I[5] => Mux42.IN0
I[6] => Mux5.IN0
I[6] => Mux17.IN0
I[6] => Mux29.IN0
I[6] => Mux41.IN0
I[7] => Mux4.IN0
I[7] => Mux16.IN0
I[7] => Mux28.IN0
I[7] => Mux40.IN0
I[8] => Mux3.IN0
I[8] => Mux15.IN0
I[8] => Mux27.IN0
I[8] => Mux39.IN0
I[9] => Mux2.IN0
I[9] => Mux14.IN0
I[9] => Mux26.IN0
I[9] => Mux38.IN0
I[10] => Mux1.IN0
I[10] => Mux13.IN0
I[10] => Mux25.IN0
I[10] => Mux37.IN0
I[11] => Mux0.IN0
I[11] => Mux12.IN0
I[11] => Mux24.IN0
I[11] => Mux36.IN0
Q[0] => Mux59.IN0
Q[0] => Mux71.IN0
Q[0] => Mux83.IN0
Q[0] => Mux95.IN0
Q[1] => Mux58.IN0
Q[1] => Mux70.IN0
Q[1] => Mux82.IN0
Q[1] => Mux94.IN0
Q[2] => Mux57.IN0
Q[2] => Mux69.IN0
Q[2] => Mux81.IN0
Q[2] => Mux93.IN0
Q[3] => Mux56.IN0
Q[3] => Mux68.IN0
Q[3] => Mux80.IN0
Q[3] => Mux92.IN0
Q[4] => Mux55.IN0
Q[4] => Mux67.IN0
Q[4] => Mux79.IN0
Q[4] => Mux91.IN0
Q[5] => Mux54.IN0
Q[5] => Mux66.IN0
Q[5] => Mux78.IN0
Q[5] => Mux90.IN0
Q[6] => Mux53.IN0
Q[6] => Mux65.IN0
Q[6] => Mux77.IN0
Q[6] => Mux89.IN0
Q[7] => Mux52.IN0
Q[7] => Mux64.IN0
Q[7] => Mux76.IN0
Q[7] => Mux88.IN0
Q[8] => Mux51.IN0
Q[8] => Mux63.IN0
Q[8] => Mux75.IN0
Q[8] => Mux87.IN0
Q[9] => Mux50.IN0
Q[9] => Mux62.IN0
Q[9] => Mux74.IN0
Q[9] => Mux86.IN0
Q[10] => Mux49.IN0
Q[10] => Mux61.IN0
Q[10] => Mux73.IN0
Q[10] => Mux85.IN0
Q[11] => Mux48.IN0
Q[11] => Mux60.IN0
Q[11] => Mux72.IN0
Q[11] => Mux84.IN0
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor
clk => sc_corproc:u1.clk
clk => Yi[0].CLK
clk => Yi[1].CLK
clk => Yi[2].CLK
clk => Yi[3].CLK
clk => Yi[4].CLK
clk => Yi[5].CLK
clk => Yi[6].CLK
clk => Yi[7].CLK
clk => Yi[8].CLK
clk => Yi[9].CLK
clk => Yi[10].CLK
clk => Yi[11].CLK
clk => Yi[12].CLK
clk => Yi[13].CLK
clk => Xi[0].CLK
clk => Xi[1].CLK
clk => Xi[2].CLK
clk => Xi[3].CLK
clk => Xi[4].CLK
clk => Xi[5].CLK
clk => Xi[6].CLK
clk => Xi[7].CLK
clk => Xi[8].CLK
clk => Xi[9].CLK
clk => Xi[10].CLK
clk => Xi[11].CLK
clk => Xi[12].CLK
clk => Xi[13].CLK
clk => phase[0].CLK
clk => phase[1].CLK
clk => phase[2].CLK
clk => phase[3].CLK
rst => Yi[0].ACLR
rst => Yi[1].ACLR
rst => Yi[2].ACLR
rst => Yi[3].ACLR
rst => Yi[4].ACLR
rst => Yi[5].ACLR
rst => Yi[6].ACLR
rst => Yi[7].ACLR
rst => Yi[8].ACLR
rst => Yi[9].ACLR
rst => Yi[10].ACLR
rst => Yi[11].ACLR
rst => Yi[12].ACLR
rst => Yi[13].ACLR
rst => Xi[0].ACLR
rst => Xi[1].ACLR
rst => Xi[2].ACLR
rst => Xi[3].ACLR
rst => Xi[4].ACLR
rst => Xi[5].ACLR
rst => Xi[6].ACLR
rst => Xi[7].ACLR
rst => Xi[8].ACLR
rst => Xi[9].ACLR
rst => Xi[10].ACLR
rst => Xi[11].ACLR
rst => Xi[12].ACLR
rst => Xi[13].ACLR
rst => phase[0].ACLR
rst => phase[1].ACLR
rst => phase[2].ACLR
rst => phase[3].ACLR
angle[0] => phase[0].DATAIN
angle[1] => phase[1].DATAIN
angle[2] => phase[2].DATAIN
angle[3] => phase[3].DATAIN
angle[4] => Mux0.IN3
angle[4] => Mux1.IN3
angle[4] => Mux2.IN3
angle[4] => Mux3.IN3
angle[4] => Mux4.IN3
angle[4] => Mux5.IN3
angle[4] => Mux6.IN3
angle[4] => Mux7.IN3
angle[4] => Mux8.IN3
angle[4] => Mux9.IN3
angle[4] => Mux10.IN3
angle[4] => Mux11.IN3
angle[4] => Mux12.IN3
angle[4] => Mux13.IN3
angle[4] => Mux14.IN3
angle[4] => Mux15.IN3
angle[4] => Mux16.IN3
angle[4] => Mux17.IN3
angle[4] => Mux18.IN3
angle[4] => Mux19.IN3
angle[4] => Mux20.IN3
angle[4] => Mux21.IN3
angle[4] => Mux22.IN3
angle[4] => Mux23.IN3
angle[4] => Mux24.IN3
angle[4] => Mux25.IN3
angle[4] => Mux26.IN3
angle[4] => Mux27.IN3
angle[5] => Mux0.IN2
angle[5] => Mux1.IN2
angle[5] => Mux2.IN2
angle[5] => Mux3.IN2
angle[5] => Mux4.IN2
angle[5] => Mux5.IN2
angle[5] => Mux6.IN2
angle[5] => Mux7.IN2
angle[5] => Mux8.IN2
angle[5] => Mux9.IN2
angle[5] => Mux10.IN2
angle[5] => Mux11.IN2
angle[5] => Mux12.IN2
angle[5] => Mux13.IN2
angle[5] => Mux14.IN2
angle[5] => Mux15.IN2
angle[5] => Mux16.IN2
angle[5] => Mux17.IN2
angle[5] => Mux18.IN2
angle[5] => Mux19.IN2
angle[5] => Mux20.IN2
angle[5] => Mux21.IN2
angle[5] => Mux22.IN2
angle[5] => Mux23.IN2
angle[5] => Mux24.IN2
angle[5] => Mux25.IN2
angle[5] => Mux26.IN2
angle[5] => Mux27.IN2
I[0] => Mux13.IN4
I[0] => Mux27.IN4
I[0] => Add1.IN13
I[1] => Mux12.IN4
I[1] => Mux26.IN4
I[1] => Add1.IN12
I[2] => Mux11.IN4
I[2] => Mux25.IN4
I[2] => Add1.IN11
I[3] => Mux10.IN4
I[3] => Mux24.IN4
I[3] => Add1.IN10
I[4] => Mux9.IN4
I[4] => Mux23.IN4
I[4] => Add1.IN9
I[5] => Mux8.IN4
I[5] => Mux22.IN4
I[5] => Add1.IN8
I[6] => Mux7.IN4
I[6] => Mux21.IN4
I[6] => Add1.IN7
I[7] => Mux6.IN4
I[7] => Mux20.IN4
I[7] => Add1.IN6
I[8] => Mux5.IN4
I[8] => Mux19.IN4
I[8] => Add1.IN5
I[9] => Mux4.IN4
I[9] => Mux18.IN4
I[9] => Add1.IN4
I[10] => Mux3.IN4
I[10] => Mux17.IN4
I[10] => Add1.IN3
I[11] => Mux2.IN4
I[11] => Mux16.IN4
I[11] => Add1.IN2
I[12] => Mux1.IN4
I[12] => Mux15.IN4
I[12] => Add1.IN1
I[13] => Mux0.IN4
I[13] => Mux14.IN4
I[13] => Add1.IN0
Q[0] => Mux13.IN5
Q[0] => Mux27.IN5
Q[0] => Add0.IN13
Q[1] => Mux12.IN5
Q[1] => Mux26.IN5
Q[1] => Add0.IN12
Q[2] => Mux11.IN5
Q[2] => Mux25.IN5
Q[2] => Add0.IN11
Q[3] => Mux10.IN5
Q[3] => Mux24.IN5
Q[3] => Add0.IN10
Q[4] => Mux9.IN5
Q[4] => Mux23.IN5
Q[4] => Add0.IN9
Q[5] => Mux8.IN5
Q[5] => Mux22.IN5
Q[5] => Add0.IN8
Q[6] => Mux7.IN5
Q[6] => Mux21.IN5
Q[6] => Add0.IN7
Q[7] => Mux6.IN5
Q[7] => Mux20.IN5
Q[7] => Add0.IN6
Q[8] => Mux5.IN5
Q[8] => Mux19.IN5
Q[8] => Add0.IN5
Q[9] => Mux4.IN5
Q[9] => Mux18.IN5
Q[9] => Add0.IN4
Q[10] => Mux3.IN5
Q[10] => Mux17.IN5
Q[10] => Add0.IN3
Q[11] => Mux2.IN5
Q[11] => Mux16.IN5
Q[11] => Add0.IN2
Q[12] => Mux1.IN5
Q[12] => Mux15.IN5
Q[12] => Add0.IN1
Q[13] => Mux0.IN5
Q[13] => Mux14.IN5
Q[13] => Add0.IN0
Iout[0] <= sc_corproc:u1.cos[0]
Iout[1] <= sc_corproc:u1.cos[1]
Iout[2] <= sc_corproc:u1.cos[2]
Iout[3] <= sc_corproc:u1.cos[3]
Iout[4] <= sc_corproc:u1.cos[4]
Iout[5] <= sc_corproc:u1.cos[5]
Iout[6] <= sc_corproc:u1.cos[6]
Iout[7] <= sc_corproc:u1.cos[7]
Iout[8] <= sc_corproc:u1.cos[8]
Iout[9] <= sc_corproc:u1.cos[9]
Iout[10] <= sc_corproc:u1.cos[10]
Iout[11] <= sc_corproc:u1.cos[11]
Iout[12] <= sc_corproc:u1.cos[12]
Iout[13] <= sc_corproc:u1.cos[13]
Iout[14] <= sc_corproc:u1.cos[14]
Iout[15] <= sc_corproc:u1.cos[15]
Qout[0] <= sc_corproc:u1.sin[0]
Qout[1] <= sc_corproc:u1.sin[1]
Qout[2] <= sc_corproc:u1.sin[2]
Qout[3] <= sc_corproc:u1.sin[3]
Qout[4] <= sc_corproc:u1.sin[4]
Qout[5] <= sc_corproc:u1.sin[5]
Qout[6] <= sc_corproc:u1.sin[6]
Qout[7] <= sc_corproc:u1.sin[7]
Qout[8] <= sc_corproc:u1.sin[8]
Qout[9] <= sc_corproc:u1.sin[9]
Qout[10] <= sc_corproc:u1.sin[10]
Qout[11] <= sc_corproc:u1.sin[11]
Qout[12] <= sc_corproc:u1.sin[12]
Qout[13] <= sc_corproc:u1.sin[13]
Qout[14] <= sc_corproc:u1.sin[14]
Qout[15] <= sc_corproc:u1.sin[15]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1
clk => p2r_cordic:u1.clk
ena => p2r_cordic:u1.ena
Xin[0] => p2r_cordic:u1.Xi[5]
Xin[1] => p2r_cordic:u1.Xi[6]
Xin[2] => p2r_cordic:u1.Xi[7]
Xin[3] => p2r_cordic:u1.Xi[8]
Xin[4] => p2r_cordic:u1.Xi[9]
Xin[5] => p2r_cordic:u1.Xi[10]
Xin[6] => p2r_cordic:u1.Xi[11]
Xin[7] => p2r_cordic:u1.Xi[12]
Xin[8] => p2r_cordic:u1.Xi[13]
Xin[9] => p2r_cordic:u1.Xi[14]
Xin[10] => p2r_cordic:u1.Xi[15]
Xin[11] => p2r_cordic:u1.Xi[16]
Xin[12] => p2r_cordic:u1.Xi[17]
Xin[13] => p2r_cordic:u1.Xi[19]
Xin[13] => p2r_cordic:u1.Xi[18]
Yin[0] => p2r_cordic:u1.Yi[5]
Yin[1] => p2r_cordic:u1.Yi[6]
Yin[2] => p2r_cordic:u1.Yi[7]
Yin[3] => p2r_cordic:u1.Yi[8]
Yin[4] => p2r_cordic:u1.Yi[9]
Yin[5] => p2r_cordic:u1.Yi[10]
Yin[6] => p2r_cordic:u1.Yi[11]
Yin[7] => p2r_cordic:u1.Yi[12]
Yin[8] => p2r_cordic:u1.Yi[13]
Yin[9] => p2r_cordic:u1.Yi[14]
Yin[10] => p2r_cordic:u1.Yi[15]
Yin[11] => p2r_cordic:u1.Yi[16]
Yin[12] => p2r_cordic:u1.Yi[17]
Yin[13] => p2r_cordic:u1.Yi[19]
Yin[13] => p2r_cordic:u1.Yi[18]
Ain[0] => p2r_cordic:u1.Zi[14]
Ain[1] => p2r_cordic:u1.Zi[15]
Ain[2] => p2r_cordic:u1.Zi[16]
Ain[3] => p2r_cordic:u1.Zi[17]
sin[0] <= p2r_cordic:u1.Yo[5]
sin[1] <= p2r_cordic:u1.Yo[6]
sin[2] <= p2r_cordic:u1.Yo[7]
sin[3] <= p2r_cordic:u1.Yo[8]
sin[4] <= p2r_cordic:u1.Yo[9]
sin[5] <= p2r_cordic:u1.Yo[10]
sin[6] <= p2r_cordic:u1.Yo[11]
sin[7] <= p2r_cordic:u1.Yo[12]
sin[8] <= p2r_cordic:u1.Yo[13]
sin[9] <= p2r_cordic:u1.Yo[14]
sin[10] <= p2r_cordic:u1.Yo[15]
sin[11] <= p2r_cordic:u1.Yo[16]
sin[12] <= p2r_cordic:u1.Yo[17]
sin[13] <= p2r_cordic:u1.Yo[18]
sin[14] <= p2r_cordic:u1.Yo[19]
sin[15] <= p2r_cordic:u1.Yo[19]
cos[0] <= p2r_cordic:u1.Xo[5]
cos[1] <= p2r_cordic:u1.Xo[6]
cos[2] <= p2r_cordic:u1.Xo[7]
cos[3] <= p2r_cordic:u1.Xo[8]
cos[4] <= p2r_cordic:u1.Xo[9]
cos[5] <= p2r_cordic:u1.Xo[10]
cos[6] <= p2r_cordic:u1.Xo[11]
cos[7] <= p2r_cordic:u1.Xo[12]
cos[8] <= p2r_cordic:u1.Xo[13]
cos[9] <= p2r_cordic:u1.Xo[14]
cos[10] <= p2r_cordic:u1.Xo[15]
cos[11] <= p2r_cordic:u1.Xo[16]
cos[12] <= p2r_cordic:u1.Xo[17]
cos[13] <= p2r_cordic:u1.Xo[18]
cos[14] <= p2r_cordic:u1.Xo[19]
cos[15] <= p2r_cordic:u1.Xo[19]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1
clk => p2r_CordicPipe:gen_pipe:1:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:2:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:3:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:4:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:5:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:6:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:7:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:8:Pipe.clk
ena => p2r_CordicPipe:gen_pipe:1:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:2:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:3:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:4:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:5:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:6:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:7:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:8:Pipe.ena
Xi[0] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[0]
Xi[1] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[1]
Xi[2] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[2]
Xi[3] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[3]
Xi[4] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[4]
Xi[5] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[5]
Xi[6] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[6]
Xi[7] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[7]
Xi[8] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[8]
Xi[9] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[9]
Xi[10] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[10]
Xi[11] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[11]
Xi[12] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[12]
Xi[13] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[13]
Xi[14] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[14]
Xi[15] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[15]
Xi[16] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[16]
Xi[17] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[17]
Xi[18] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[18]
Xi[19] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[19]
Yi[0] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[0]
Yi[1] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[1]
Yi[2] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[2]
Yi[3] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[3]
Yi[4] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[4]
Yi[5] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[5]
Yi[6] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[6]
Yi[7] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[7]
Yi[8] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[8]
Yi[9] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[9]
Yi[10] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[10]
Yi[11] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[11]
Yi[12] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[12]
Yi[13] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[13]
Yi[14] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[14]
Yi[15] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[15]
Yi[16] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[16]
Yi[17] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[17]
Yi[18] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[18]
Yi[19] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[19]
Zi[0] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[0]
Zi[1] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[1]
Zi[2] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[2]
Zi[3] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[3]
Zi[4] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[4]
Zi[5] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[5]
Zi[6] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[6]
Zi[7] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[7]
Zi[8] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[8]
Zi[9] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[9]
Zi[10] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[10]
Zi[11] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[11]
Zi[12] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[12]
Zi[13] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[13]
Zi[14] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[14]
Zi[15] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[15]
Zi[16] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[16]
Zi[17] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[17]
Zi[18] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[18]
Zi[19] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[19]
Xo[0] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[0]
Xo[1] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[1]
Xo[2] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[2]
Xo[3] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[3]
Xo[4] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[4]
Xo[5] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[5]
Xo[6] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[6]
Xo[7] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[7]
Xo[8] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[8]
Xo[9] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[9]
Xo[10] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[10]
Xo[11] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[11]
Xo[12] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[12]
Xo[13] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[13]
Xo[14] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[14]
Xo[15] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[15]
Xo[16] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[16]
Xo[17] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[17]
Xo[18] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[18]
Xo[19] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[19]
Yo[0] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[0]
Yo[1] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[1]
Yo[2] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[2]
Yo[3] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[3]
Yo[4] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[4]
Yo[5] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[5]
Yo[6] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[6]
Yo[7] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[7]
Yo[8] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[8]
Yo[9] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[9]
Yo[10] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[10]
Yo[11] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[11]
Yo[12] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[12]
Yo[13] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[13]
Yo[14] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[14]
Yo[15] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[15]
Yo[16] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[16]
Yo[17] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[17]
Yo[18] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[18]
Yo[19] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[19]


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN20
Xi[0] => Add1.IN40
Xi[0] => Add2.IN20
Xi[1] => Add0.IN19
Xi[1] => Add1.IN39
Xi[1] => Add2.IN19
Xi[2] => Add0.IN18
Xi[2] => Add1.IN38
Xi[2] => Add2.IN18
Xi[3] => Add0.IN17
Xi[3] => Add1.IN37
Xi[3] => Add2.IN17
Xi[4] => Add0.IN16
Xi[4] => Add1.IN36
Xi[4] => Add2.IN16
Xi[5] => Add0.IN15
Xi[5] => Add1.IN35
Xi[5] => Add2.IN15
Xi[6] => Add0.IN14
Xi[6] => Add1.IN34
Xi[6] => Add2.IN14
Xi[7] => Add0.IN13
Xi[7] => Add1.IN33
Xi[7] => Add2.IN13
Xi[8] => Add0.IN12
Xi[8] => Add1.IN32
Xi[8] => Add2.IN12
Xi[9] => Add0.IN11
Xi[9] => Add1.IN31
Xi[9] => Add2.IN11
Xi[10] => Add0.IN10
Xi[10] => Add1.IN30
Xi[10] => Add2.IN10
Xi[11] => Add0.IN9
Xi[11] => Add1.IN29
Xi[11] => Add2.IN9
Xi[12] => Add0.IN8
Xi[12] => Add1.IN28
Xi[12] => Add2.IN8
Xi[13] => Add0.IN7
Xi[13] => Add1.IN27
Xi[13] => Add2.IN7
Xi[14] => Add0.IN6
Xi[14] => Add1.IN26
Xi[14] => Add2.IN6
Xi[15] => Add0.IN5
Xi[15] => Add1.IN25
Xi[15] => Add2.IN5
Xi[16] => Add0.IN4
Xi[16] => Add1.IN24
Xi[16] => Add2.IN4
Xi[17] => Add0.IN3
Xi[17] => Add1.IN23
Xi[17] => Add2.IN3
Xi[18] => Add0.IN2
Xi[18] => Add1.IN22
Xi[18] => Add2.IN2
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Yi[0] => Add0.IN40
Yi[0] => Add2.IN40
Yi[0] => Add1.IN20
Yi[1] => Add0.IN39
Yi[1] => Add2.IN39
Yi[1] => Add1.IN19
Yi[2] => Add0.IN38
Yi[2] => Add2.IN38
Yi[2] => Add1.IN18
Yi[3] => Add0.IN37
Yi[3] => Add2.IN37
Yi[3] => Add1.IN17
Yi[4] => Add0.IN36
Yi[4] => Add2.IN36
Yi[4] => Add1.IN16
Yi[5] => Add0.IN35
Yi[5] => Add2.IN35
Yi[5] => Add1.IN15
Yi[6] => Add0.IN34
Yi[6] => Add2.IN34
Yi[6] => Add1.IN14
Yi[7] => Add0.IN33
Yi[7] => Add2.IN33
Yi[7] => Add1.IN13
Yi[8] => Add0.IN32
Yi[8] => Add2.IN32
Yi[8] => Add1.IN12
Yi[9] => Add0.IN31
Yi[9] => Add2.IN31
Yi[9] => Add1.IN11
Yi[10] => Add0.IN30
Yi[10] => Add2.IN30
Yi[10] => Add1.IN10
Yi[11] => Add0.IN29
Yi[11] => Add2.IN29
Yi[11] => Add1.IN9
Yi[12] => Add0.IN28
Yi[12] => Add2.IN28
Yi[12] => Add1.IN8
Yi[13] => Add0.IN27
Yi[13] => Add2.IN27
Yi[13] => Add1.IN7
Yi[14] => Add0.IN26
Yi[14] => Add2.IN26
Yi[14] => Add1.IN6
Yi[15] => Add0.IN25
Yi[15] => Add2.IN25
Yi[15] => Add1.IN5
Yi[16] => Add0.IN24
Yi[16] => Add2.IN24
Yi[16] => Add1.IN4
Yi[17] => Add0.IN23
Yi[17] => Add2.IN23
Yi[17] => Add1.IN3
Yi[18] => Add0.IN22
Yi[18] => Add2.IN22
Yi[18] => Add1.IN2
Yi[19] => Add0.IN21
Yi[19] => Add2.IN21
Yi[19] => Add1.IN1
Zi[0] => Add3.IN39
Zi[0] => Add4.IN39
Zi[1] => Add3.IN38
Zi[1] => Add4.IN38
Zi[2] => Add3.IN37
Zi[2] => Add4.IN37
Zi[3] => Add3.IN36
Zi[3] => Add4.IN36
Zi[4] => Add3.IN35
Zi[4] => Add4.IN35
Zi[5] => Add3.IN34
Zi[5] => Add4.IN34
Zi[6] => Add3.IN33
Zi[6] => Add4.IN33
Zi[7] => Add3.IN32
Zi[7] => Add4.IN32
Zi[8] => Add3.IN31
Zi[8] => Add4.IN31
Zi[9] => Add3.IN30
Zi[9] => Add4.IN30
Zi[10] => Add3.IN29
Zi[10] => Add4.IN29
Zi[11] => Add3.IN28
Zi[11] => Add4.IN28
Zi[12] => Add3.IN27
Zi[12] => Add4.IN27
Zi[13] => Add3.IN26
Zi[13] => Add4.IN26
Zi[14] => Add3.IN25
Zi[14] => Add4.IN25
Zi[15] => Add3.IN24
Zi[15] => Add4.IN24
Zi[16] => Add3.IN23
Zi[16] => Add4.IN23
Zi[17] => Add3.IN22
Zi[17] => Add4.IN22
Zi[18] => Add3.IN21
Zi[18] => Add4.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add3.IN40
Zi[19] => Add4.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN2
Xi[0] => Add1.IN22
Xi[1] => Add2.IN22
Xi[1] => Add0.IN22
Xi[1] => Add1.IN40
Xi[1] => Add3.IN20
Xi[2] => Add2.IN21
Xi[2] => Add0.IN21
Xi[2] => Add1.IN39
Xi[2] => Add3.IN19
Xi[3] => Add2.IN20
Xi[3] => Add0.IN20
Xi[3] => Add1.IN38
Xi[3] => Add3.IN18
Xi[4] => Add2.IN19
Xi[4] => Add0.IN19
Xi[4] => Add1.IN37
Xi[4] => Add3.IN17
Xi[5] => Add2.IN18
Xi[5] => Add0.IN18
Xi[5] => Add1.IN36
Xi[5] => Add3.IN16
Xi[6] => Add2.IN17
Xi[6] => Add0.IN17
Xi[6] => Add1.IN35
Xi[6] => Add3.IN15
Xi[7] => Add2.IN16
Xi[7] => Add0.IN16
Xi[7] => Add1.IN34
Xi[7] => Add3.IN14
Xi[8] => Add2.IN15
Xi[8] => Add0.IN15
Xi[8] => Add1.IN33
Xi[8] => Add3.IN13
Xi[9] => Add2.IN14
Xi[9] => Add0.IN14
Xi[9] => Add1.IN32
Xi[9] => Add3.IN12
Xi[10] => Add2.IN13
Xi[10] => Add0.IN13
Xi[10] => Add1.IN31
Xi[10] => Add3.IN11
Xi[11] => Add2.IN12
Xi[11] => Add0.IN12
Xi[11] => Add1.IN30
Xi[11] => Add3.IN10
Xi[12] => Add2.IN11
Xi[12] => Add0.IN11
Xi[12] => Add1.IN29
Xi[12] => Add3.IN9
Xi[13] => Add2.IN10
Xi[13] => Add0.IN10
Xi[13] => Add1.IN28
Xi[13] => Add3.IN8
Xi[14] => Add2.IN9
Xi[14] => Add0.IN9
Xi[14] => Add1.IN27
Xi[14] => Add3.IN7
Xi[15] => Add2.IN8
Xi[15] => Add0.IN8
Xi[15] => Add1.IN26
Xi[15] => Add3.IN6
Xi[16] => Add2.IN7
Xi[16] => Add0.IN7
Xi[16] => Add1.IN25
Xi[16] => Add3.IN5
Xi[17] => Add2.IN6
Xi[17] => Add0.IN6
Xi[17] => Add1.IN24
Xi[17] => Add3.IN4
Xi[18] => Add2.IN5
Xi[18] => Add0.IN5
Xi[18] => Add1.IN23
Xi[18] => Add3.IN3
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Yi[0] => Add2.IN4
Yi[0] => Add3.IN22
Yi[1] => Add0.IN40
Yi[1] => Add2.IN40
Yi[1] => Add3.IN40
Yi[1] => Add1.IN20
Yi[2] => Add0.IN39
Yi[2] => Add2.IN39
Yi[2] => Add3.IN39
Yi[2] => Add1.IN19
Yi[3] => Add0.IN38
Yi[3] => Add2.IN38
Yi[3] => Add3.IN38
Yi[3] => Add1.IN18
Yi[4] => Add0.IN37
Yi[4] => Add2.IN37
Yi[4] => Add3.IN37
Yi[4] => Add1.IN17
Yi[5] => Add0.IN36
Yi[5] => Add2.IN36
Yi[5] => Add3.IN36
Yi[5] => Add1.IN16
Yi[6] => Add0.IN35
Yi[6] => Add2.IN35
Yi[6] => Add3.IN35
Yi[6] => Add1.IN15
Yi[7] => Add0.IN34
Yi[7] => Add2.IN34
Yi[7] => Add3.IN34
Yi[7] => Add1.IN14
Yi[8] => Add0.IN33
Yi[8] => Add2.IN33
Yi[8] => Add3.IN33
Yi[8] => Add1.IN13
Yi[9] => Add0.IN32
Yi[9] => Add2.IN32
Yi[9] => Add3.IN32
Yi[9] => Add1.IN12
Yi[10] => Add0.IN31
Yi[10] => Add2.IN31
Yi[10] => Add3.IN31
Yi[10] => Add1.IN11
Yi[11] => Add0.IN30
Yi[11] => Add2.IN30
Yi[11] => Add3.IN30
Yi[11] => Add1.IN10
Yi[12] => Add0.IN29
Yi[12] => Add2.IN29
Yi[12] => Add3.IN29
Yi[12] => Add1.IN9
Yi[13] => Add0.IN28
Yi[13] => Add2.IN28
Yi[13] => Add3.IN28
Yi[13] => Add1.IN8
Yi[14] => Add0.IN27
Yi[14] => Add2.IN27
Yi[14] => Add3.IN27
Yi[14] => Add1.IN7
Yi[15] => Add0.IN26
Yi[15] => Add2.IN26
Yi[15] => Add3.IN26
Yi[15] => Add1.IN6
Yi[16] => Add0.IN25
Yi[16] => Add2.IN25
Yi[16] => Add3.IN25
Yi[16] => Add1.IN5
Yi[17] => Add0.IN24
Yi[17] => Add2.IN24
Yi[17] => Add3.IN24
Yi[17] => Add1.IN4
Yi[18] => Add0.IN23
Yi[18] => Add2.IN23
Yi[18] => Add3.IN23
Yi[18] => Add1.IN3
Yi[19] => Add2.IN3
Yi[19] => Add3.IN21
Yi[19] => Add0.IN3
Yi[19] => Add0.IN4
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN3
Xi[0] => Add1.IN23
Xi[1] => Add0.IN2
Xi[1] => Add1.IN22
Xi[2] => Add2.IN23
Xi[2] => Add0.IN23
Xi[2] => Add1.IN40
Xi[2] => Add3.IN20
Xi[3] => Add2.IN22
Xi[3] => Add0.IN22
Xi[3] => Add1.IN39
Xi[3] => Add3.IN19
Xi[4] => Add2.IN21
Xi[4] => Add0.IN21
Xi[4] => Add1.IN38
Xi[4] => Add3.IN18
Xi[5] => Add2.IN20
Xi[5] => Add0.IN20
Xi[5] => Add1.IN37
Xi[5] => Add3.IN17
Xi[6] => Add2.IN19
Xi[6] => Add0.IN19
Xi[6] => Add1.IN36
Xi[6] => Add3.IN16
Xi[7] => Add2.IN18
Xi[7] => Add0.IN18
Xi[7] => Add1.IN35
Xi[7] => Add3.IN15
Xi[8] => Add2.IN17
Xi[8] => Add0.IN17
Xi[8] => Add1.IN34
Xi[8] => Add3.IN14
Xi[9] => Add2.IN16
Xi[9] => Add0.IN16
Xi[9] => Add1.IN33
Xi[9] => Add3.IN13
Xi[10] => Add2.IN15
Xi[10] => Add0.IN15
Xi[10] => Add1.IN32
Xi[10] => Add3.IN12
Xi[11] => Add2.IN14
Xi[11] => Add0.IN14
Xi[11] => Add1.IN31
Xi[11] => Add3.IN11
Xi[12] => Add2.IN13
Xi[12] => Add0.IN13
Xi[12] => Add1.IN30
Xi[12] => Add3.IN10
Xi[13] => Add2.IN12
Xi[13] => Add0.IN12
Xi[13] => Add1.IN29
Xi[13] => Add3.IN9
Xi[14] => Add2.IN11
Xi[14] => Add0.IN11
Xi[14] => Add1.IN28
Xi[14] => Add3.IN8
Xi[15] => Add2.IN10
Xi[15] => Add0.IN10
Xi[15] => Add1.IN27
Xi[15] => Add3.IN7
Xi[16] => Add2.IN9
Xi[16] => Add0.IN9
Xi[16] => Add1.IN26
Xi[16] => Add3.IN6
Xi[17] => Add2.IN8
Xi[17] => Add0.IN8
Xi[17] => Add1.IN25
Xi[17] => Add3.IN5
Xi[18] => Add2.IN7
Xi[18] => Add0.IN7
Xi[18] => Add1.IN24
Xi[18] => Add3.IN4
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Yi[0] => Add2.IN6
Yi[0] => Add3.IN23
Yi[1] => Add2.IN5
Yi[1] => Add3.IN22
Yi[2] => Add0.IN40
Yi[2] => Add2.IN40
Yi[2] => Add3.IN40
Yi[2] => Add1.IN20
Yi[3] => Add0.IN39
Yi[3] => Add2.IN39
Yi[3] => Add3.IN39
Yi[3] => Add1.IN19
Yi[4] => Add0.IN38
Yi[4] => Add2.IN38
Yi[4] => Add3.IN38
Yi[4] => Add1.IN18
Yi[5] => Add0.IN37
Yi[5] => Add2.IN37
Yi[5] => Add3.IN37
Yi[5] => Add1.IN17
Yi[6] => Add0.IN36
Yi[6] => Add2.IN36
Yi[6] => Add3.IN36
Yi[6] => Add1.IN16
Yi[7] => Add0.IN35
Yi[7] => Add2.IN35
Yi[7] => Add3.IN35
Yi[7] => Add1.IN15
Yi[8] => Add0.IN34
Yi[8] => Add2.IN34
Yi[8] => Add3.IN34
Yi[8] => Add1.IN14
Yi[9] => Add0.IN33
Yi[9] => Add2.IN33
Yi[9] => Add3.IN33
Yi[9] => Add1.IN13
Yi[10] => Add0.IN32
Yi[10] => Add2.IN32
Yi[10] => Add3.IN32
Yi[10] => Add1.IN12
Yi[11] => Add0.IN31
Yi[11] => Add2.IN31
Yi[11] => Add3.IN31
Yi[11] => Add1.IN11
Yi[12] => Add0.IN30
Yi[12] => Add2.IN30
Yi[12] => Add3.IN30
Yi[12] => Add1.IN10
Yi[13] => Add0.IN29
Yi[13] => Add2.IN29
Yi[13] => Add3.IN29
Yi[13] => Add1.IN9
Yi[14] => Add0.IN28
Yi[14] => Add2.IN28
Yi[14] => Add3.IN28
Yi[14] => Add1.IN8
Yi[15] => Add0.IN27
Yi[15] => Add2.IN27
Yi[15] => Add3.IN27
Yi[15] => Add1.IN7
Yi[16] => Add0.IN26
Yi[16] => Add2.IN26
Yi[16] => Add3.IN26
Yi[16] => Add1.IN6
Yi[17] => Add0.IN25
Yi[17] => Add2.IN25
Yi[17] => Add3.IN25
Yi[17] => Add1.IN5
Yi[18] => Add0.IN24
Yi[18] => Add2.IN24
Yi[18] => Add3.IN24
Yi[18] => Add1.IN4
Yi[19] => Add2.IN4
Yi[19] => Add3.IN21
Yi[19] => Add0.IN4
Yi[19] => Add0.IN5
Yi[19] => Add0.IN6
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN4
Xi[0] => Add1.IN24
Xi[1] => Add0.IN3
Xi[1] => Add1.IN23
Xi[2] => Add0.IN2
Xi[2] => Add1.IN22
Xi[3] => Add2.IN24
Xi[3] => Add0.IN24
Xi[3] => Add1.IN40
Xi[3] => Add3.IN20
Xi[4] => Add2.IN23
Xi[4] => Add0.IN23
Xi[4] => Add1.IN39
Xi[4] => Add3.IN19
Xi[5] => Add2.IN22
Xi[5] => Add0.IN22
Xi[5] => Add1.IN38
Xi[5] => Add3.IN18
Xi[6] => Add2.IN21
Xi[6] => Add0.IN21
Xi[6] => Add1.IN37
Xi[6] => Add3.IN17
Xi[7] => Add2.IN20
Xi[7] => Add0.IN20
Xi[7] => Add1.IN36
Xi[7] => Add3.IN16
Xi[8] => Add2.IN19
Xi[8] => Add0.IN19
Xi[8] => Add1.IN35
Xi[8] => Add3.IN15
Xi[9] => Add2.IN18
Xi[9] => Add0.IN18
Xi[9] => Add1.IN34
Xi[9] => Add3.IN14
Xi[10] => Add2.IN17
Xi[10] => Add0.IN17
Xi[10] => Add1.IN33
Xi[10] => Add3.IN13
Xi[11] => Add2.IN16
Xi[11] => Add0.IN16
Xi[11] => Add1.IN32
Xi[11] => Add3.IN12
Xi[12] => Add2.IN15
Xi[12] => Add0.IN15
Xi[12] => Add1.IN31
Xi[12] => Add3.IN11
Xi[13] => Add2.IN14
Xi[13] => Add0.IN14
Xi[13] => Add1.IN30
Xi[13] => Add3.IN10
Xi[14] => Add2.IN13
Xi[14] => Add0.IN13
Xi[14] => Add1.IN29
Xi[14] => Add3.IN9
Xi[15] => Add2.IN12
Xi[15] => Add0.IN12
Xi[15] => Add1.IN28
Xi[15] => Add3.IN8
Xi[16] => Add2.IN11
Xi[16] => Add0.IN11
Xi[16] => Add1.IN27
Xi[16] => Add3.IN7
Xi[17] => Add2.IN10
Xi[17] => Add0.IN10
Xi[17] => Add1.IN26
Xi[17] => Add3.IN6
Xi[18] => Add2.IN9
Xi[18] => Add0.IN9
Xi[18] => Add1.IN25
Xi[18] => Add3.IN5
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Yi[0] => Add2.IN8
Yi[0] => Add3.IN24
Yi[1] => Add2.IN7
Yi[1] => Add3.IN23
Yi[2] => Add2.IN6
Yi[2] => Add3.IN22
Yi[3] => Add0.IN40
Yi[3] => Add2.IN40
Yi[3] => Add3.IN40
Yi[3] => Add1.IN20
Yi[4] => Add0.IN39
Yi[4] => Add2.IN39
Yi[4] => Add3.IN39
Yi[4] => Add1.IN19
Yi[5] => Add0.IN38
Yi[5] => Add2.IN38
Yi[5] => Add3.IN38
Yi[5] => Add1.IN18
Yi[6] => Add0.IN37
Yi[6] => Add2.IN37
Yi[6] => Add3.IN37
Yi[6] => Add1.IN17
Yi[7] => Add0.IN36
Yi[7] => Add2.IN36
Yi[7] => Add3.IN36
Yi[7] => Add1.IN16
Yi[8] => Add0.IN35
Yi[8] => Add2.IN35
Yi[8] => Add3.IN35
Yi[8] => Add1.IN15
Yi[9] => Add0.IN34
Yi[9] => Add2.IN34
Yi[9] => Add3.IN34
Yi[9] => Add1.IN14
Yi[10] => Add0.IN33
Yi[10] => Add2.IN33
Yi[10] => Add3.IN33
Yi[10] => Add1.IN13
Yi[11] => Add0.IN32
Yi[11] => Add2.IN32
Yi[11] => Add3.IN32
Yi[11] => Add1.IN12
Yi[12] => Add0.IN31
Yi[12] => Add2.IN31
Yi[12] => Add3.IN31
Yi[12] => Add1.IN11
Yi[13] => Add0.IN30
Yi[13] => Add2.IN30
Yi[13] => Add3.IN30
Yi[13] => Add1.IN10
Yi[14] => Add0.IN29
Yi[14] => Add2.IN29
Yi[14] => Add3.IN29
Yi[14] => Add1.IN9
Yi[15] => Add0.IN28
Yi[15] => Add2.IN28
Yi[15] => Add3.IN28
Yi[15] => Add1.IN8
Yi[16] => Add0.IN27
Yi[16] => Add2.IN27
Yi[16] => Add3.IN27
Yi[16] => Add1.IN7
Yi[17] => Add0.IN26
Yi[17] => Add2.IN26
Yi[17] => Add3.IN26
Yi[17] => Add1.IN6
Yi[18] => Add0.IN25
Yi[18] => Add2.IN25
Yi[18] => Add3.IN25
Yi[18] => Add1.IN5
Yi[19] => Add2.IN5
Yi[19] => Add3.IN21
Yi[19] => Add0.IN5
Yi[19] => Add0.IN6
Yi[19] => Add0.IN7
Yi[19] => Add0.IN8
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN5
Xi[0] => Add1.IN25
Xi[1] => Add0.IN4
Xi[1] => Add1.IN24
Xi[2] => Add0.IN3
Xi[2] => Add1.IN23
Xi[3] => Add0.IN2
Xi[3] => Add1.IN22
Xi[4] => Add2.IN25
Xi[4] => Add0.IN25
Xi[4] => Add1.IN40
Xi[4] => Add3.IN20
Xi[5] => Add2.IN24
Xi[5] => Add0.IN24
Xi[5] => Add1.IN39
Xi[5] => Add3.IN19
Xi[6] => Add2.IN23
Xi[6] => Add0.IN23
Xi[6] => Add1.IN38
Xi[6] => Add3.IN18
Xi[7] => Add2.IN22
Xi[7] => Add0.IN22
Xi[7] => Add1.IN37
Xi[7] => Add3.IN17
Xi[8] => Add2.IN21
Xi[8] => Add0.IN21
Xi[8] => Add1.IN36
Xi[8] => Add3.IN16
Xi[9] => Add2.IN20
Xi[9] => Add0.IN20
Xi[9] => Add1.IN35
Xi[9] => Add3.IN15
Xi[10] => Add2.IN19
Xi[10] => Add0.IN19
Xi[10] => Add1.IN34
Xi[10] => Add3.IN14
Xi[11] => Add2.IN18
Xi[11] => Add0.IN18
Xi[11] => Add1.IN33
Xi[11] => Add3.IN13
Xi[12] => Add2.IN17
Xi[12] => Add0.IN17
Xi[12] => Add1.IN32
Xi[12] => Add3.IN12
Xi[13] => Add2.IN16
Xi[13] => Add0.IN16
Xi[13] => Add1.IN31
Xi[13] => Add3.IN11
Xi[14] => Add2.IN15
Xi[14] => Add0.IN15
Xi[14] => Add1.IN30
Xi[14] => Add3.IN10
Xi[15] => Add2.IN14
Xi[15] => Add0.IN14
Xi[15] => Add1.IN29
Xi[15] => Add3.IN9
Xi[16] => Add2.IN13
Xi[16] => Add0.IN13
Xi[16] => Add1.IN28
Xi[16] => Add3.IN8
Xi[17] => Add2.IN12
Xi[17] => Add0.IN12
Xi[17] => Add1.IN27
Xi[17] => Add3.IN7
Xi[18] => Add2.IN11
Xi[18] => Add0.IN11
Xi[18] => Add1.IN26
Xi[18] => Add3.IN6
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Yi[0] => Add2.IN10
Yi[0] => Add3.IN25
Yi[1] => Add2.IN9
Yi[1] => Add3.IN24
Yi[2] => Add2.IN8
Yi[2] => Add3.IN23
Yi[3] => Add2.IN7
Yi[3] => Add3.IN22
Yi[4] => Add0.IN40
Yi[4] => Add2.IN40
Yi[4] => Add3.IN40
Yi[4] => Add1.IN20
Yi[5] => Add0.IN39
Yi[5] => Add2.IN39
Yi[5] => Add3.IN39
Yi[5] => Add1.IN19
Yi[6] => Add0.IN38
Yi[6] => Add2.IN38
Yi[6] => Add3.IN38
Yi[6] => Add1.IN18
Yi[7] => Add0.IN37
Yi[7] => Add2.IN37
Yi[7] => Add3.IN37
Yi[7] => Add1.IN17
Yi[8] => Add0.IN36
Yi[8] => Add2.IN36
Yi[8] => Add3.IN36
Yi[8] => Add1.IN16
Yi[9] => Add0.IN35
Yi[9] => Add2.IN35
Yi[9] => Add3.IN35
Yi[9] => Add1.IN15
Yi[10] => Add0.IN34
Yi[10] => Add2.IN34
Yi[10] => Add3.IN34
Yi[10] => Add1.IN14
Yi[11] => Add0.IN33
Yi[11] => Add2.IN33
Yi[11] => Add3.IN33
Yi[11] => Add1.IN13
Yi[12] => Add0.IN32
Yi[12] => Add2.IN32
Yi[12] => Add3.IN32
Yi[12] => Add1.IN12
Yi[13] => Add0.IN31
Yi[13] => Add2.IN31
Yi[13] => Add3.IN31
Yi[13] => Add1.IN11
Yi[14] => Add0.IN30
Yi[14] => Add2.IN30
Yi[14] => Add3.IN30
Yi[14] => Add1.IN10
Yi[15] => Add0.IN29
Yi[15] => Add2.IN29
Yi[15] => Add3.IN29
Yi[15] => Add1.IN9
Yi[16] => Add0.IN28
Yi[16] => Add2.IN28
Yi[16] => Add3.IN28
Yi[16] => Add1.IN8
Yi[17] => Add0.IN27
Yi[17] => Add2.IN27
Yi[17] => Add3.IN27
Yi[17] => Add1.IN7
Yi[18] => Add0.IN26
Yi[18] => Add2.IN26
Yi[18] => Add3.IN26
Yi[18] => Add1.IN6
Yi[19] => Add2.IN6
Yi[19] => Add3.IN21
Yi[19] => Add0.IN6
Yi[19] => Add0.IN7
Yi[19] => Add0.IN8
Yi[19] => Add0.IN9
Yi[19] => Add0.IN10
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Yi[19] => Add1.IN5
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN6
Xi[0] => Add1.IN26
Xi[1] => Add0.IN5
Xi[1] => Add1.IN25
Xi[2] => Add0.IN4
Xi[2] => Add1.IN24
Xi[3] => Add0.IN3
Xi[3] => Add1.IN23
Xi[4] => Add0.IN2
Xi[4] => Add1.IN22
Xi[5] => Add2.IN26
Xi[5] => Add0.IN26
Xi[5] => Add1.IN40
Xi[5] => Add3.IN20
Xi[6] => Add2.IN25
Xi[6] => Add0.IN25
Xi[6] => Add1.IN39
Xi[6] => Add3.IN19
Xi[7] => Add2.IN24
Xi[7] => Add0.IN24
Xi[7] => Add1.IN38
Xi[7] => Add3.IN18
Xi[8] => Add2.IN23
Xi[8] => Add0.IN23
Xi[8] => Add1.IN37
Xi[8] => Add3.IN17
Xi[9] => Add2.IN22
Xi[9] => Add0.IN22
Xi[9] => Add1.IN36
Xi[9] => Add3.IN16
Xi[10] => Add2.IN21
Xi[10] => Add0.IN21
Xi[10] => Add1.IN35
Xi[10] => Add3.IN15
Xi[11] => Add2.IN20
Xi[11] => Add0.IN20
Xi[11] => Add1.IN34
Xi[11] => Add3.IN14
Xi[12] => Add2.IN19
Xi[12] => Add0.IN19
Xi[12] => Add1.IN33
Xi[12] => Add3.IN13
Xi[13] => Add2.IN18
Xi[13] => Add0.IN18
Xi[13] => Add1.IN32
Xi[13] => Add3.IN12
Xi[14] => Add2.IN17
Xi[14] => Add0.IN17
Xi[14] => Add1.IN31
Xi[14] => Add3.IN11
Xi[15] => Add2.IN16
Xi[15] => Add0.IN16
Xi[15] => Add1.IN30
Xi[15] => Add3.IN10
Xi[16] => Add2.IN15
Xi[16] => Add0.IN15
Xi[16] => Add1.IN29
Xi[16] => Add3.IN9
Xi[17] => Add2.IN14
Xi[17] => Add0.IN14
Xi[17] => Add1.IN28
Xi[17] => Add3.IN8
Xi[18] => Add2.IN13
Xi[18] => Add0.IN13
Xi[18] => Add1.IN27
Xi[18] => Add3.IN7
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Yi[0] => Add2.IN12
Yi[0] => Add3.IN26
Yi[1] => Add2.IN11
Yi[1] => Add3.IN25
Yi[2] => Add2.IN10
Yi[2] => Add3.IN24
Yi[3] => Add2.IN9
Yi[3] => Add3.IN23
Yi[4] => Add2.IN8
Yi[4] => Add3.IN22
Yi[5] => Add0.IN40
Yi[5] => Add2.IN40
Yi[5] => Add3.IN40
Yi[5] => Add1.IN20
Yi[6] => Add0.IN39
Yi[6] => Add2.IN39
Yi[6] => Add3.IN39
Yi[6] => Add1.IN19
Yi[7] => Add0.IN38
Yi[7] => Add2.IN38
Yi[7] => Add3.IN38
Yi[7] => Add1.IN18
Yi[8] => Add0.IN37
Yi[8] => Add2.IN37
Yi[8] => Add3.IN37
Yi[8] => Add1.IN17
Yi[9] => Add0.IN36
Yi[9] => Add2.IN36
Yi[9] => Add3.IN36
Yi[9] => Add1.IN16
Yi[10] => Add0.IN35
Yi[10] => Add2.IN35
Yi[10] => Add3.IN35
Yi[10] => Add1.IN15
Yi[11] => Add0.IN34
Yi[11] => Add2.IN34
Yi[11] => Add3.IN34
Yi[11] => Add1.IN14
Yi[12] => Add0.IN33
Yi[12] => Add2.IN33
Yi[12] => Add3.IN33
Yi[12] => Add1.IN13
Yi[13] => Add0.IN32
Yi[13] => Add2.IN32
Yi[13] => Add3.IN32
Yi[13] => Add1.IN12
Yi[14] => Add0.IN31
Yi[14] => Add2.IN31
Yi[14] => Add3.IN31
Yi[14] => Add1.IN11
Yi[15] => Add0.IN30
Yi[15] => Add2.IN30
Yi[15] => Add3.IN30
Yi[15] => Add1.IN10
Yi[16] => Add0.IN29
Yi[16] => Add2.IN29
Yi[16] => Add3.IN29
Yi[16] => Add1.IN9
Yi[17] => Add0.IN28
Yi[17] => Add2.IN28
Yi[17] => Add3.IN28
Yi[17] => Add1.IN8
Yi[18] => Add0.IN27
Yi[18] => Add2.IN27
Yi[18] => Add3.IN27
Yi[18] => Add1.IN7
Yi[19] => Add2.IN7
Yi[19] => Add3.IN21
Yi[19] => Add0.IN7
Yi[19] => Add0.IN8
Yi[19] => Add0.IN9
Yi[19] => Add0.IN10
Yi[19] => Add0.IN11
Yi[19] => Add0.IN12
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Yi[19] => Add1.IN5
Yi[19] => Add1.IN6
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN7
Xi[0] => Add1.IN27
Xi[1] => Add0.IN6
Xi[1] => Add1.IN26
Xi[2] => Add0.IN5
Xi[2] => Add1.IN25
Xi[3] => Add0.IN4
Xi[3] => Add1.IN24
Xi[4] => Add0.IN3
Xi[4] => Add1.IN23
Xi[5] => Add0.IN2
Xi[5] => Add1.IN22
Xi[6] => Add2.IN27
Xi[6] => Add0.IN27
Xi[6] => Add1.IN40
Xi[6] => Add3.IN20
Xi[7] => Add2.IN26
Xi[7] => Add0.IN26
Xi[7] => Add1.IN39
Xi[7] => Add3.IN19
Xi[8] => Add2.IN25
Xi[8] => Add0.IN25
Xi[8] => Add1.IN38
Xi[8] => Add3.IN18
Xi[9] => Add2.IN24
Xi[9] => Add0.IN24
Xi[9] => Add1.IN37
Xi[9] => Add3.IN17
Xi[10] => Add2.IN23
Xi[10] => Add0.IN23
Xi[10] => Add1.IN36
Xi[10] => Add3.IN16
Xi[11] => Add2.IN22
Xi[11] => Add0.IN22
Xi[11] => Add1.IN35
Xi[11] => Add3.IN15
Xi[12] => Add2.IN21
Xi[12] => Add0.IN21
Xi[12] => Add1.IN34
Xi[12] => Add3.IN14
Xi[13] => Add2.IN20
Xi[13] => Add0.IN20
Xi[13] => Add1.IN33
Xi[13] => Add3.IN13
Xi[14] => Add2.IN19
Xi[14] => Add0.IN19
Xi[14] => Add1.IN32
Xi[14] => Add3.IN12
Xi[15] => Add2.IN18
Xi[15] => Add0.IN18
Xi[15] => Add1.IN31
Xi[15] => Add3.IN11
Xi[16] => Add2.IN17
Xi[16] => Add0.IN17
Xi[16] => Add1.IN30
Xi[16] => Add3.IN10
Xi[17] => Add2.IN16
Xi[17] => Add0.IN16
Xi[17] => Add1.IN29
Xi[17] => Add3.IN9
Xi[18] => Add2.IN15
Xi[18] => Add0.IN15
Xi[18] => Add1.IN28
Xi[18] => Add3.IN8
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Yi[0] => Add2.IN14
Yi[0] => Add3.IN27
Yi[1] => Add2.IN13
Yi[1] => Add3.IN26
Yi[2] => Add2.IN12
Yi[2] => Add3.IN25
Yi[3] => Add2.IN11
Yi[3] => Add3.IN24
Yi[4] => Add2.IN10
Yi[4] => Add3.IN23
Yi[5] => Add2.IN9
Yi[5] => Add3.IN22
Yi[6] => Add0.IN40
Yi[6] => Add2.IN40
Yi[6] => Add3.IN40
Yi[6] => Add1.IN20
Yi[7] => Add0.IN39
Yi[7] => Add2.IN39
Yi[7] => Add3.IN39
Yi[7] => Add1.IN19
Yi[8] => Add0.IN38
Yi[8] => Add2.IN38
Yi[8] => Add3.IN38
Yi[8] => Add1.IN18
Yi[9] => Add0.IN37
Yi[9] => Add2.IN37
Yi[9] => Add3.IN37
Yi[9] => Add1.IN17
Yi[10] => Add0.IN36
Yi[10] => Add2.IN36
Yi[10] => Add3.IN36
Yi[10] => Add1.IN16
Yi[11] => Add0.IN35
Yi[11] => Add2.IN35
Yi[11] => Add3.IN35
Yi[11] => Add1.IN15
Yi[12] => Add0.IN34
Yi[12] => Add2.IN34
Yi[12] => Add3.IN34
Yi[12] => Add1.IN14
Yi[13] => Add0.IN33
Yi[13] => Add2.IN33
Yi[13] => Add3.IN33
Yi[13] => Add1.IN13
Yi[14] => Add0.IN32
Yi[14] => Add2.IN32
Yi[14] => Add3.IN32
Yi[14] => Add1.IN12
Yi[15] => Add0.IN31
Yi[15] => Add2.IN31
Yi[15] => Add3.IN31
Yi[15] => Add1.IN11
Yi[16] => Add0.IN30
Yi[16] => Add2.IN30
Yi[16] => Add3.IN30
Yi[16] => Add1.IN10
Yi[17] => Add0.IN29
Yi[17] => Add2.IN29
Yi[17] => Add3.IN29
Yi[17] => Add1.IN9
Yi[18] => Add0.IN28
Yi[18] => Add2.IN28
Yi[18] => Add3.IN28
Yi[18] => Add1.IN8
Yi[19] => Add2.IN8
Yi[19] => Add3.IN21
Yi[19] => Add0.IN8
Yi[19] => Add0.IN9
Yi[19] => Add0.IN10
Yi[19] => Add0.IN11
Yi[19] => Add0.IN12
Yi[19] => Add0.IN13
Yi[19] => Add0.IN14
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Yi[19] => Add1.IN5
Yi[19] => Add1.IN6
Yi[19] => Add1.IN7
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN8
Xi[0] => Add1.IN28
Xi[1] => Add0.IN7
Xi[1] => Add1.IN27
Xi[2] => Add0.IN6
Xi[2] => Add1.IN26
Xi[3] => Add0.IN5
Xi[3] => Add1.IN25
Xi[4] => Add0.IN4
Xi[4] => Add1.IN24
Xi[5] => Add0.IN3
Xi[5] => Add1.IN23
Xi[6] => Add0.IN2
Xi[6] => Add1.IN22
Xi[7] => Add2.IN28
Xi[7] => Add0.IN28
Xi[7] => Add1.IN40
Xi[7] => Add3.IN20
Xi[8] => Add2.IN27
Xi[8] => Add0.IN27
Xi[8] => Add1.IN39
Xi[8] => Add3.IN19
Xi[9] => Add2.IN26
Xi[9] => Add0.IN26
Xi[9] => Add1.IN38
Xi[9] => Add3.IN18
Xi[10] => Add2.IN25
Xi[10] => Add0.IN25
Xi[10] => Add1.IN37
Xi[10] => Add3.IN17
Xi[11] => Add2.IN24
Xi[11] => Add0.IN24
Xi[11] => Add1.IN36
Xi[11] => Add3.IN16
Xi[12] => Add2.IN23
Xi[12] => Add0.IN23
Xi[12] => Add1.IN35
Xi[12] => Add3.IN15
Xi[13] => Add2.IN22
Xi[13] => Add0.IN22
Xi[13] => Add1.IN34
Xi[13] => Add3.IN14
Xi[14] => Add2.IN21
Xi[14] => Add0.IN21
Xi[14] => Add1.IN33
Xi[14] => Add3.IN13
Xi[15] => Add2.IN20
Xi[15] => Add0.IN20
Xi[15] => Add1.IN32
Xi[15] => Add3.IN12
Xi[16] => Add2.IN19
Xi[16] => Add0.IN19
Xi[16] => Add1.IN31
Xi[16] => Add3.IN11
Xi[17] => Add2.IN18
Xi[17] => Add0.IN18
Xi[17] => Add1.IN30
Xi[17] => Add3.IN10
Xi[18] => Add2.IN17
Xi[18] => Add0.IN17
Xi[18] => Add1.IN29
Xi[18] => Add3.IN9
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Yi[0] => Add2.IN16
Yi[0] => Add3.IN28
Yi[1] => Add2.IN15
Yi[1] => Add3.IN27
Yi[2] => Add2.IN14
Yi[2] => Add3.IN26
Yi[3] => Add2.IN13
Yi[3] => Add3.IN25
Yi[4] => Add2.IN12
Yi[4] => Add3.IN24
Yi[5] => Add2.IN11
Yi[5] => Add3.IN23
Yi[6] => Add2.IN10
Yi[6] => Add3.IN22
Yi[7] => Add0.IN40
Yi[7] => Add2.IN40
Yi[7] => Add3.IN40
Yi[7] => Add1.IN20
Yi[8] => Add0.IN39
Yi[8] => Add2.IN39
Yi[8] => Add3.IN39
Yi[8] => Add1.IN19
Yi[9] => Add0.IN38
Yi[9] => Add2.IN38
Yi[9] => Add3.IN38
Yi[9] => Add1.IN18
Yi[10] => Add0.IN37
Yi[10] => Add2.IN37
Yi[10] => Add3.IN37
Yi[10] => Add1.IN17
Yi[11] => Add0.IN36
Yi[11] => Add2.IN36
Yi[11] => Add3.IN36
Yi[11] => Add1.IN16
Yi[12] => Add0.IN35
Yi[12] => Add2.IN35
Yi[12] => Add3.IN35
Yi[12] => Add1.IN15
Yi[13] => Add0.IN34
Yi[13] => Add2.IN34
Yi[13] => Add3.IN34
Yi[13] => Add1.IN14
Yi[14] => Add0.IN33
Yi[14] => Add2.IN33
Yi[14] => Add3.IN33
Yi[14] => Add1.IN13
Yi[15] => Add0.IN32
Yi[15] => Add2.IN32
Yi[15] => Add3.IN32
Yi[15] => Add1.IN12
Yi[16] => Add0.IN31
Yi[16] => Add2.IN31
Yi[16] => Add3.IN31
Yi[16] => Add1.IN11
Yi[17] => Add0.IN30
Yi[17] => Add2.IN30
Yi[17] => Add3.IN30
Yi[17] => Add1.IN10
Yi[18] => Add0.IN29
Yi[18] => Add2.IN29
Yi[18] => Add3.IN29
Yi[18] => Add1.IN9
Yi[19] => Add2.IN9
Yi[19] => Add3.IN21
Yi[19] => Add0.IN9
Yi[19] => Add0.IN10
Yi[19] => Add0.IN11
Yi[19] => Add0.IN12
Yi[19] => Add0.IN13
Yi[19] => Add0.IN14
Yi[19] => Add0.IN15
Yi[19] => Add0.IN16
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Yi[19] => Add1.IN5
Yi[19] => Add1.IN6
Yi[19] => Add1.IN7
Yi[19] => Add1.IN8
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor
clk => iinc[0].CLK
clk => iinc[1].CLK
clk => iinc[2].CLK
clk => iinc[3].CLK
clk => iinc[4].CLK
clk => iinc[5].CLK
clk => phase[0].CLK
clk => phase[1].CLK
clk => phase[2].CLK
clk => phase[3].CLK
clk => phase[4].CLK
clk => phase[5].CLK
clk => mask[0].CLK
clk => mask[1].CLK
clk => mask[2].CLK
clk => mask[3].CLK
clk => mask[4].CLK
clk => mask[5].CLK
clk => inc[0].CLK
clk => inc[1].CLK
clk => inc[2].CLK
clk => inc[3].CLK
clk => inc[4].CLK
clk => inc[5].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
rst => iinc[0].ACLR
rst => iinc[1].ACLR
rst => iinc[2].ACLR
rst => iinc[3].ACLR
rst => iinc[4].ACLR
rst => iinc[5].ACLR
rst => phase[0].ACLR
rst => phase[1].ACLR
rst => phase[2].ACLR
rst => phase[3].ACLR
rst => phase[4].ACLR
rst => phase[5].ACLR
rst => mask[0].ACLR
rst => mask[1].ACLR
rst => mask[2].ACLR
rst => mask[3].ACLR
rst => mask[4].ACLR
rst => mask[5].ACLR
rst => inc[0].ACLR
rst => inc[1].ACLR
rst => inc[2].ACLR
rst => inc[3].ACLR
rst => inc[4].ACLR
rst => inc[5].ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
invert => inc.DATAB
invert => inc.DATAB
invert => inc.DATAB
invert => inc.DATAB
invert => inc.DATAB
angle[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
angle[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
angle[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
angle[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
angle[4] <= phase[4].DB_MAX_OUTPUT_PORT_TYPE
angle[5] <= phase[5].DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
D[0] => ~NO_FANOUT~
D[1] => Add0.IN28
D[2] => Add0.IN27
D[3] => Add0.IN26
D[4] => Add0.IN25
D[5] => Add0.IN24
D[6] => Add0.IN23
D[7] => Add0.IN22
D[8] => Add0.IN21
D[9] => Add0.IN20
D[10] => Add0.IN19
D[11] => Add0.IN18
D[12] => Add0.IN17
D[13] => Add0.IN16
D[14] => Add0.IN15
D[15] => Add0.IN14
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txmodem:txmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
D[0] => ~NO_FANOUT~
D[1] => Add0.IN28
D[2] => Add0.IN27
D[3] => Add0.IN26
D[4] => Add0.IN25
D[5] => Add0.IN24
D[6] => Add0.IN23
D[7] => Add0.IN22
D[8] => Add0.IN21
D[9] => Add0.IN20
D[10] => Add0.IN19
D[11] => Add0.IN18
D[12] => Add0.IN17
D[13] => Add0.IN16
D[14] => Add0.IN15
D[15] => Add0.IN14
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|txrx:txrx_1
clk => mem_ready~reg0.CLK
clk => wen_aux.CLK
clk => add[0].CLK
clk => add[1].CLK
clk => add[2].CLK
clk => add[3].CLK
clk => add[4].CLK
clk => add[5].CLK
clk => add[6].CLK
clk => wen~reg0.CLK
clk => address_write[0]~reg0.CLK
clk => address_write[1]~reg0.CLK
clk => address_write[2]~reg0.CLK
clk => address_write[3]~reg0.CLK
clk => address_write[4]~reg0.CLK
clk => address_write[5]~reg0.CLK
clk => address_write[6]~reg0.CLK
clk => st~1.DATAIN
rst => mem_ready~reg0.ACLR
rst => wen_aux.ACLR
rst => add[0].ACLR
rst => add[1].ACLR
rst => add[2].ACLR
rst => add[3].ACLR
rst => add[4].ACLR
rst => add[5].ACLR
rst => add[6].ACLR
rst => wen~reg0.ACLR
rst => address_write[0]~reg0.ACLR
rst => address_write[1]~reg0.ACLR
rst => address_write[2]~reg0.ACLR
rst => address_write[3]~reg0.ACLR
rst => address_write[4]~reg0.ACLR
rst => address_write[5]~reg0.ACLR
rst => address_write[6]~reg0.ACLR
rst => st~3.DATAIN
Output_enable => st.OUTPUTSELECT
Output_enable => st.OUTPUTSELECT
Output_enable => st.OUTPUTSELECT
Output_enable => st.OUTPUTSELECT
mem_block => Selector1.IN0
mem_ready <= mem_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen <= wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_read[0] <= add[0].DB_MAX_OUTPUT_PORT_TYPE
address_read[1] <= add[1].DB_MAX_OUTPUT_PORT_TYPE
address_read[2] <= add[2].DB_MAX_OUTPUT_PORT_TYPE
address_read[3] <= add[3].DB_MAX_OUTPUT_PORT_TYPE
address_read[4] <= add[4].DB_MAX_OUTPUT_PORT_TYPE
address_read[5] <= add[5].DB_MAX_OUTPUT_PORT_TYPE
address_write[0] <= address_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_write[1] <= address_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_write[2] <= address_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_write[3] <= address_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_write[4] <= address_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_write[5] <= address_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_write[6] <= address_write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1
clk => ofdm:ofdm_1.clk
clk => output:output_1.clk
rst => ofdm:ofdm_1.rst
rst => output:output_1.rst
mem_ready => ofdm:ofdm_1.mem_ready
Iin[0] => ofdm:ofdm_1.Iin[0]
Iin[1] => ofdm:ofdm_1.Iin[1]
Iin[2] => ofdm:ofdm_1.Iin[2]
Iin[3] => ofdm:ofdm_1.Iin[3]
Iin[4] => ofdm:ofdm_1.Iin[4]
Iin[5] => ofdm:ofdm_1.Iin[5]
Iin[6] => ofdm:ofdm_1.Iin[6]
Iin[7] => ofdm:ofdm_1.Iin[7]
Iin[8] => ofdm:ofdm_1.Iin[8]
Iin[9] => ofdm:ofdm_1.Iin[9]
Iin[10] => ofdm:ofdm_1.Iin[10]
Iin[11] => ofdm:ofdm_1.Iin[11]
Qin[0] => ofdm:ofdm_1.Qin[0]
Qin[1] => ofdm:ofdm_1.Qin[1]
Qin[2] => ofdm:ofdm_1.Qin[2]
Qin[3] => ofdm:ofdm_1.Qin[3]
Qin[4] => ofdm:ofdm_1.Qin[4]
Qin[5] => ofdm:ofdm_1.Qin[5]
Qin[6] => ofdm:ofdm_1.Qin[6]
Qin[7] => ofdm:ofdm_1.Qin[7]
Qin[8] => ofdm:ofdm_1.Qin[8]
Qin[9] => ofdm:ofdm_1.Qin[9]
Qin[10] => ofdm:ofdm_1.Qin[10]
Qin[11] => ofdm:ofdm_1.Qin[11]
mem_block <= ofdm:ofdm_1.mem_block
wen => ofdm:ofdm_1.wen_in
addrin_in[0] => ofdm:ofdm_1.addrin_in[0]
addrin_in[1] => ofdm:ofdm_1.addrin_in[1]
addrin_in[2] => ofdm:ofdm_1.addrin_in[2]
addrin_in[3] => ofdm:ofdm_1.addrin_in[3]
addrin_in[4] => ofdm:ofdm_1.addrin_in[4]
addrin_in[5] => ofdm:ofdm_1.addrin_in[5]
addrin_in[6] => ofdm:ofdm_1.addrin_in[6]
txserial <= output:output_1.txserial


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1
clk => cfft_control:cfft_control_1.clk
clk => cfft:cfft_1.ClkIn
rst => cfft_control:cfft_control_1.rst
rst => cfft:cfft_1.rst
mem_ready => cfft_control:cfft_control_1.mem_ready
Iin[0] => cfft:cfft_1.Iin[0]
Iin[1] => cfft:cfft_1.Iin[1]
Iin[2] => cfft:cfft_1.Iin[2]
Iin[3] => cfft:cfft_1.Iin[3]
Iin[4] => cfft:cfft_1.Iin[4]
Iin[5] => cfft:cfft_1.Iin[5]
Iin[6] => cfft:cfft_1.Iin[6]
Iin[7] => cfft:cfft_1.Iin[7]
Iin[8] => cfft:cfft_1.Iin[8]
Iin[9] => cfft:cfft_1.Iin[9]
Iin[10] => cfft:cfft_1.Iin[10]
Iin[11] => cfft:cfft_1.Iin[11]
Qin[0] => cfft:cfft_1.Qin[0]
Qin[1] => cfft:cfft_1.Qin[1]
Qin[2] => cfft:cfft_1.Qin[2]
Qin[3] => cfft:cfft_1.Qin[3]
Qin[4] => cfft:cfft_1.Qin[4]
Qin[5] => cfft:cfft_1.Qin[5]
Qin[6] => cfft:cfft_1.Qin[6]
Qin[7] => cfft:cfft_1.Qin[7]
Qin[8] => cfft:cfft_1.Qin[8]
Qin[9] => cfft:cfft_1.Qin[9]
Qin[10] => cfft:cfft_1.Qin[10]
Qin[11] => cfft:cfft_1.Qin[11]
Iout[0] <= cfft:cfft_1.Iout[0]
Iout[1] <= cfft:cfft_1.Iout[1]
Iout[2] <= cfft:cfft_1.Iout[2]
Iout[3] <= cfft:cfft_1.Iout[3]
Iout[4] <= cfft:cfft_1.Iout[4]
Iout[5] <= cfft:cfft_1.Iout[5]
Iout[6] <= cfft:cfft_1.Iout[6]
Iout[7] <= cfft:cfft_1.Iout[7]
Iout[8] <= cfft:cfft_1.Iout[8]
Iout[9] <= cfft:cfft_1.Iout[9]
Iout[10] <= cfft:cfft_1.Iout[10]
Iout[11] <= cfft:cfft_1.Iout[11]
Iout[12] <= cfft:cfft_1.Iout[12]
Iout[13] <= cfft:cfft_1.Iout[13]
Qout[0] <= cfft:cfft_1.Qout[0]
Qout[1] <= cfft:cfft_1.Qout[1]
Qout[2] <= cfft:cfft_1.Qout[2]
Qout[3] <= cfft:cfft_1.Qout[3]
Qout[4] <= cfft:cfft_1.Qout[4]
Qout[5] <= cfft:cfft_1.Qout[5]
Qout[6] <= cfft:cfft_1.Qout[6]
Qout[7] <= cfft:cfft_1.Qout[7]
Qout[8] <= cfft:cfft_1.Qout[8]
Qout[9] <= cfft:cfft_1.Qout[9]
Qout[10] <= cfft:cfft_1.Qout[10]
Qout[11] <= cfft:cfft_1.Qout[11]
Qout[12] <= cfft:cfft_1.Qout[12]
Qout[13] <= cfft:cfft_1.Qout[13]
mem_block <= cfft_control:cfft_control_1.mem_block
Output_enable <= cfft_control:cfft_control_1.Output_enable
bank0_busy <= cfft_control:cfft_control_1.bank0_busy
bank1_busy <= cfft_control:cfft_control_1.bank1_busy
wen_in => cfft:cfft_1.wen_in
addrin_in[0] => cfft:cfft_1.addrin_in[0]
addrin_in[1] => cfft:cfft_1.addrin_in[1]
addrin_in[2] => cfft:cfft_1.addrin_in[2]
addrin_in[3] => cfft:cfft_1.addrin_in[3]
addrin_in[4] => cfft:cfft_1.addrin_in[4]
addrin_in[5] => cfft:cfft_1.addrin_in[5]
addrin_in[6] => cfft:cfft_1.addrin_in[6]
addrout_out[0] => cfft:cfft_1.addrout_out[0]
addrout_out[1] => cfft:cfft_1.addrout_out[1]
addrout_out[2] => cfft:cfft_1.addrout_out[2]
addrout_out[3] => cfft:cfft_1.addrout_out[3]
addrout_out[4] => cfft:cfft_1.addrout_out[4]
addrout_out[5] => cfft:cfft_1.addrout_out[5]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1
clk => counter:counter_1.clk
clk => ram_control:ram_control_1.clk
clk => mux_control:mux_control_1.clk
clk => starts:starts_1.clk
clk => io_control:io_control_1.clk
rst => counter:counter_1.rst
rst => ram_control:ram_control_1.rst
rst => mux_control:mux_control_1.rst
rst => starts:starts_1.rst
rst => io_control:io_control_1.rst
mem_ready => counter:counter_1.mem_ready
sel_mux <= mux_control:mux_control_1.sel_mux
factorstart <= starts:starts_1.factorstart
cfft4start <= starts:starts_1.cfft4start
inv <= <GND>
Output_enable <= io_control:io_control_1.Output_enable
bank0_busy <= io_control:io_control_1.bank0_busy
bank1_busy <= io_control:io_control_1.bank1_busy
mem_block <= counter:counter_1.mem_bk
addrout_in[0] <= ram_control:ram_control_1.addrout_in[0]
addrout_in[1] <= ram_control:ram_control_1.addrout_in[1]
addrout_in[2] <= ram_control:ram_control_1.addrout_in[2]
addrout_in[3] <= ram_control:ram_control_1.addrout_in[3]
addrout_in[4] <= ram_control:ram_control_1.addrout_in[4]
addrout_in[5] <= ram_control:ram_control_1.addrout_in[5]
addrout_in[6] <= ram_control:ram_control_1.addrout_in[6]
wen_proc <= ram_control:ram_control_1.wen_proc
addrin_proc[0] <= ram_control:ram_control_1.addrin_proc[0]
addrin_proc[1] <= ram_control:ram_control_1.addrin_proc[1]
addrin_proc[2] <= ram_control:ram_control_1.addrin_proc[2]
addrin_proc[3] <= ram_control:ram_control_1.addrin_proc[3]
addrin_proc[4] <= ram_control:ram_control_1.addrin_proc[4]
addrin_proc[5] <= ram_control:ram_control_1.addrin_proc[5]
addrout_proc[0] <= ram_control:ram_control_1.addrout_proc[0]
addrout_proc[1] <= ram_control:ram_control_1.addrout_proc[1]
addrout_proc[2] <= ram_control:ram_control_1.addrout_proc[2]
addrout_proc[3] <= ram_control:ram_control_1.addrout_proc[3]
addrout_proc[4] <= ram_control:ram_control_1.addrout_proc[4]
addrout_proc[5] <= ram_control:ram_control_1.addrout_proc[5]
wen_out <= ram_control:ram_control_1.wen_out
addrin_out[0] <= ram_control:ram_control_1.addrin_out[0]
addrin_out[1] <= ram_control:ram_control_1.addrin_out[1]
addrin_out[2] <= ram_control:ram_control_1.addrin_out[2]
addrin_out[3] <= ram_control:ram_control_1.addrin_out[3]
addrin_out[4] <= ram_control:ram_control_1.addrin_out[4]
addrin_out[5] <= ram_control:ram_control_1.addrin_out[5]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|counter:counter_1
clk => aux_mem_bk.CLK
clk => count_aux[0].CLK
clk => count_aux[1].CLK
clk => count_aux[2].CLK
clk => count_aux[3].CLK
clk => count_aux[4].CLK
clk => count_aux[5].CLK
clk => count_aux[6].CLK
clk => count_aux[7].CLK
clk => count_aux[8].CLK
rst => aux_mem_bk.PRESET
rst => count_aux[0].PRESET
rst => count_aux[1].PRESET
rst => count_aux[2].PRESET
rst => count_aux[3].PRESET
rst => count_aux[4].PRESET
rst => count_aux[5].PRESET
rst => count_aux[6].ACLR
rst => count_aux[7].PRESET
rst => count_aux[8].ACLR
mem_ready => aux_mem_bk.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_ready => count_aux.OUTPUTSELECT
mem_bk <= aux_mem_bk.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count_aux[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_aux[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_aux[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_aux[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_aux[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_aux[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count_aux[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count_aux[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count_aux[8].DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|ram_control:ram_control_1
clk => wen_out~reg0.CLK
clk => outcounter[0].CLK
clk => outcounter[1].CLK
clk => outcounter[2].CLK
clk => outcounter[3].CLK
clk => outcounter[4].CLK
clk => outcounter[5].CLK
clk => wen_proc~reg0.CLK
clk => wmask2[0].CLK
clk => wmask2[1].CLK
clk => wmask2[2].CLK
clk => wmask1[0].CLK
clk => wmask1[1].CLK
clk => wmask1[2].CLK
clk => wcounter[0].CLK
clk => wcounter[1].CLK
clk => wcounter[2].CLK
clk => wcounter[3].CLK
clk => wcounter[4].CLK
clk => wcounter[5].CLK
clk => addrin_proc[0]~reg0.CLK
clk => addrin_proc[1]~reg0.CLK
clk => addrin_proc[2]~reg0.CLK
clk => addrin_proc[3]~reg0.CLK
clk => addrin_proc[4]~reg0.CLK
clk => addrin_proc[5]~reg0.CLK
clk => rmask2[0].CLK
clk => rmask2[1].CLK
clk => rmask2[2].CLK
clk => rmask1[0].CLK
clk => rmask1[1].CLK
clk => rmask1[2].CLK
clk => addrout_proc[0]~reg0.CLK
clk => addrout_proc[1]~reg0.CLK
clk => addrout_proc[2]~reg0.CLK
clk => addrout_proc[3]~reg0.CLK
clk => addrout_proc[4]~reg0.CLK
clk => addrout_proc[5]~reg0.CLK
clk => addrout_in[0]~reg0.CLK
clk => addrout_in[1]~reg0.CLK
clk => addrout_in[2]~reg0.CLK
clk => addrout_in[3]~reg0.CLK
clk => addrout_in[4]~reg0.CLK
clk => addrout_in[5]~reg0.CLK
clk => addrout_in[6]~reg0.CLK
rst => wen_out~reg0.ACLR
rst => outcounter[0].ACLR
rst => outcounter[1].ACLR
rst => outcounter[2].ACLR
rst => outcounter[3].ACLR
rst => outcounter[4].ACLR
rst => outcounter[5].ACLR
rst => wen_proc~reg0.ACLR
rst => wmask2[0].ACLR
rst => wmask2[1].ACLR
rst => wmask2[2].ACLR
rst => wmask1[0].ACLR
rst => wmask1[1].ACLR
rst => wmask1[2].ACLR
rst => wcounter[0].ACLR
rst => wcounter[1].ACLR
rst => wcounter[2].ACLR
rst => wcounter[3].ACLR
rst => wcounter[4].ACLR
rst => wcounter[5].ACLR
rst => addrin_proc[0]~reg0.ACLR
rst => addrin_proc[1]~reg0.ACLR
rst => addrin_proc[2]~reg0.ACLR
rst => addrin_proc[3]~reg0.ACLR
rst => addrin_proc[4]~reg0.ACLR
rst => addrin_proc[5]~reg0.ACLR
rst => rmask2[0].ACLR
rst => rmask2[1].ACLR
rst => rmask2[2].ACLR
rst => rmask1[0].ACLR
rst => rmask1[1].ACLR
rst => rmask1[2].ACLR
rst => addrout_proc[0]~reg0.ACLR
rst => addrout_proc[1]~reg0.ACLR
rst => addrout_proc[2]~reg0.ACLR
rst => addrout_proc[3]~reg0.ACLR
rst => addrout_proc[4]~reg0.ACLR
rst => addrout_proc[5]~reg0.ACLR
rst => addrout_in[0]~reg0.ACLR
rst => addrout_in[1]~reg0.ACLR
rst => addrout_in[2]~reg0.ACLR
rst => addrout_in[3]~reg0.ACLR
rst => addrout_in[4]~reg0.ACLR
rst => addrout_in[5]~reg0.ACLR
rst => addrout_in[6]~reg0.ACLR
Gen_state[0] => Equal0.IN11
Gen_state[0] => Equal1.IN11
Gen_state[0] => result.DATAB
Gen_state[0] => result.DATAB
Gen_state[0] => result.DATAA
Gen_state[0] => result.DATAB
Gen_state[0] => Equal3.IN13
Gen_state[0] => Equal5.IN13
Gen_state[0] => Equal6.IN13
Gen_state[1] => Equal0.IN10
Gen_state[1] => Equal1.IN10
Gen_state[1] => result.DATAB
Gen_state[1] => result.DATAB
Gen_state[1] => result.DATAA
Gen_state[1] => result.DATAB
Gen_state[1] => Equal3.IN12
Gen_state[1] => Equal5.IN12
Gen_state[1] => Equal6.IN12
Gen_state[2] => Equal0.IN9
Gen_state[2] => Equal1.IN9
Gen_state[2] => result.DATAA
Gen_state[2] => result.DATAB
Gen_state[2] => Equal3.IN11
Gen_state[2] => Equal5.IN11
Gen_state[2] => Equal6.IN11
Gen_state[3] => Equal0.IN8
Gen_state[3] => Equal1.IN8
Gen_state[3] => result.DATAA
Gen_state[3] => result.DATAB
Gen_state[3] => Equal3.IN10
Gen_state[3] => Equal5.IN10
Gen_state[3] => Equal6.IN10
Gen_state[4] => Equal0.IN7
Gen_state[4] => Equal1.IN7
Gen_state[4] => result.DATAA
Gen_state[4] => result.DATAB
Gen_state[4] => Equal3.IN9
Gen_state[4] => Equal5.IN9
Gen_state[4] => Equal6.IN9
Gen_state[5] => Equal0.IN6
Gen_state[5] => Equal1.IN6
Gen_state[5] => result.DATAA
Gen_state[5] => result.DATAB
Gen_state[5] => Equal3.IN8
Gen_state[5] => Equal5.IN8
Gen_state[5] => Equal6.IN8
Gen_state[6] => Equal2.IN7
Gen_state[6] => LessThan0.IN6
Gen_state[6] => Equal4.IN7
Gen_state[7] => Equal2.IN6
Gen_state[7] => LessThan0.IN5
Gen_state[7] => Equal4.IN6
Gen_state[8] => Equal2.IN5
Gen_state[8] => LessThan0.IN4
Gen_state[8] => Equal4.IN5
mem_bk => readaddr.IN1
addrout_in[0] <= addrout_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[1] <= addrout_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[2] <= addrout_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[3] <= addrout_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[4] <= addrout_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[5] <= addrout_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_in[6] <= addrout_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen_proc <= wen_proc~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[0] <= addrin_proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[1] <= addrin_proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[2] <= addrin_proc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[3] <= addrin_proc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[4] <= addrin_proc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_proc[5] <= addrin_proc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[0] <= addrout_proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[1] <= addrout_proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[2] <= addrout_proc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[3] <= addrout_proc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[4] <= addrout_proc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrout_proc[5] <= addrout_proc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen_out <= wen_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin_out[0] <= outcounter[4].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[1] <= outcounter[5].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[2] <= outcounter[2].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[3] <= outcounter[3].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[4] <= outcounter[0].DB_MAX_OUTPUT_PORT_TYPE
addrin_out[5] <= outcounter[1].DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|mux_control:mux_control_1
clk => sel_mux~reg0.CLK
rst => sel_mux~reg0.ACLR
Gen_state[0] => Equal2.IN13
Gen_state[1] => Equal2.IN12
Gen_state[2] => Equal2.IN11
Gen_state[3] => Equal2.IN10
Gen_state[4] => Equal2.IN9
Gen_state[5] => Equal2.IN8
Gen_state[6] => Equal0.IN7
Gen_state[6] => Equal1.IN7
Gen_state[7] => Equal0.IN6
Gen_state[7] => Equal1.IN6
Gen_state[8] => Equal0.IN5
Gen_state[8] => Equal1.IN5
sel_mux <= sel_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|starts:starts_1
clk => cfft4start~reg0.CLK
clk => factorstart~reg0.CLK
rst => cfft4start~reg0.ACLR
rst => factorstart~reg0.ACLR
Gen_state[0] => Equal0.IN13
Gen_state[0] => Equal2.IN13
Gen_state[1] => Equal0.IN12
Gen_state[1] => Equal2.IN12
Gen_state[2] => Equal0.IN11
Gen_state[2] => Equal2.IN11
Gen_state[3] => Equal0.IN10
Gen_state[3] => Equal2.IN10
Gen_state[4] => Equal0.IN9
Gen_state[4] => Equal2.IN9
Gen_state[5] => Equal0.IN8
Gen_state[5] => Equal2.IN8
Gen_state[6] => Equal1.IN7
Gen_state[7] => Equal1.IN6
Gen_state[8] => Equal1.IN5
factorstart <= factorstart~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfft4start <= cfft4start~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft_control:cfft_control_1|io_control:io_control_1
clk => bank1_busy~reg0.CLK
clk => bank0_busy~reg0.CLK
clk => Output_enable~reg0.CLK
rst => bank1_busy~reg0.ACLR
rst => bank0_busy~reg0.ACLR
rst => Output_enable~reg0.ACLR
mem_bk => bank0_busy.OUTPUTSELECT
mem_bk => bank1_busy.OUTPUTSELECT
Gen_state[0] => Equal1.IN13
Gen_state[1] => Equal1.IN12
Gen_state[2] => Equal1.IN11
Gen_state[3] => Equal1.IN10
Gen_state[4] => Equal1.IN9
Gen_state[5] => Equal1.IN8
Gen_state[6] => Equal0.IN7
Gen_state[6] => Equal2.IN7
Gen_state[7] => Equal0.IN6
Gen_state[7] => Equal2.IN6
Gen_state[8] => Equal0.IN5
Gen_state[8] => Equal2.IN5
bank0_busy <= bank0_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
bank1_busy <= bank1_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Output_enable <= Output_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1
rst => cfft4:acfft4.rst
rst => mulfactor:amulfactor.rst
rst => rofactor:arofactor.rst
Iin[0] => ram:RX:RamIn.dinR[0]
Iin[1] => ram:RX:RamIn.dinR[1]
Iin[2] => ram:RX:RamIn.dinR[2]
Iin[3] => ram:RX:RamIn.dinR[3]
Iin[4] => ram:RX:RamIn.dinR[4]
Iin[5] => ram:RX:RamIn.dinR[5]
Iin[6] => ram:RX:RamIn.dinR[6]
Iin[7] => ram:RX:RamIn.dinR[7]
Iin[8] => ram:RX:RamIn.dinR[8]
Iin[9] => ram:RX:RamIn.dinR[9]
Iin[10] => ram:RX:RamIn.dinR[10]
Iin[11] => ram:RX:RamIn.dinR[11]
Qin[0] => ram:RX:RamIn.dinI[0]
Qin[1] => ram:RX:RamIn.dinI[1]
Qin[2] => ram:RX:RamIn.dinI[2]
Qin[3] => ram:RX:RamIn.dinI[3]
Qin[4] => ram:RX:RamIn.dinI[4]
Qin[5] => ram:RX:RamIn.dinI[5]
Qin[6] => ram:RX:RamIn.dinI[6]
Qin[7] => ram:RX:RamIn.dinI[7]
Qin[8] => ram:RX:RamIn.dinI[8]
Qin[9] => ram:RX:RamIn.dinI[9]
Qin[10] => ram:RX:RamIn.dinI[10]
Qin[11] => ram:RX:RamIn.dinI[11]
Iout[0] <= ram:RX:RamOut.doutR[0]
Iout[1] <= ram:RX:RamOut.doutR[1]
Iout[2] <= ram:RX:RamOut.doutR[2]
Iout[3] <= ram:RX:RamOut.doutR[3]
Iout[4] <= ram:RX:RamOut.doutR[4]
Iout[5] <= ram:RX:RamOut.doutR[5]
Iout[6] <= ram:RX:RamOut.doutR[6]
Iout[7] <= ram:RX:RamOut.doutR[7]
Iout[8] <= ram:RX:RamOut.doutR[8]
Iout[9] <= ram:RX:RamOut.doutR[9]
Iout[10] <= ram:RX:RamOut.doutR[10]
Iout[11] <= ram:RX:RamOut.doutR[11]
Iout[12] <= ram:RX:RamOut.doutR[12]
Iout[13] <= ram:RX:RamOut.doutR[13]
Qout[0] <= ram:RX:RamOut.doutI[0]
Qout[1] <= ram:RX:RamOut.doutI[1]
Qout[2] <= ram:RX:RamOut.doutI[2]
Qout[3] <= ram:RX:RamOut.doutI[3]
Qout[4] <= ram:RX:RamOut.doutI[4]
Qout[5] <= ram:RX:RamOut.doutI[5]
Qout[6] <= ram:RX:RamOut.doutI[6]
Qout[7] <= ram:RX:RamOut.doutI[7]
Qout[8] <= ram:RX:RamOut.doutI[8]
Qout[9] <= ram:RX:RamOut.doutI[9]
Qout[10] <= ram:RX:RamOut.doutI[10]
Qout[11] <= ram:RX:RamOut.doutI[11]
Qout[12] <= ram:RX:RamOut.doutI[12]
Qout[13] <= ram:RX:RamOut.doutI[13]
factorstart => rofactor:arofactor.start
cfft4start => cfft4:acfft4.start
ClkIn => ram:RX:RamIn.clkin
ClkIn => ram:RX:RamIn.clkout
ClkIn => ram:RX:RamOut.clkin
ClkIn => ram:RX:RamOut.clkout
ClkIn => ram:RamProc.clkin
ClkIn => ram:RamProc.clkout
ClkIn => mux:mux_1.clk
ClkIn => conj:conj_1.clk
ClkIn => cfft4:acfft4.clk
ClkIn => mulfactor:amulfactor.clk
ClkIn => rofactor:arofactor.clk
ClkIn => div4limit:Rlimit.clk
ClkIn => div4limit:Ilimit.clk
sel_mux => mux:mux_1.sel
inv => ~NO_FANOUT~
wen_in => ram:RX:RamIn.wen
addrin_in[0] => ram:RX:RamIn.addrin[0]
addrin_in[1] => ram:RX:RamIn.addrin[1]
addrin_in[2] => ram:RX:RamIn.addrin[2]
addrin_in[3] => ram:RX:RamIn.addrin[3]
addrin_in[4] => ram:RX:RamIn.addrin[4]
addrin_in[5] => ram:RX:RamIn.addrin[5]
addrin_in[6] => ram:RX:RamIn.addrin[6]
addrout_in[0] => ram:RX:RamIn.addrout[0]
addrout_in[1] => ram:RX:RamIn.addrout[1]
addrout_in[2] => ram:RX:RamIn.addrout[2]
addrout_in[3] => ram:RX:RamIn.addrout[3]
addrout_in[4] => ram:RX:RamIn.addrout[4]
addrout_in[5] => ram:RX:RamIn.addrout[5]
addrout_in[6] => ram:RX:RamIn.addrout[6]
wen_proc => ram:RamProc.wen
addrin_proc[0] => ram:RamProc.addrin[0]
addrin_proc[1] => ram:RamProc.addrin[1]
addrin_proc[2] => ram:RamProc.addrin[2]
addrin_proc[3] => ram:RamProc.addrin[3]
addrin_proc[4] => ram:RamProc.addrin[4]
addrin_proc[5] => ram:RamProc.addrin[5]
addrout_proc[0] => ram:RamProc.addrout[0]
addrout_proc[1] => ram:RamProc.addrout[1]
addrout_proc[2] => ram:RamProc.addrout[2]
addrout_proc[3] => ram:RamProc.addrout[3]
addrout_proc[4] => ram:RamProc.addrout[4]
addrout_proc[5] => ram:RamProc.addrout[5]
wen_out => ram:RX:RamOut.wen
addrin_out[0] => ram:RX:RamOut.addrin[0]
addrin_out[1] => ram:RX:RamOut.addrin[1]
addrin_out[2] => ram:RX:RamOut.addrin[2]
addrin_out[3] => ram:RX:RamOut.addrin[3]
addrin_out[4] => ram:RX:RamOut.addrin[4]
addrin_out[5] => ram:RX:RamOut.addrin[5]
addrout_out[0] => ram:RX:RamOut.addrout[0]
addrout_out[1] => ram:RX:RamOut.addrout[1]
addrout_out[2] => ram:RX:RamOut.addrout[2]
addrout_out[3] => ram:RX:RamOut.addrout[3]
addrout_out[4] => ram:RX:RamOut.addrout[4]
addrout_out[5] => ram:RX:RamOut.addrout[5]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn
clkin => blockdram:Real_ram.clkin
clkin => blockdram:Imag_ram.clkin
wen => blockdram:Real_ram.wen
wen => blockdram:Imag_ram.wen
addrin[0] => blockdram:Real_ram.addrin[0]
addrin[0] => blockdram:Imag_ram.addrin[0]
addrin[1] => blockdram:Real_ram.addrin[1]
addrin[1] => blockdram:Imag_ram.addrin[1]
addrin[2] => blockdram:Real_ram.addrin[2]
addrin[2] => blockdram:Imag_ram.addrin[2]
addrin[3] => blockdram:Real_ram.addrin[3]
addrin[3] => blockdram:Imag_ram.addrin[3]
addrin[4] => blockdram:Real_ram.addrin[4]
addrin[4] => blockdram:Imag_ram.addrin[4]
addrin[5] => blockdram:Real_ram.addrin[5]
addrin[5] => blockdram:Imag_ram.addrin[5]
addrin[6] => blockdram:Real_ram.addrin[6]
addrin[6] => blockdram:Imag_ram.addrin[6]
dinR[0] => blockdram:Real_ram.din[0]
dinR[1] => blockdram:Real_ram.din[1]
dinR[2] => blockdram:Real_ram.din[2]
dinR[3] => blockdram:Real_ram.din[3]
dinR[4] => blockdram:Real_ram.din[4]
dinR[5] => blockdram:Real_ram.din[5]
dinR[6] => blockdram:Real_ram.din[6]
dinR[7] => blockdram:Real_ram.din[7]
dinR[8] => blockdram:Real_ram.din[8]
dinR[9] => blockdram:Real_ram.din[9]
dinR[10] => blockdram:Real_ram.din[10]
dinR[11] => blockdram:Real_ram.din[11]
dinI[0] => blockdram:Imag_ram.din[0]
dinI[1] => blockdram:Imag_ram.din[1]
dinI[2] => blockdram:Imag_ram.din[2]
dinI[3] => blockdram:Imag_ram.din[3]
dinI[4] => blockdram:Imag_ram.din[4]
dinI[5] => blockdram:Imag_ram.din[5]
dinI[6] => blockdram:Imag_ram.din[6]
dinI[7] => blockdram:Imag_ram.din[7]
dinI[8] => blockdram:Imag_ram.din[8]
dinI[9] => blockdram:Imag_ram.din[9]
dinI[10] => blockdram:Imag_ram.din[10]
dinI[11] => blockdram:Imag_ram.din[11]
clkout => blockdram:Real_ram.clkout
clkout => blockdram:Imag_ram.clkout
addrout[0] => blockdram:Real_ram.addrout[0]
addrout[0] => blockdram:Imag_ram.addrout[0]
addrout[1] => blockdram:Real_ram.addrout[1]
addrout[1] => blockdram:Imag_ram.addrout[1]
addrout[2] => blockdram:Real_ram.addrout[2]
addrout[2] => blockdram:Imag_ram.addrout[2]
addrout[3] => blockdram:Real_ram.addrout[3]
addrout[3] => blockdram:Imag_ram.addrout[3]
addrout[4] => blockdram:Real_ram.addrout[4]
addrout[4] => blockdram:Imag_ram.addrout[4]
addrout[5] => blockdram:Real_ram.addrout[5]
addrout[5] => blockdram:Imag_ram.addrout[5]
addrout[6] => blockdram:Real_ram.addrout[6]
addrout[6] => blockdram:Imag_ram.addrout[6]
doutR[0] <= blockdram:Real_ram.dout[0]
doutR[1] <= blockdram:Real_ram.dout[1]
doutR[2] <= blockdram:Real_ram.dout[2]
doutR[3] <= blockdram:Real_ram.dout[3]
doutR[4] <= blockdram:Real_ram.dout[4]
doutR[5] <= blockdram:Real_ram.dout[5]
doutR[6] <= blockdram:Real_ram.dout[6]
doutR[7] <= blockdram:Real_ram.dout[7]
doutR[8] <= blockdram:Real_ram.dout[8]
doutR[9] <= blockdram:Real_ram.dout[9]
doutR[10] <= blockdram:Real_ram.dout[10]
doutR[11] <= blockdram:Real_ram.dout[11]
doutI[0] <= blockdram:Imag_ram.dout[0]
doutI[1] <= blockdram:Imag_ram.dout[1]
doutI[2] <= blockdram:Imag_ram.dout[2]
doutI[3] <= blockdram:Imag_ram.dout[3]
doutI[4] <= blockdram:Imag_ram.dout[4]
doutI[5] <= blockdram:Imag_ram.dout[5]
doutI[6] <= blockdram:Imag_ram.dout[6]
doutI[7] <= blockdram:Imag_ram.dout[7]
doutI[8] <= blockdram:Imag_ram.dout[8]
doutI[9] <= blockdram:Imag_ram.dout[9]
doutI[10] <= blockdram:Imag_ram.dout[10]
doutI[11] <= blockdram:Imag_ram.dout[11]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Real_ram
clkin => mem~19.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem~18.CLK
clkin => mem.CLK0
wen => mem~19.DATAIN
wen => mem.WE
addrin[0] => mem~6.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~5.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~4.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~3.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~2.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~1.DATAIN
addrin[5] => mem.WADDR5
addrin[6] => mem~0.DATAIN
addrin[6] => mem.WADDR6
din[0] => mem~18.DATAIN
din[0] => mem.DATAIN
din[1] => mem~17.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~16.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~15.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~14.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~13.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~12.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~11.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~10.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~9.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~8.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~7.DATAIN
din[11] => mem.DATAIN11
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
clkout => addrb_reg[6].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
addrout[6] => addrb_reg[6].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamIn|blockdram:Imag_ram
clkin => mem~19.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem~18.CLK
clkin => mem.CLK0
wen => mem~19.DATAIN
wen => mem.WE
addrin[0] => mem~6.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~5.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~4.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~3.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~2.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~1.DATAIN
addrin[5] => mem.WADDR5
addrin[6] => mem~0.DATAIN
addrin[6] => mem.WADDR6
din[0] => mem~18.DATAIN
din[0] => mem.DATAIN
din[1] => mem~17.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~16.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~15.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~14.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~13.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~12.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~11.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~10.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~9.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~8.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~7.DATAIN
din[11] => mem.DATAIN11
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
clkout => addrb_reg[6].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
addrout[6] => addrb_reg[6].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut
clkin => blockdram:Real_ram.clkin
clkin => blockdram:Imag_ram.clkin
wen => blockdram:Real_ram.wen
wen => blockdram:Imag_ram.wen
addrin[0] => blockdram:Real_ram.addrin[0]
addrin[0] => blockdram:Imag_ram.addrin[0]
addrin[1] => blockdram:Real_ram.addrin[1]
addrin[1] => blockdram:Imag_ram.addrin[1]
addrin[2] => blockdram:Real_ram.addrin[2]
addrin[2] => blockdram:Imag_ram.addrin[2]
addrin[3] => blockdram:Real_ram.addrin[3]
addrin[3] => blockdram:Imag_ram.addrin[3]
addrin[4] => blockdram:Real_ram.addrin[4]
addrin[4] => blockdram:Imag_ram.addrin[4]
addrin[5] => blockdram:Real_ram.addrin[5]
addrin[5] => blockdram:Imag_ram.addrin[5]
dinR[0] => blockdram:Real_ram.din[0]
dinR[1] => blockdram:Real_ram.din[1]
dinR[2] => blockdram:Real_ram.din[2]
dinR[3] => blockdram:Real_ram.din[3]
dinR[4] => blockdram:Real_ram.din[4]
dinR[5] => blockdram:Real_ram.din[5]
dinR[6] => blockdram:Real_ram.din[6]
dinR[7] => blockdram:Real_ram.din[7]
dinR[8] => blockdram:Real_ram.din[8]
dinR[9] => blockdram:Real_ram.din[9]
dinR[10] => blockdram:Real_ram.din[10]
dinR[11] => blockdram:Real_ram.din[11]
dinR[12] => blockdram:Real_ram.din[12]
dinR[13] => blockdram:Real_ram.din[13]
dinI[0] => blockdram:Imag_ram.din[0]
dinI[1] => blockdram:Imag_ram.din[1]
dinI[2] => blockdram:Imag_ram.din[2]
dinI[3] => blockdram:Imag_ram.din[3]
dinI[4] => blockdram:Imag_ram.din[4]
dinI[5] => blockdram:Imag_ram.din[5]
dinI[6] => blockdram:Imag_ram.din[6]
dinI[7] => blockdram:Imag_ram.din[7]
dinI[8] => blockdram:Imag_ram.din[8]
dinI[9] => blockdram:Imag_ram.din[9]
dinI[10] => blockdram:Imag_ram.din[10]
dinI[11] => blockdram:Imag_ram.din[11]
dinI[12] => blockdram:Imag_ram.din[12]
dinI[13] => blockdram:Imag_ram.din[13]
clkout => blockdram:Real_ram.clkout
clkout => blockdram:Imag_ram.clkout
addrout[0] => blockdram:Real_ram.addrout[0]
addrout[0] => blockdram:Imag_ram.addrout[0]
addrout[1] => blockdram:Real_ram.addrout[1]
addrout[1] => blockdram:Imag_ram.addrout[1]
addrout[2] => blockdram:Real_ram.addrout[2]
addrout[2] => blockdram:Imag_ram.addrout[2]
addrout[3] => blockdram:Real_ram.addrout[3]
addrout[3] => blockdram:Imag_ram.addrout[3]
addrout[4] => blockdram:Real_ram.addrout[4]
addrout[4] => blockdram:Imag_ram.addrout[4]
addrout[5] => blockdram:Real_ram.addrout[5]
addrout[5] => blockdram:Imag_ram.addrout[5]
doutR[0] <= blockdram:Real_ram.dout[0]
doutR[1] <= blockdram:Real_ram.dout[1]
doutR[2] <= blockdram:Real_ram.dout[2]
doutR[3] <= blockdram:Real_ram.dout[3]
doutR[4] <= blockdram:Real_ram.dout[4]
doutR[5] <= blockdram:Real_ram.dout[5]
doutR[6] <= blockdram:Real_ram.dout[6]
doutR[7] <= blockdram:Real_ram.dout[7]
doutR[8] <= blockdram:Real_ram.dout[8]
doutR[9] <= blockdram:Real_ram.dout[9]
doutR[10] <= blockdram:Real_ram.dout[10]
doutR[11] <= blockdram:Real_ram.dout[11]
doutR[12] <= blockdram:Real_ram.dout[12]
doutR[13] <= blockdram:Real_ram.dout[13]
doutI[0] <= blockdram:Imag_ram.dout[0]
doutI[1] <= blockdram:Imag_ram.dout[1]
doutI[2] <= blockdram:Imag_ram.dout[2]
doutI[3] <= blockdram:Imag_ram.dout[3]
doutI[4] <= blockdram:Imag_ram.dout[4]
doutI[5] <= blockdram:Imag_ram.dout[5]
doutI[6] <= blockdram:Imag_ram.dout[6]
doutI[7] <= blockdram:Imag_ram.dout[7]
doutI[8] <= blockdram:Imag_ram.dout[8]
doutI[9] <= blockdram:Imag_ram.dout[9]
doutI[10] <= blockdram:Imag_ram.dout[10]
doutI[11] <= blockdram:Imag_ram.dout[11]
doutI[12] <= blockdram:Imag_ram.dout[12]
doutI[13] <= blockdram:Imag_ram.dout[13]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Real_ram
clkin => mem~20.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem~18.CLK
clkin => mem~19.CLK
clkin => mem.CLK0
wen => mem~20.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~19.DATAIN
din[0] => mem.DATAIN
din[1] => mem~18.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~17.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~16.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~15.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~14.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~13.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~12.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~11.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~10.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~9.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~8.DATAIN
din[11] => mem.DATAIN11
din[12] => mem~7.DATAIN
din[12] => mem.DATAIN12
din[13] => mem~6.DATAIN
din[13] => mem.DATAIN13
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11
dout[12] <= mem.DATAOUT12
dout[13] <= mem.DATAOUT13


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:\RX:RamOut|blockdram:Imag_ram
clkin => mem~20.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem~18.CLK
clkin => mem~19.CLK
clkin => mem.CLK0
wen => mem~20.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~19.DATAIN
din[0] => mem.DATAIN
din[1] => mem~18.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~17.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~16.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~15.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~14.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~13.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~12.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~11.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~10.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~9.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~8.DATAIN
din[11] => mem.DATAIN11
din[12] => mem~7.DATAIN
din[12] => mem.DATAIN12
din[13] => mem~6.DATAIN
din[13] => mem.DATAIN13
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11
dout[12] <= mem.DATAOUT12
dout[13] <= mem.DATAOUT13


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc
clkin => blockdram:Real_ram.clkin
clkin => blockdram:Imag_ram.clkin
wen => blockdram:Real_ram.wen
wen => blockdram:Imag_ram.wen
addrin[0] => blockdram:Real_ram.addrin[0]
addrin[0] => blockdram:Imag_ram.addrin[0]
addrin[1] => blockdram:Real_ram.addrin[1]
addrin[1] => blockdram:Imag_ram.addrin[1]
addrin[2] => blockdram:Real_ram.addrin[2]
addrin[2] => blockdram:Imag_ram.addrin[2]
addrin[3] => blockdram:Real_ram.addrin[3]
addrin[3] => blockdram:Imag_ram.addrin[3]
addrin[4] => blockdram:Real_ram.addrin[4]
addrin[4] => blockdram:Imag_ram.addrin[4]
addrin[5] => blockdram:Real_ram.addrin[5]
addrin[5] => blockdram:Imag_ram.addrin[5]
dinR[0] => blockdram:Real_ram.din[0]
dinR[1] => blockdram:Real_ram.din[1]
dinR[2] => blockdram:Real_ram.din[2]
dinR[3] => blockdram:Real_ram.din[3]
dinR[4] => blockdram:Real_ram.din[4]
dinR[5] => blockdram:Real_ram.din[5]
dinR[6] => blockdram:Real_ram.din[6]
dinR[7] => blockdram:Real_ram.din[7]
dinR[8] => blockdram:Real_ram.din[8]
dinR[9] => blockdram:Real_ram.din[9]
dinR[10] => blockdram:Real_ram.din[10]
dinR[11] => blockdram:Real_ram.din[11]
dinI[0] => blockdram:Imag_ram.din[0]
dinI[1] => blockdram:Imag_ram.din[1]
dinI[2] => blockdram:Imag_ram.din[2]
dinI[3] => blockdram:Imag_ram.din[3]
dinI[4] => blockdram:Imag_ram.din[4]
dinI[5] => blockdram:Imag_ram.din[5]
dinI[6] => blockdram:Imag_ram.din[6]
dinI[7] => blockdram:Imag_ram.din[7]
dinI[8] => blockdram:Imag_ram.din[8]
dinI[9] => blockdram:Imag_ram.din[9]
dinI[10] => blockdram:Imag_ram.din[10]
dinI[11] => blockdram:Imag_ram.din[11]
clkout => blockdram:Real_ram.clkout
clkout => blockdram:Imag_ram.clkout
addrout[0] => blockdram:Real_ram.addrout[0]
addrout[0] => blockdram:Imag_ram.addrout[0]
addrout[1] => blockdram:Real_ram.addrout[1]
addrout[1] => blockdram:Imag_ram.addrout[1]
addrout[2] => blockdram:Real_ram.addrout[2]
addrout[2] => blockdram:Imag_ram.addrout[2]
addrout[3] => blockdram:Real_ram.addrout[3]
addrout[3] => blockdram:Imag_ram.addrout[3]
addrout[4] => blockdram:Real_ram.addrout[4]
addrout[4] => blockdram:Imag_ram.addrout[4]
addrout[5] => blockdram:Real_ram.addrout[5]
addrout[5] => blockdram:Imag_ram.addrout[5]
doutR[0] <= blockdram:Real_ram.dout[0]
doutR[1] <= blockdram:Real_ram.dout[1]
doutR[2] <= blockdram:Real_ram.dout[2]
doutR[3] <= blockdram:Real_ram.dout[3]
doutR[4] <= blockdram:Real_ram.dout[4]
doutR[5] <= blockdram:Real_ram.dout[5]
doutR[6] <= blockdram:Real_ram.dout[6]
doutR[7] <= blockdram:Real_ram.dout[7]
doutR[8] <= blockdram:Real_ram.dout[8]
doutR[9] <= blockdram:Real_ram.dout[9]
doutR[10] <= blockdram:Real_ram.dout[10]
doutR[11] <= blockdram:Real_ram.dout[11]
doutI[0] <= blockdram:Imag_ram.dout[0]
doutI[1] <= blockdram:Imag_ram.dout[1]
doutI[2] <= blockdram:Imag_ram.dout[2]
doutI[3] <= blockdram:Imag_ram.dout[3]
doutI[4] <= blockdram:Imag_ram.dout[4]
doutI[5] <= blockdram:Imag_ram.dout[5]
doutI[6] <= blockdram:Imag_ram.dout[6]
doutI[7] <= blockdram:Imag_ram.dout[7]
doutI[8] <= blockdram:Imag_ram.dout[8]
doutI[9] <= blockdram:Imag_ram.dout[9]
doutI[10] <= blockdram:Imag_ram.dout[10]
doutI[11] <= blockdram:Imag_ram.dout[11]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Real_ram
clkin => mem~18.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem.CLK0
wen => mem~18.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~17.DATAIN
din[0] => mem.DATAIN
din[1] => mem~16.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~15.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~14.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~13.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~12.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~11.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~10.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~9.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~8.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~7.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~6.DATAIN
din[11] => mem.DATAIN11
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|ram:RamProc|blockdram:Imag_ram
clkin => mem~18.CLK
clkin => mem~0.CLK
clkin => mem~1.CLK
clkin => mem~2.CLK
clkin => mem~3.CLK
clkin => mem~4.CLK
clkin => mem~5.CLK
clkin => mem~6.CLK
clkin => mem~7.CLK
clkin => mem~8.CLK
clkin => mem~9.CLK
clkin => mem~10.CLK
clkin => mem~11.CLK
clkin => mem~12.CLK
clkin => mem~13.CLK
clkin => mem~14.CLK
clkin => mem~15.CLK
clkin => mem~16.CLK
clkin => mem~17.CLK
clkin => mem.CLK0
wen => mem~18.DATAIN
wen => mem.WE
addrin[0] => mem~5.DATAIN
addrin[0] => mem.WADDR
addrin[1] => mem~4.DATAIN
addrin[1] => mem.WADDR1
addrin[2] => mem~3.DATAIN
addrin[2] => mem.WADDR2
addrin[3] => mem~2.DATAIN
addrin[3] => mem.WADDR3
addrin[4] => mem~1.DATAIN
addrin[4] => mem.WADDR4
addrin[5] => mem~0.DATAIN
addrin[5] => mem.WADDR5
din[0] => mem~17.DATAIN
din[0] => mem.DATAIN
din[1] => mem~16.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~15.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~14.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~13.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~12.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~11.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~10.DATAIN
din[7] => mem.DATAIN7
din[8] => mem~9.DATAIN
din[8] => mem.DATAIN8
din[9] => mem~8.DATAIN
din[9] => mem.DATAIN9
din[10] => mem~7.DATAIN
din[10] => mem.DATAIN10
din[11] => mem~6.DATAIN
din[11] => mem.DATAIN11
clkout => addrb_reg[0].CLK
clkout => addrb_reg[1].CLK
clkout => addrb_reg[2].CLK
clkout => addrb_reg[3].CLK
clkout => addrb_reg[4].CLK
clkout => addrb_reg[5].CLK
addrout[0] => addrb_reg[0].DATAIN
addrout[1] => addrb_reg[1].DATAIN
addrout[2] => addrb_reg[2].DATAIN
addrout[3] => addrb_reg[3].DATAIN
addrout[4] => addrb_reg[4].DATAIN
addrout[5] => addrb_reg[5].DATAIN
dout[0] <= mem.DATAOUT
dout[1] <= mem.DATAOUT1
dout[2] <= mem.DATAOUT2
dout[3] <= mem.DATAOUT3
dout[4] <= mem.DATAOUT4
dout[5] <= mem.DATAOUT5
dout[6] <= mem.DATAOUT6
dout[7] <= mem.DATAOUT7
dout[8] <= mem.DATAOUT8
dout[9] <= mem.DATAOUT9
dout[10] <= mem.DATAOUT10
dout[11] <= mem.DATAOUT11


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mux:mux_1
inRa[0] => outR.DATAB
inRa[1] => outR.DATAB
inRa[2] => outR.DATAB
inRa[3] => outR.DATAB
inRa[4] => outR.DATAB
inRa[5] => outR.DATAB
inRa[6] => outR.DATAB
inRa[7] => outR.DATAB
inRa[8] => outR.DATAB
inRa[9] => outR.DATAB
inRa[10] => outR.DATAB
inRa[11] => outR.DATAB
inIa[0] => outI.DATAB
inIa[1] => outI.DATAB
inIa[2] => outI.DATAB
inIa[3] => outI.DATAB
inIa[4] => outI.DATAB
inIa[5] => outI.DATAB
inIa[6] => outI.DATAB
inIa[7] => outI.DATAB
inIa[8] => outI.DATAB
inIa[9] => outI.DATAB
inIa[10] => outI.DATAB
inIa[11] => outI.DATAB
inRb[0] => outR.DATAA
inRb[1] => outR.DATAA
inRb[2] => outR.DATAA
inRb[3] => outR.DATAA
inRb[4] => outR.DATAA
inRb[5] => outR.DATAA
inRb[6] => outR.DATAA
inRb[7] => outR.DATAA
inRb[8] => outR.DATAA
inRb[9] => outR.DATAA
inRb[10] => outR.DATAA
inRb[11] => outR.DATAA
inIb[0] => outI.DATAA
inIb[1] => outI.DATAA
inIb[2] => outI.DATAA
inIb[3] => outI.DATAA
inIb[4] => outI.DATAA
inIb[5] => outI.DATAA
inIb[6] => outI.DATAA
inIb[7] => outI.DATAA
inIb[8] => outI.DATAA
inIb[9] => outI.DATAA
inIb[10] => outI.DATAA
inIb[11] => outI.DATAA
outR[0] <= outR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[1] <= outR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[2] <= outR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[3] <= outR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[4] <= outR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[5] <= outR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[6] <= outR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[7] <= outR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[8] <= outR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[9] <= outR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[10] <= outR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[11] <= outR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[0] <= outI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[1] <= outI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[2] <= outI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[3] <= outI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[4] <= outI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[5] <= outI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[6] <= outI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[7] <= outI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[8] <= outI[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[9] <= outI[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[10] <= outI[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[11] <= outI[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outI[0]~reg0.CLK
clk => outI[1]~reg0.CLK
clk => outI[2]~reg0.CLK
clk => outI[3]~reg0.CLK
clk => outI[4]~reg0.CLK
clk => outI[5]~reg0.CLK
clk => outI[6]~reg0.CLK
clk => outI[7]~reg0.CLK
clk => outI[8]~reg0.CLK
clk => outI[9]~reg0.CLK
clk => outI[10]~reg0.CLK
clk => outI[11]~reg0.CLK
clk => outR[0]~reg0.CLK
clk => outR[1]~reg0.CLK
clk => outR[2]~reg0.CLK
clk => outR[3]~reg0.CLK
clk => outR[4]~reg0.CLK
clk => outR[5]~reg0.CLK
clk => outR[6]~reg0.CLK
clk => outR[7]~reg0.CLK
clk => outR[8]~reg0.CLK
clk => outR[9]~reg0.CLK
clk => outR[10]~reg0.CLK
clk => outR[11]~reg0.CLK
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outR.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT
sel => outI.OUTPUTSELECT


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|conj:conj_1
inR[0] => outR[0]~reg0.DATAIN
inR[1] => outR[1]~reg0.DATAIN
inR[2] => outR[2]~reg0.DATAIN
inR[3] => outR[3]~reg0.DATAIN
inR[4] => outR[4]~reg0.DATAIN
inR[5] => outR[5]~reg0.DATAIN
inR[6] => outR[6]~reg0.DATAIN
inR[7] => outR[7]~reg0.DATAIN
inR[8] => outR[8]~reg0.DATAIN
inR[9] => outR[9]~reg0.DATAIN
inR[10] => outR[10]~reg0.DATAIN
inR[11] => outR[11]~reg0.DATAIN
inI[0] => outI.DATAB
inI[0] => Add0.IN12
inI[1] => outI.DATAB
inI[1] => Add0.IN11
inI[2] => outI.DATAB
inI[2] => Add0.IN10
inI[3] => outI.DATAB
inI[3] => Add0.IN9
inI[4] => outI.DATAB
inI[4] => Add0.IN8
inI[5] => outI.DATAB
inI[5] => Add0.IN7
inI[6] => outI.DATAB
inI[6] => Add0.IN6
inI[7] => outI.DATAB
inI[7] => Add0.IN5
inI[8] => outI.DATAB
inI[8] => Add0.IN4
inI[9] => outI.DATAB
inI[9] => Add0.IN3
inI[10] => outI.DATAB
inI[10] => Add0.IN2
inI[11] => outI.DATAB
inI[11] => Add0.IN1
outR[0] <= outR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[1] <= outR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[2] <= outR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[3] <= outR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[4] <= outR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[5] <= outR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[6] <= outR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[7] <= outR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[8] <= outR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[9] <= outR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[10] <= outR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outR[11] <= outR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[0] <= outI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[1] <= outI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[2] <= outI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[3] <= outI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[4] <= outI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[5] <= outI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[6] <= outI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[7] <= outI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[8] <= outI[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[9] <= outI[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[10] <= outI[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outI[11] <= outI[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outI[0]~reg0.CLK
clk => outI[1]~reg0.CLK
clk => outI[2]~reg0.CLK
clk => outI[3]~reg0.CLK
clk => outI[4]~reg0.CLK
clk => outI[5]~reg0.CLK
clk => outI[6]~reg0.CLK
clk => outI[7]~reg0.CLK
clk => outI[8]~reg0.CLK
clk => outI[9]~reg0.CLK
clk => outI[10]~reg0.CLK
clk => outI[11]~reg0.CLK
clk => outR[0]~reg0.CLK
clk => outR[1]~reg0.CLK
clk => outR[2]~reg0.CLK
clk => outR[3]~reg0.CLK
clk => outR[4]~reg0.CLK
clk => outR[5]~reg0.CLK
clk => outR[6]~reg0.CLK
clk => outR[7]~reg0.CLK
clk => outR[8]~reg0.CLK
clk => outR[9]~reg0.CLK
clk => outR[10]~reg0.CLK
clk => outR[11]~reg0.CLK
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT
conj => outI.OUTPUTSELECT


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|cfft4:acfft4
clk => Qout[0]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => RegBQ[0][0].CLK
clk => RegBQ[0][1].CLK
clk => RegBQ[0][2].CLK
clk => RegBQ[0][3].CLK
clk => RegBQ[0][4].CLK
clk => RegBQ[0][5].CLK
clk => RegBQ[0][6].CLK
clk => RegBQ[0][7].CLK
clk => RegBQ[0][8].CLK
clk => RegBQ[0][9].CLK
clk => RegBQ[0][10].CLK
clk => RegBQ[0][11].CLK
clk => RegBQ[0][12].CLK
clk => RegBQ[1][0].CLK
clk => RegBQ[1][1].CLK
clk => RegBQ[1][2].CLK
clk => RegBQ[1][3].CLK
clk => RegBQ[1][4].CLK
clk => RegBQ[1][5].CLK
clk => RegBQ[1][6].CLK
clk => RegBQ[1][7].CLK
clk => RegBQ[1][8].CLK
clk => RegBQ[1][9].CLK
clk => RegBQ[1][10].CLK
clk => RegBQ[1][11].CLK
clk => RegBQ[1][12].CLK
clk => RegBQ[2][0].CLK
clk => RegBQ[2][1].CLK
clk => RegBQ[2][2].CLK
clk => RegBQ[2][3].CLK
clk => RegBQ[2][4].CLK
clk => RegBQ[2][5].CLK
clk => RegBQ[2][6].CLK
clk => RegBQ[2][7].CLK
clk => RegBQ[2][8].CLK
clk => RegBQ[2][9].CLK
clk => RegBQ[2][10].CLK
clk => RegBQ[2][11].CLK
clk => RegBQ[2][12].CLK
clk => RegBQ[3][0].CLK
clk => RegBQ[3][1].CLK
clk => RegBQ[3][2].CLK
clk => RegBQ[3][3].CLK
clk => RegBQ[3][4].CLK
clk => RegBQ[3][5].CLK
clk => RegBQ[3][6].CLK
clk => RegBQ[3][7].CLK
clk => RegBQ[3][8].CLK
clk => RegBQ[3][9].CLK
clk => RegBQ[3][10].CLK
clk => RegBQ[3][11].CLK
clk => RegBQ[3][12].CLK
clk => RegBI[0][0].CLK
clk => RegBI[0][1].CLK
clk => RegBI[0][2].CLK
clk => RegBI[0][3].CLK
clk => RegBI[0][4].CLK
clk => RegBI[0][5].CLK
clk => RegBI[0][6].CLK
clk => RegBI[0][7].CLK
clk => RegBI[0][8].CLK
clk => RegBI[0][9].CLK
clk => RegBI[0][10].CLK
clk => RegBI[0][11].CLK
clk => RegBI[0][12].CLK
clk => RegBI[1][0].CLK
clk => RegBI[1][1].CLK
clk => RegBI[1][2].CLK
clk => RegBI[1][3].CLK
clk => RegBI[1][4].CLK
clk => RegBI[1][5].CLK
clk => RegBI[1][6].CLK
clk => RegBI[1][7].CLK
clk => RegBI[1][8].CLK
clk => RegBI[1][9].CLK
clk => RegBI[1][10].CLK
clk => RegBI[1][11].CLK
clk => RegBI[1][12].CLK
clk => RegBI[2][0].CLK
clk => RegBI[2][1].CLK
clk => RegBI[2][2].CLK
clk => RegBI[2][3].CLK
clk => RegBI[2][4].CLK
clk => RegBI[2][5].CLK
clk => RegBI[2][6].CLK
clk => RegBI[2][7].CLK
clk => RegBI[2][8].CLK
clk => RegBI[2][9].CLK
clk => RegBI[2][10].CLK
clk => RegBI[2][11].CLK
clk => RegBI[2][12].CLK
clk => RegBI[3][0].CLK
clk => RegBI[3][1].CLK
clk => RegBI[3][2].CLK
clk => RegBI[3][3].CLK
clk => RegBI[3][4].CLK
clk => RegBI[3][5].CLK
clk => RegBI[3][6].CLK
clk => RegBI[3][7].CLK
clk => RegBI[3][8].CLK
clk => RegBI[3][9].CLK
clk => RegBI[3][10].CLK
clk => RegBI[3][11].CLK
clk => RegBI[3][12].CLK
clk => RegAQ[0][0].CLK
clk => RegAQ[0][1].CLK
clk => RegAQ[0][2].CLK
clk => RegAQ[0][3].CLK
clk => RegAQ[0][4].CLK
clk => RegAQ[0][5].CLK
clk => RegAQ[0][6].CLK
clk => RegAQ[0][7].CLK
clk => RegAQ[0][8].CLK
clk => RegAQ[0][9].CLK
clk => RegAQ[0][10].CLK
clk => RegAQ[0][11].CLK
clk => RegAQ[1][0].CLK
clk => RegAQ[1][1].CLK
clk => RegAQ[1][2].CLK
clk => RegAQ[1][3].CLK
clk => RegAQ[1][4].CLK
clk => RegAQ[1][5].CLK
clk => RegAQ[1][6].CLK
clk => RegAQ[1][7].CLK
clk => RegAQ[1][8].CLK
clk => RegAQ[1][9].CLK
clk => RegAQ[1][10].CLK
clk => RegAQ[1][11].CLK
clk => RegAQ[2][0].CLK
clk => RegAQ[2][1].CLK
clk => RegAQ[2][2].CLK
clk => RegAQ[2][3].CLK
clk => RegAQ[2][4].CLK
clk => RegAQ[2][5].CLK
clk => RegAQ[2][6].CLK
clk => RegAQ[2][7].CLK
clk => RegAQ[2][8].CLK
clk => RegAQ[2][9].CLK
clk => RegAQ[2][10].CLK
clk => RegAQ[2][11].CLK
clk => RegAQ[3][0].CLK
clk => RegAQ[3][1].CLK
clk => RegAQ[3][2].CLK
clk => RegAQ[3][3].CLK
clk => RegAQ[3][4].CLK
clk => RegAQ[3][5].CLK
clk => RegAQ[3][6].CLK
clk => RegAQ[3][7].CLK
clk => RegAQ[3][8].CLK
clk => RegAQ[3][9].CLK
clk => RegAQ[3][10].CLK
clk => RegAQ[3][11].CLK
clk => RegAI[0][0].CLK
clk => RegAI[0][1].CLK
clk => RegAI[0][2].CLK
clk => RegAI[0][3].CLK
clk => RegAI[0][4].CLK
clk => RegAI[0][5].CLK
clk => RegAI[0][6].CLK
clk => RegAI[0][7].CLK
clk => RegAI[0][8].CLK
clk => RegAI[0][9].CLK
clk => RegAI[0][10].CLK
clk => RegAI[0][11].CLK
clk => RegAI[1][0].CLK
clk => RegAI[1][1].CLK
clk => RegAI[1][2].CLK
clk => RegAI[1][3].CLK
clk => RegAI[1][4].CLK
clk => RegAI[1][5].CLK
clk => RegAI[1][6].CLK
clk => RegAI[1][7].CLK
clk => RegAI[1][8].CLK
clk => RegAI[1][9].CLK
clk => RegAI[1][10].CLK
clk => RegAI[1][11].CLK
clk => RegAI[2][0].CLK
clk => RegAI[2][1].CLK
clk => RegAI[2][2].CLK
clk => RegAI[2][3].CLK
clk => RegAI[2][4].CLK
clk => RegAI[2][5].CLK
clk => RegAI[2][6].CLK
clk => RegAI[2][7].CLK
clk => RegAI[2][8].CLK
clk => RegAI[2][9].CLK
clk => RegAI[2][10].CLK
clk => RegAI[2][11].CLK
clk => RegAI[3][0].CLK
clk => RegAI[3][1].CLK
clk => RegAI[3][2].CLK
clk => RegAI[3][3].CLK
clk => RegAI[3][4].CLK
clk => RegAI[3][5].CLK
clk => RegAI[3][6].CLK
clk => RegAI[3][7].CLK
clk => RegAI[3][8].CLK
clk => RegAI[3][9].CLK
clk => RegAI[3][10].CLK
clk => RegAI[3][11].CLK
clk => counter[0].CLK
clk => counter[1].CLK
rst => counter[0].ACLR
rst => counter[1].ACLR
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBI.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
invert => RegBQ.OUTPUTSELECT
I[0] => Mux11.IN0
I[0] => Mux23.IN0
I[0] => Mux35.IN0
I[0] => Mux47.IN0
I[1] => Mux10.IN0
I[1] => Mux22.IN0
I[1] => Mux34.IN0
I[1] => Mux46.IN0
I[2] => Mux9.IN0
I[2] => Mux21.IN0
I[2] => Mux33.IN0
I[2] => Mux45.IN0
I[3] => Mux8.IN0
I[3] => Mux20.IN0
I[3] => Mux32.IN0
I[3] => Mux44.IN0
I[4] => Mux7.IN0
I[4] => Mux19.IN0
I[4] => Mux31.IN0
I[4] => Mux43.IN0
I[5] => Mux6.IN0
I[5] => Mux18.IN0
I[5] => Mux30.IN0
I[5] => Mux42.IN0
I[6] => Mux5.IN0
I[6] => Mux17.IN0
I[6] => Mux29.IN0
I[6] => Mux41.IN0
I[7] => Mux4.IN0
I[7] => Mux16.IN0
I[7] => Mux28.IN0
I[7] => Mux40.IN0
I[8] => Mux3.IN0
I[8] => Mux15.IN0
I[8] => Mux27.IN0
I[8] => Mux39.IN0
I[9] => Mux2.IN0
I[9] => Mux14.IN0
I[9] => Mux26.IN0
I[9] => Mux38.IN0
I[10] => Mux1.IN0
I[10] => Mux13.IN0
I[10] => Mux25.IN0
I[10] => Mux37.IN0
I[11] => Mux0.IN0
I[11] => Mux12.IN0
I[11] => Mux24.IN0
I[11] => Mux36.IN0
Q[0] => Mux59.IN0
Q[0] => Mux71.IN0
Q[0] => Mux83.IN0
Q[0] => Mux95.IN0
Q[1] => Mux58.IN0
Q[1] => Mux70.IN0
Q[1] => Mux82.IN0
Q[1] => Mux94.IN0
Q[2] => Mux57.IN0
Q[2] => Mux69.IN0
Q[2] => Mux81.IN0
Q[2] => Mux93.IN0
Q[3] => Mux56.IN0
Q[3] => Mux68.IN0
Q[3] => Mux80.IN0
Q[3] => Mux92.IN0
Q[4] => Mux55.IN0
Q[4] => Mux67.IN0
Q[4] => Mux79.IN0
Q[4] => Mux91.IN0
Q[5] => Mux54.IN0
Q[5] => Mux66.IN0
Q[5] => Mux78.IN0
Q[5] => Mux90.IN0
Q[6] => Mux53.IN0
Q[6] => Mux65.IN0
Q[6] => Mux77.IN0
Q[6] => Mux89.IN0
Q[7] => Mux52.IN0
Q[7] => Mux64.IN0
Q[7] => Mux76.IN0
Q[7] => Mux88.IN0
Q[8] => Mux51.IN0
Q[8] => Mux63.IN0
Q[8] => Mux75.IN0
Q[8] => Mux87.IN0
Q[9] => Mux50.IN0
Q[9] => Mux62.IN0
Q[9] => Mux74.IN0
Q[9] => Mux86.IN0
Q[10] => Mux49.IN0
Q[10] => Mux61.IN0
Q[10] => Mux73.IN0
Q[10] => Mux85.IN0
Q[11] => Mux48.IN0
Q[11] => Mux60.IN0
Q[11] => Mux72.IN0
Q[11] => Mux84.IN0
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor
clk => sc_corproc:u1.clk
clk => Yi[0].CLK
clk => Yi[1].CLK
clk => Yi[2].CLK
clk => Yi[3].CLK
clk => Yi[4].CLK
clk => Yi[5].CLK
clk => Yi[6].CLK
clk => Yi[7].CLK
clk => Yi[8].CLK
clk => Yi[9].CLK
clk => Yi[10].CLK
clk => Yi[11].CLK
clk => Yi[12].CLK
clk => Yi[13].CLK
clk => Xi[0].CLK
clk => Xi[1].CLK
clk => Xi[2].CLK
clk => Xi[3].CLK
clk => Xi[4].CLK
clk => Xi[5].CLK
clk => Xi[6].CLK
clk => Xi[7].CLK
clk => Xi[8].CLK
clk => Xi[9].CLK
clk => Xi[10].CLK
clk => Xi[11].CLK
clk => Xi[12].CLK
clk => Xi[13].CLK
clk => phase[0].CLK
clk => phase[1].CLK
clk => phase[2].CLK
clk => phase[3].CLK
rst => Yi[0].ACLR
rst => Yi[1].ACLR
rst => Yi[2].ACLR
rst => Yi[3].ACLR
rst => Yi[4].ACLR
rst => Yi[5].ACLR
rst => Yi[6].ACLR
rst => Yi[7].ACLR
rst => Yi[8].ACLR
rst => Yi[9].ACLR
rst => Yi[10].ACLR
rst => Yi[11].ACLR
rst => Yi[12].ACLR
rst => Yi[13].ACLR
rst => Xi[0].ACLR
rst => Xi[1].ACLR
rst => Xi[2].ACLR
rst => Xi[3].ACLR
rst => Xi[4].ACLR
rst => Xi[5].ACLR
rst => Xi[6].ACLR
rst => Xi[7].ACLR
rst => Xi[8].ACLR
rst => Xi[9].ACLR
rst => Xi[10].ACLR
rst => Xi[11].ACLR
rst => Xi[12].ACLR
rst => Xi[13].ACLR
rst => phase[0].ACLR
rst => phase[1].ACLR
rst => phase[2].ACLR
rst => phase[3].ACLR
angle[0] => phase[0].DATAIN
angle[1] => phase[1].DATAIN
angle[2] => phase[2].DATAIN
angle[3] => phase[3].DATAIN
angle[4] => Mux0.IN3
angle[4] => Mux1.IN3
angle[4] => Mux2.IN3
angle[4] => Mux3.IN3
angle[4] => Mux4.IN3
angle[4] => Mux5.IN3
angle[4] => Mux6.IN3
angle[4] => Mux7.IN3
angle[4] => Mux8.IN3
angle[4] => Mux9.IN3
angle[4] => Mux10.IN3
angle[4] => Mux11.IN3
angle[4] => Mux12.IN3
angle[4] => Mux13.IN3
angle[4] => Mux14.IN3
angle[4] => Mux15.IN3
angle[4] => Mux16.IN3
angle[4] => Mux17.IN3
angle[4] => Mux18.IN3
angle[4] => Mux19.IN3
angle[4] => Mux20.IN3
angle[4] => Mux21.IN3
angle[4] => Mux22.IN3
angle[4] => Mux23.IN3
angle[4] => Mux24.IN3
angle[4] => Mux25.IN3
angle[4] => Mux26.IN3
angle[4] => Mux27.IN3
angle[5] => Mux0.IN2
angle[5] => Mux1.IN2
angle[5] => Mux2.IN2
angle[5] => Mux3.IN2
angle[5] => Mux4.IN2
angle[5] => Mux5.IN2
angle[5] => Mux6.IN2
angle[5] => Mux7.IN2
angle[5] => Mux8.IN2
angle[5] => Mux9.IN2
angle[5] => Mux10.IN2
angle[5] => Mux11.IN2
angle[5] => Mux12.IN2
angle[5] => Mux13.IN2
angle[5] => Mux14.IN2
angle[5] => Mux15.IN2
angle[5] => Mux16.IN2
angle[5] => Mux17.IN2
angle[5] => Mux18.IN2
angle[5] => Mux19.IN2
angle[5] => Mux20.IN2
angle[5] => Mux21.IN2
angle[5] => Mux22.IN2
angle[5] => Mux23.IN2
angle[5] => Mux24.IN2
angle[5] => Mux25.IN2
angle[5] => Mux26.IN2
angle[5] => Mux27.IN2
I[0] => Mux13.IN4
I[0] => Mux27.IN4
I[0] => Add1.IN13
I[1] => Mux12.IN4
I[1] => Mux26.IN4
I[1] => Add1.IN12
I[2] => Mux11.IN4
I[2] => Mux25.IN4
I[2] => Add1.IN11
I[3] => Mux10.IN4
I[3] => Mux24.IN4
I[3] => Add1.IN10
I[4] => Mux9.IN4
I[4] => Mux23.IN4
I[4] => Add1.IN9
I[5] => Mux8.IN4
I[5] => Mux22.IN4
I[5] => Add1.IN8
I[6] => Mux7.IN4
I[6] => Mux21.IN4
I[6] => Add1.IN7
I[7] => Mux6.IN4
I[7] => Mux20.IN4
I[7] => Add1.IN6
I[8] => Mux5.IN4
I[8] => Mux19.IN4
I[8] => Add1.IN5
I[9] => Mux4.IN4
I[9] => Mux18.IN4
I[9] => Add1.IN4
I[10] => Mux3.IN4
I[10] => Mux17.IN4
I[10] => Add1.IN3
I[11] => Mux2.IN4
I[11] => Mux16.IN4
I[11] => Add1.IN2
I[12] => Mux1.IN4
I[12] => Mux15.IN4
I[12] => Add1.IN1
I[13] => Mux0.IN4
I[13] => Mux14.IN4
I[13] => Add1.IN0
Q[0] => Mux13.IN5
Q[0] => Mux27.IN5
Q[0] => Add0.IN13
Q[1] => Mux12.IN5
Q[1] => Mux26.IN5
Q[1] => Add0.IN12
Q[2] => Mux11.IN5
Q[2] => Mux25.IN5
Q[2] => Add0.IN11
Q[3] => Mux10.IN5
Q[3] => Mux24.IN5
Q[3] => Add0.IN10
Q[4] => Mux9.IN5
Q[4] => Mux23.IN5
Q[4] => Add0.IN9
Q[5] => Mux8.IN5
Q[5] => Mux22.IN5
Q[5] => Add0.IN8
Q[6] => Mux7.IN5
Q[6] => Mux21.IN5
Q[6] => Add0.IN7
Q[7] => Mux6.IN5
Q[7] => Mux20.IN5
Q[7] => Add0.IN6
Q[8] => Mux5.IN5
Q[8] => Mux19.IN5
Q[8] => Add0.IN5
Q[9] => Mux4.IN5
Q[9] => Mux18.IN5
Q[9] => Add0.IN4
Q[10] => Mux3.IN5
Q[10] => Mux17.IN5
Q[10] => Add0.IN3
Q[11] => Mux2.IN5
Q[11] => Mux16.IN5
Q[11] => Add0.IN2
Q[12] => Mux1.IN5
Q[12] => Mux15.IN5
Q[12] => Add0.IN1
Q[13] => Mux0.IN5
Q[13] => Mux14.IN5
Q[13] => Add0.IN0
Iout[0] <= sc_corproc:u1.cos[0]
Iout[1] <= sc_corproc:u1.cos[1]
Iout[2] <= sc_corproc:u1.cos[2]
Iout[3] <= sc_corproc:u1.cos[3]
Iout[4] <= sc_corproc:u1.cos[4]
Iout[5] <= sc_corproc:u1.cos[5]
Iout[6] <= sc_corproc:u1.cos[6]
Iout[7] <= sc_corproc:u1.cos[7]
Iout[8] <= sc_corproc:u1.cos[8]
Iout[9] <= sc_corproc:u1.cos[9]
Iout[10] <= sc_corproc:u1.cos[10]
Iout[11] <= sc_corproc:u1.cos[11]
Iout[12] <= sc_corproc:u1.cos[12]
Iout[13] <= sc_corproc:u1.cos[13]
Iout[14] <= sc_corproc:u1.cos[14]
Iout[15] <= sc_corproc:u1.cos[15]
Qout[0] <= sc_corproc:u1.sin[0]
Qout[1] <= sc_corproc:u1.sin[1]
Qout[2] <= sc_corproc:u1.sin[2]
Qout[3] <= sc_corproc:u1.sin[3]
Qout[4] <= sc_corproc:u1.sin[4]
Qout[5] <= sc_corproc:u1.sin[5]
Qout[6] <= sc_corproc:u1.sin[6]
Qout[7] <= sc_corproc:u1.sin[7]
Qout[8] <= sc_corproc:u1.sin[8]
Qout[9] <= sc_corproc:u1.sin[9]
Qout[10] <= sc_corproc:u1.sin[10]
Qout[11] <= sc_corproc:u1.sin[11]
Qout[12] <= sc_corproc:u1.sin[12]
Qout[13] <= sc_corproc:u1.sin[13]
Qout[14] <= sc_corproc:u1.sin[14]
Qout[15] <= sc_corproc:u1.sin[15]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1
clk => p2r_cordic:u1.clk
ena => p2r_cordic:u1.ena
Xin[0] => p2r_cordic:u1.Xi[5]
Xin[1] => p2r_cordic:u1.Xi[6]
Xin[2] => p2r_cordic:u1.Xi[7]
Xin[3] => p2r_cordic:u1.Xi[8]
Xin[4] => p2r_cordic:u1.Xi[9]
Xin[5] => p2r_cordic:u1.Xi[10]
Xin[6] => p2r_cordic:u1.Xi[11]
Xin[7] => p2r_cordic:u1.Xi[12]
Xin[8] => p2r_cordic:u1.Xi[13]
Xin[9] => p2r_cordic:u1.Xi[14]
Xin[10] => p2r_cordic:u1.Xi[15]
Xin[11] => p2r_cordic:u1.Xi[16]
Xin[12] => p2r_cordic:u1.Xi[17]
Xin[13] => p2r_cordic:u1.Xi[19]
Xin[13] => p2r_cordic:u1.Xi[18]
Yin[0] => p2r_cordic:u1.Yi[5]
Yin[1] => p2r_cordic:u1.Yi[6]
Yin[2] => p2r_cordic:u1.Yi[7]
Yin[3] => p2r_cordic:u1.Yi[8]
Yin[4] => p2r_cordic:u1.Yi[9]
Yin[5] => p2r_cordic:u1.Yi[10]
Yin[6] => p2r_cordic:u1.Yi[11]
Yin[7] => p2r_cordic:u1.Yi[12]
Yin[8] => p2r_cordic:u1.Yi[13]
Yin[9] => p2r_cordic:u1.Yi[14]
Yin[10] => p2r_cordic:u1.Yi[15]
Yin[11] => p2r_cordic:u1.Yi[16]
Yin[12] => p2r_cordic:u1.Yi[17]
Yin[13] => p2r_cordic:u1.Yi[19]
Yin[13] => p2r_cordic:u1.Yi[18]
Ain[0] => p2r_cordic:u1.Zi[14]
Ain[1] => p2r_cordic:u1.Zi[15]
Ain[2] => p2r_cordic:u1.Zi[16]
Ain[3] => p2r_cordic:u1.Zi[17]
sin[0] <= p2r_cordic:u1.Yo[5]
sin[1] <= p2r_cordic:u1.Yo[6]
sin[2] <= p2r_cordic:u1.Yo[7]
sin[3] <= p2r_cordic:u1.Yo[8]
sin[4] <= p2r_cordic:u1.Yo[9]
sin[5] <= p2r_cordic:u1.Yo[10]
sin[6] <= p2r_cordic:u1.Yo[11]
sin[7] <= p2r_cordic:u1.Yo[12]
sin[8] <= p2r_cordic:u1.Yo[13]
sin[9] <= p2r_cordic:u1.Yo[14]
sin[10] <= p2r_cordic:u1.Yo[15]
sin[11] <= p2r_cordic:u1.Yo[16]
sin[12] <= p2r_cordic:u1.Yo[17]
sin[13] <= p2r_cordic:u1.Yo[18]
sin[14] <= p2r_cordic:u1.Yo[19]
sin[15] <= p2r_cordic:u1.Yo[19]
cos[0] <= p2r_cordic:u1.Xo[5]
cos[1] <= p2r_cordic:u1.Xo[6]
cos[2] <= p2r_cordic:u1.Xo[7]
cos[3] <= p2r_cordic:u1.Xo[8]
cos[4] <= p2r_cordic:u1.Xo[9]
cos[5] <= p2r_cordic:u1.Xo[10]
cos[6] <= p2r_cordic:u1.Xo[11]
cos[7] <= p2r_cordic:u1.Xo[12]
cos[8] <= p2r_cordic:u1.Xo[13]
cos[9] <= p2r_cordic:u1.Xo[14]
cos[10] <= p2r_cordic:u1.Xo[15]
cos[11] <= p2r_cordic:u1.Xo[16]
cos[12] <= p2r_cordic:u1.Xo[17]
cos[13] <= p2r_cordic:u1.Xo[18]
cos[14] <= p2r_cordic:u1.Xo[19]
cos[15] <= p2r_cordic:u1.Xo[19]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1
clk => p2r_CordicPipe:gen_pipe:1:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:2:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:3:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:4:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:5:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:6:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:7:Pipe.clk
clk => p2r_CordicPipe:gen_pipe:8:Pipe.clk
ena => p2r_CordicPipe:gen_pipe:1:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:2:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:3:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:4:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:5:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:6:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:7:Pipe.ena
ena => p2r_CordicPipe:gen_pipe:8:Pipe.ena
Xi[0] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[0]
Xi[1] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[1]
Xi[2] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[2]
Xi[3] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[3]
Xi[4] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[4]
Xi[5] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[5]
Xi[6] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[6]
Xi[7] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[7]
Xi[8] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[8]
Xi[9] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[9]
Xi[10] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[10]
Xi[11] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[11]
Xi[12] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[12]
Xi[13] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[13]
Xi[14] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[14]
Xi[15] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[15]
Xi[16] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[16]
Xi[17] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[17]
Xi[18] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[18]
Xi[19] => p2r_CordicPipe:gen_pipe:1:Pipe.Xi[19]
Yi[0] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[0]
Yi[1] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[1]
Yi[2] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[2]
Yi[3] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[3]
Yi[4] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[4]
Yi[5] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[5]
Yi[6] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[6]
Yi[7] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[7]
Yi[8] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[8]
Yi[9] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[9]
Yi[10] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[10]
Yi[11] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[11]
Yi[12] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[12]
Yi[13] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[13]
Yi[14] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[14]
Yi[15] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[15]
Yi[16] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[16]
Yi[17] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[17]
Yi[18] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[18]
Yi[19] => p2r_CordicPipe:gen_pipe:1:Pipe.Yi[19]
Zi[0] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[0]
Zi[1] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[1]
Zi[2] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[2]
Zi[3] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[3]
Zi[4] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[4]
Zi[5] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[5]
Zi[6] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[6]
Zi[7] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[7]
Zi[8] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[8]
Zi[9] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[9]
Zi[10] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[10]
Zi[11] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[11]
Zi[12] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[12]
Zi[13] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[13]
Zi[14] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[14]
Zi[15] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[15]
Zi[16] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[16]
Zi[17] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[17]
Zi[18] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[18]
Zi[19] => p2r_CordicPipe:gen_pipe:1:Pipe.Zi[19]
Xo[0] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[0]
Xo[1] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[1]
Xo[2] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[2]
Xo[3] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[3]
Xo[4] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[4]
Xo[5] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[5]
Xo[6] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[6]
Xo[7] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[7]
Xo[8] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[8]
Xo[9] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[9]
Xo[10] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[10]
Xo[11] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[11]
Xo[12] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[12]
Xo[13] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[13]
Xo[14] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[14]
Xo[15] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[15]
Xo[16] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[16]
Xo[17] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[17]
Xo[18] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[18]
Xo[19] <= p2r_CordicPipe:gen_pipe:8:Pipe.Xo[19]
Yo[0] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[0]
Yo[1] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[1]
Yo[2] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[2]
Yo[3] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[3]
Yo[4] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[4]
Yo[5] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[5]
Yo[6] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[6]
Yo[7] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[7]
Yo[8] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[8]
Yo[9] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[9]
Yo[10] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[10]
Yo[11] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[11]
Yo[12] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[12]
Yo[13] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[13]
Yo[14] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[14]
Yo[15] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[15]
Yo[16] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[16]
Yo[17] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[17]
Yo[18] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[18]
Yo[19] <= p2r_CordicPipe:gen_pipe:8:Pipe.Yo[19]


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:1:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN20
Xi[0] => Add1.IN40
Xi[0] => Add2.IN20
Xi[1] => Add0.IN19
Xi[1] => Add1.IN39
Xi[1] => Add2.IN19
Xi[2] => Add0.IN18
Xi[2] => Add1.IN38
Xi[2] => Add2.IN18
Xi[3] => Add0.IN17
Xi[3] => Add1.IN37
Xi[3] => Add2.IN17
Xi[4] => Add0.IN16
Xi[4] => Add1.IN36
Xi[4] => Add2.IN16
Xi[5] => Add0.IN15
Xi[5] => Add1.IN35
Xi[5] => Add2.IN15
Xi[6] => Add0.IN14
Xi[6] => Add1.IN34
Xi[6] => Add2.IN14
Xi[7] => Add0.IN13
Xi[7] => Add1.IN33
Xi[7] => Add2.IN13
Xi[8] => Add0.IN12
Xi[8] => Add1.IN32
Xi[8] => Add2.IN12
Xi[9] => Add0.IN11
Xi[9] => Add1.IN31
Xi[9] => Add2.IN11
Xi[10] => Add0.IN10
Xi[10] => Add1.IN30
Xi[10] => Add2.IN10
Xi[11] => Add0.IN9
Xi[11] => Add1.IN29
Xi[11] => Add2.IN9
Xi[12] => Add0.IN8
Xi[12] => Add1.IN28
Xi[12] => Add2.IN8
Xi[13] => Add0.IN7
Xi[13] => Add1.IN27
Xi[13] => Add2.IN7
Xi[14] => Add0.IN6
Xi[14] => Add1.IN26
Xi[14] => Add2.IN6
Xi[15] => Add0.IN5
Xi[15] => Add1.IN25
Xi[15] => Add2.IN5
Xi[16] => Add0.IN4
Xi[16] => Add1.IN24
Xi[16] => Add2.IN4
Xi[17] => Add0.IN3
Xi[17] => Add1.IN23
Xi[17] => Add2.IN3
Xi[18] => Add0.IN2
Xi[18] => Add1.IN22
Xi[18] => Add2.IN2
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Yi[0] => Add0.IN40
Yi[0] => Add2.IN40
Yi[0] => Add1.IN20
Yi[1] => Add0.IN39
Yi[1] => Add2.IN39
Yi[1] => Add1.IN19
Yi[2] => Add0.IN38
Yi[2] => Add2.IN38
Yi[2] => Add1.IN18
Yi[3] => Add0.IN37
Yi[3] => Add2.IN37
Yi[3] => Add1.IN17
Yi[4] => Add0.IN36
Yi[4] => Add2.IN36
Yi[4] => Add1.IN16
Yi[5] => Add0.IN35
Yi[5] => Add2.IN35
Yi[5] => Add1.IN15
Yi[6] => Add0.IN34
Yi[6] => Add2.IN34
Yi[6] => Add1.IN14
Yi[7] => Add0.IN33
Yi[7] => Add2.IN33
Yi[7] => Add1.IN13
Yi[8] => Add0.IN32
Yi[8] => Add2.IN32
Yi[8] => Add1.IN12
Yi[9] => Add0.IN31
Yi[9] => Add2.IN31
Yi[9] => Add1.IN11
Yi[10] => Add0.IN30
Yi[10] => Add2.IN30
Yi[10] => Add1.IN10
Yi[11] => Add0.IN29
Yi[11] => Add2.IN29
Yi[11] => Add1.IN9
Yi[12] => Add0.IN28
Yi[12] => Add2.IN28
Yi[12] => Add1.IN8
Yi[13] => Add0.IN27
Yi[13] => Add2.IN27
Yi[13] => Add1.IN7
Yi[14] => Add0.IN26
Yi[14] => Add2.IN26
Yi[14] => Add1.IN6
Yi[15] => Add0.IN25
Yi[15] => Add2.IN25
Yi[15] => Add1.IN5
Yi[16] => Add0.IN24
Yi[16] => Add2.IN24
Yi[16] => Add1.IN4
Yi[17] => Add0.IN23
Yi[17] => Add2.IN23
Yi[17] => Add1.IN3
Yi[18] => Add0.IN22
Yi[18] => Add2.IN22
Yi[18] => Add1.IN2
Yi[19] => Add0.IN21
Yi[19] => Add2.IN21
Yi[19] => Add1.IN1
Zi[0] => Add3.IN39
Zi[0] => Add4.IN39
Zi[1] => Add3.IN38
Zi[1] => Add4.IN38
Zi[2] => Add3.IN37
Zi[2] => Add4.IN37
Zi[3] => Add3.IN36
Zi[3] => Add4.IN36
Zi[4] => Add3.IN35
Zi[4] => Add4.IN35
Zi[5] => Add3.IN34
Zi[5] => Add4.IN34
Zi[6] => Add3.IN33
Zi[6] => Add4.IN33
Zi[7] => Add3.IN32
Zi[7] => Add4.IN32
Zi[8] => Add3.IN31
Zi[8] => Add4.IN31
Zi[9] => Add3.IN30
Zi[9] => Add4.IN30
Zi[10] => Add3.IN29
Zi[10] => Add4.IN29
Zi[11] => Add3.IN28
Zi[11] => Add4.IN28
Zi[12] => Add3.IN27
Zi[12] => Add4.IN27
Zi[13] => Add3.IN26
Zi[13] => Add4.IN26
Zi[14] => Add3.IN25
Zi[14] => Add4.IN25
Zi[15] => Add3.IN24
Zi[15] => Add4.IN24
Zi[16] => Add3.IN23
Zi[16] => Add4.IN23
Zi[17] => Add3.IN22
Zi[17] => Add4.IN22
Zi[18] => Add3.IN21
Zi[18] => Add4.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add3.IN40
Zi[19] => Add4.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:2:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN2
Xi[0] => Add1.IN22
Xi[1] => Add2.IN22
Xi[1] => Add0.IN22
Xi[1] => Add1.IN40
Xi[1] => Add3.IN20
Xi[2] => Add2.IN21
Xi[2] => Add0.IN21
Xi[2] => Add1.IN39
Xi[2] => Add3.IN19
Xi[3] => Add2.IN20
Xi[3] => Add0.IN20
Xi[3] => Add1.IN38
Xi[3] => Add3.IN18
Xi[4] => Add2.IN19
Xi[4] => Add0.IN19
Xi[4] => Add1.IN37
Xi[4] => Add3.IN17
Xi[5] => Add2.IN18
Xi[5] => Add0.IN18
Xi[5] => Add1.IN36
Xi[5] => Add3.IN16
Xi[6] => Add2.IN17
Xi[6] => Add0.IN17
Xi[6] => Add1.IN35
Xi[6] => Add3.IN15
Xi[7] => Add2.IN16
Xi[7] => Add0.IN16
Xi[7] => Add1.IN34
Xi[7] => Add3.IN14
Xi[8] => Add2.IN15
Xi[8] => Add0.IN15
Xi[8] => Add1.IN33
Xi[8] => Add3.IN13
Xi[9] => Add2.IN14
Xi[9] => Add0.IN14
Xi[9] => Add1.IN32
Xi[9] => Add3.IN12
Xi[10] => Add2.IN13
Xi[10] => Add0.IN13
Xi[10] => Add1.IN31
Xi[10] => Add3.IN11
Xi[11] => Add2.IN12
Xi[11] => Add0.IN12
Xi[11] => Add1.IN30
Xi[11] => Add3.IN10
Xi[12] => Add2.IN11
Xi[12] => Add0.IN11
Xi[12] => Add1.IN29
Xi[12] => Add3.IN9
Xi[13] => Add2.IN10
Xi[13] => Add0.IN10
Xi[13] => Add1.IN28
Xi[13] => Add3.IN8
Xi[14] => Add2.IN9
Xi[14] => Add0.IN9
Xi[14] => Add1.IN27
Xi[14] => Add3.IN7
Xi[15] => Add2.IN8
Xi[15] => Add0.IN8
Xi[15] => Add1.IN26
Xi[15] => Add3.IN6
Xi[16] => Add2.IN7
Xi[16] => Add0.IN7
Xi[16] => Add1.IN25
Xi[16] => Add3.IN5
Xi[17] => Add2.IN6
Xi[17] => Add0.IN6
Xi[17] => Add1.IN24
Xi[17] => Add3.IN4
Xi[18] => Add2.IN5
Xi[18] => Add0.IN5
Xi[18] => Add1.IN23
Xi[18] => Add3.IN3
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Yi[0] => Add2.IN4
Yi[0] => Add3.IN22
Yi[1] => Add0.IN40
Yi[1] => Add2.IN40
Yi[1] => Add3.IN40
Yi[1] => Add1.IN20
Yi[2] => Add0.IN39
Yi[2] => Add2.IN39
Yi[2] => Add3.IN39
Yi[2] => Add1.IN19
Yi[3] => Add0.IN38
Yi[3] => Add2.IN38
Yi[3] => Add3.IN38
Yi[3] => Add1.IN18
Yi[4] => Add0.IN37
Yi[4] => Add2.IN37
Yi[4] => Add3.IN37
Yi[4] => Add1.IN17
Yi[5] => Add0.IN36
Yi[5] => Add2.IN36
Yi[5] => Add3.IN36
Yi[5] => Add1.IN16
Yi[6] => Add0.IN35
Yi[6] => Add2.IN35
Yi[6] => Add3.IN35
Yi[6] => Add1.IN15
Yi[7] => Add0.IN34
Yi[7] => Add2.IN34
Yi[7] => Add3.IN34
Yi[7] => Add1.IN14
Yi[8] => Add0.IN33
Yi[8] => Add2.IN33
Yi[8] => Add3.IN33
Yi[8] => Add1.IN13
Yi[9] => Add0.IN32
Yi[9] => Add2.IN32
Yi[9] => Add3.IN32
Yi[9] => Add1.IN12
Yi[10] => Add0.IN31
Yi[10] => Add2.IN31
Yi[10] => Add3.IN31
Yi[10] => Add1.IN11
Yi[11] => Add0.IN30
Yi[11] => Add2.IN30
Yi[11] => Add3.IN30
Yi[11] => Add1.IN10
Yi[12] => Add0.IN29
Yi[12] => Add2.IN29
Yi[12] => Add3.IN29
Yi[12] => Add1.IN9
Yi[13] => Add0.IN28
Yi[13] => Add2.IN28
Yi[13] => Add3.IN28
Yi[13] => Add1.IN8
Yi[14] => Add0.IN27
Yi[14] => Add2.IN27
Yi[14] => Add3.IN27
Yi[14] => Add1.IN7
Yi[15] => Add0.IN26
Yi[15] => Add2.IN26
Yi[15] => Add3.IN26
Yi[15] => Add1.IN6
Yi[16] => Add0.IN25
Yi[16] => Add2.IN25
Yi[16] => Add3.IN25
Yi[16] => Add1.IN5
Yi[17] => Add0.IN24
Yi[17] => Add2.IN24
Yi[17] => Add3.IN24
Yi[17] => Add1.IN4
Yi[18] => Add0.IN23
Yi[18] => Add2.IN23
Yi[18] => Add3.IN23
Yi[18] => Add1.IN3
Yi[19] => Add2.IN3
Yi[19] => Add3.IN21
Yi[19] => Add0.IN3
Yi[19] => Add0.IN4
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:3:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN3
Xi[0] => Add1.IN23
Xi[1] => Add0.IN2
Xi[1] => Add1.IN22
Xi[2] => Add2.IN23
Xi[2] => Add0.IN23
Xi[2] => Add1.IN40
Xi[2] => Add3.IN20
Xi[3] => Add2.IN22
Xi[3] => Add0.IN22
Xi[3] => Add1.IN39
Xi[3] => Add3.IN19
Xi[4] => Add2.IN21
Xi[4] => Add0.IN21
Xi[4] => Add1.IN38
Xi[4] => Add3.IN18
Xi[5] => Add2.IN20
Xi[5] => Add0.IN20
Xi[5] => Add1.IN37
Xi[5] => Add3.IN17
Xi[6] => Add2.IN19
Xi[6] => Add0.IN19
Xi[6] => Add1.IN36
Xi[6] => Add3.IN16
Xi[7] => Add2.IN18
Xi[7] => Add0.IN18
Xi[7] => Add1.IN35
Xi[7] => Add3.IN15
Xi[8] => Add2.IN17
Xi[8] => Add0.IN17
Xi[8] => Add1.IN34
Xi[8] => Add3.IN14
Xi[9] => Add2.IN16
Xi[9] => Add0.IN16
Xi[9] => Add1.IN33
Xi[9] => Add3.IN13
Xi[10] => Add2.IN15
Xi[10] => Add0.IN15
Xi[10] => Add1.IN32
Xi[10] => Add3.IN12
Xi[11] => Add2.IN14
Xi[11] => Add0.IN14
Xi[11] => Add1.IN31
Xi[11] => Add3.IN11
Xi[12] => Add2.IN13
Xi[12] => Add0.IN13
Xi[12] => Add1.IN30
Xi[12] => Add3.IN10
Xi[13] => Add2.IN12
Xi[13] => Add0.IN12
Xi[13] => Add1.IN29
Xi[13] => Add3.IN9
Xi[14] => Add2.IN11
Xi[14] => Add0.IN11
Xi[14] => Add1.IN28
Xi[14] => Add3.IN8
Xi[15] => Add2.IN10
Xi[15] => Add0.IN10
Xi[15] => Add1.IN27
Xi[15] => Add3.IN7
Xi[16] => Add2.IN9
Xi[16] => Add0.IN9
Xi[16] => Add1.IN26
Xi[16] => Add3.IN6
Xi[17] => Add2.IN8
Xi[17] => Add0.IN8
Xi[17] => Add1.IN25
Xi[17] => Add3.IN5
Xi[18] => Add2.IN7
Xi[18] => Add0.IN7
Xi[18] => Add1.IN24
Xi[18] => Add3.IN4
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Yi[0] => Add2.IN6
Yi[0] => Add3.IN23
Yi[1] => Add2.IN5
Yi[1] => Add3.IN22
Yi[2] => Add0.IN40
Yi[2] => Add2.IN40
Yi[2] => Add3.IN40
Yi[2] => Add1.IN20
Yi[3] => Add0.IN39
Yi[3] => Add2.IN39
Yi[3] => Add3.IN39
Yi[3] => Add1.IN19
Yi[4] => Add0.IN38
Yi[4] => Add2.IN38
Yi[4] => Add3.IN38
Yi[4] => Add1.IN18
Yi[5] => Add0.IN37
Yi[5] => Add2.IN37
Yi[5] => Add3.IN37
Yi[5] => Add1.IN17
Yi[6] => Add0.IN36
Yi[6] => Add2.IN36
Yi[6] => Add3.IN36
Yi[6] => Add1.IN16
Yi[7] => Add0.IN35
Yi[7] => Add2.IN35
Yi[7] => Add3.IN35
Yi[7] => Add1.IN15
Yi[8] => Add0.IN34
Yi[8] => Add2.IN34
Yi[8] => Add3.IN34
Yi[8] => Add1.IN14
Yi[9] => Add0.IN33
Yi[9] => Add2.IN33
Yi[9] => Add3.IN33
Yi[9] => Add1.IN13
Yi[10] => Add0.IN32
Yi[10] => Add2.IN32
Yi[10] => Add3.IN32
Yi[10] => Add1.IN12
Yi[11] => Add0.IN31
Yi[11] => Add2.IN31
Yi[11] => Add3.IN31
Yi[11] => Add1.IN11
Yi[12] => Add0.IN30
Yi[12] => Add2.IN30
Yi[12] => Add3.IN30
Yi[12] => Add1.IN10
Yi[13] => Add0.IN29
Yi[13] => Add2.IN29
Yi[13] => Add3.IN29
Yi[13] => Add1.IN9
Yi[14] => Add0.IN28
Yi[14] => Add2.IN28
Yi[14] => Add3.IN28
Yi[14] => Add1.IN8
Yi[15] => Add0.IN27
Yi[15] => Add2.IN27
Yi[15] => Add3.IN27
Yi[15] => Add1.IN7
Yi[16] => Add0.IN26
Yi[16] => Add2.IN26
Yi[16] => Add3.IN26
Yi[16] => Add1.IN6
Yi[17] => Add0.IN25
Yi[17] => Add2.IN25
Yi[17] => Add3.IN25
Yi[17] => Add1.IN5
Yi[18] => Add0.IN24
Yi[18] => Add2.IN24
Yi[18] => Add3.IN24
Yi[18] => Add1.IN4
Yi[19] => Add2.IN4
Yi[19] => Add3.IN21
Yi[19] => Add0.IN4
Yi[19] => Add0.IN5
Yi[19] => Add0.IN6
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:4:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN4
Xi[0] => Add1.IN24
Xi[1] => Add0.IN3
Xi[1] => Add1.IN23
Xi[2] => Add0.IN2
Xi[2] => Add1.IN22
Xi[3] => Add2.IN24
Xi[3] => Add0.IN24
Xi[3] => Add1.IN40
Xi[3] => Add3.IN20
Xi[4] => Add2.IN23
Xi[4] => Add0.IN23
Xi[4] => Add1.IN39
Xi[4] => Add3.IN19
Xi[5] => Add2.IN22
Xi[5] => Add0.IN22
Xi[5] => Add1.IN38
Xi[5] => Add3.IN18
Xi[6] => Add2.IN21
Xi[6] => Add0.IN21
Xi[6] => Add1.IN37
Xi[6] => Add3.IN17
Xi[7] => Add2.IN20
Xi[7] => Add0.IN20
Xi[7] => Add1.IN36
Xi[7] => Add3.IN16
Xi[8] => Add2.IN19
Xi[8] => Add0.IN19
Xi[8] => Add1.IN35
Xi[8] => Add3.IN15
Xi[9] => Add2.IN18
Xi[9] => Add0.IN18
Xi[9] => Add1.IN34
Xi[9] => Add3.IN14
Xi[10] => Add2.IN17
Xi[10] => Add0.IN17
Xi[10] => Add1.IN33
Xi[10] => Add3.IN13
Xi[11] => Add2.IN16
Xi[11] => Add0.IN16
Xi[11] => Add1.IN32
Xi[11] => Add3.IN12
Xi[12] => Add2.IN15
Xi[12] => Add0.IN15
Xi[12] => Add1.IN31
Xi[12] => Add3.IN11
Xi[13] => Add2.IN14
Xi[13] => Add0.IN14
Xi[13] => Add1.IN30
Xi[13] => Add3.IN10
Xi[14] => Add2.IN13
Xi[14] => Add0.IN13
Xi[14] => Add1.IN29
Xi[14] => Add3.IN9
Xi[15] => Add2.IN12
Xi[15] => Add0.IN12
Xi[15] => Add1.IN28
Xi[15] => Add3.IN8
Xi[16] => Add2.IN11
Xi[16] => Add0.IN11
Xi[16] => Add1.IN27
Xi[16] => Add3.IN7
Xi[17] => Add2.IN10
Xi[17] => Add0.IN10
Xi[17] => Add1.IN26
Xi[17] => Add3.IN6
Xi[18] => Add2.IN9
Xi[18] => Add0.IN9
Xi[18] => Add1.IN25
Xi[18] => Add3.IN5
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Yi[0] => Add2.IN8
Yi[0] => Add3.IN24
Yi[1] => Add2.IN7
Yi[1] => Add3.IN23
Yi[2] => Add2.IN6
Yi[2] => Add3.IN22
Yi[3] => Add0.IN40
Yi[3] => Add2.IN40
Yi[3] => Add3.IN40
Yi[3] => Add1.IN20
Yi[4] => Add0.IN39
Yi[4] => Add2.IN39
Yi[4] => Add3.IN39
Yi[4] => Add1.IN19
Yi[5] => Add0.IN38
Yi[5] => Add2.IN38
Yi[5] => Add3.IN38
Yi[5] => Add1.IN18
Yi[6] => Add0.IN37
Yi[6] => Add2.IN37
Yi[6] => Add3.IN37
Yi[6] => Add1.IN17
Yi[7] => Add0.IN36
Yi[7] => Add2.IN36
Yi[7] => Add3.IN36
Yi[7] => Add1.IN16
Yi[8] => Add0.IN35
Yi[8] => Add2.IN35
Yi[8] => Add3.IN35
Yi[8] => Add1.IN15
Yi[9] => Add0.IN34
Yi[9] => Add2.IN34
Yi[9] => Add3.IN34
Yi[9] => Add1.IN14
Yi[10] => Add0.IN33
Yi[10] => Add2.IN33
Yi[10] => Add3.IN33
Yi[10] => Add1.IN13
Yi[11] => Add0.IN32
Yi[11] => Add2.IN32
Yi[11] => Add3.IN32
Yi[11] => Add1.IN12
Yi[12] => Add0.IN31
Yi[12] => Add2.IN31
Yi[12] => Add3.IN31
Yi[12] => Add1.IN11
Yi[13] => Add0.IN30
Yi[13] => Add2.IN30
Yi[13] => Add3.IN30
Yi[13] => Add1.IN10
Yi[14] => Add0.IN29
Yi[14] => Add2.IN29
Yi[14] => Add3.IN29
Yi[14] => Add1.IN9
Yi[15] => Add0.IN28
Yi[15] => Add2.IN28
Yi[15] => Add3.IN28
Yi[15] => Add1.IN8
Yi[16] => Add0.IN27
Yi[16] => Add2.IN27
Yi[16] => Add3.IN27
Yi[16] => Add1.IN7
Yi[17] => Add0.IN26
Yi[17] => Add2.IN26
Yi[17] => Add3.IN26
Yi[17] => Add1.IN6
Yi[18] => Add0.IN25
Yi[18] => Add2.IN25
Yi[18] => Add3.IN25
Yi[18] => Add1.IN5
Yi[19] => Add2.IN5
Yi[19] => Add3.IN21
Yi[19] => Add0.IN5
Yi[19] => Add0.IN6
Yi[19] => Add0.IN7
Yi[19] => Add0.IN8
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:5:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN5
Xi[0] => Add1.IN25
Xi[1] => Add0.IN4
Xi[1] => Add1.IN24
Xi[2] => Add0.IN3
Xi[2] => Add1.IN23
Xi[3] => Add0.IN2
Xi[3] => Add1.IN22
Xi[4] => Add2.IN25
Xi[4] => Add0.IN25
Xi[4] => Add1.IN40
Xi[4] => Add3.IN20
Xi[5] => Add2.IN24
Xi[5] => Add0.IN24
Xi[5] => Add1.IN39
Xi[5] => Add3.IN19
Xi[6] => Add2.IN23
Xi[6] => Add0.IN23
Xi[6] => Add1.IN38
Xi[6] => Add3.IN18
Xi[7] => Add2.IN22
Xi[7] => Add0.IN22
Xi[7] => Add1.IN37
Xi[7] => Add3.IN17
Xi[8] => Add2.IN21
Xi[8] => Add0.IN21
Xi[8] => Add1.IN36
Xi[8] => Add3.IN16
Xi[9] => Add2.IN20
Xi[9] => Add0.IN20
Xi[9] => Add1.IN35
Xi[9] => Add3.IN15
Xi[10] => Add2.IN19
Xi[10] => Add0.IN19
Xi[10] => Add1.IN34
Xi[10] => Add3.IN14
Xi[11] => Add2.IN18
Xi[11] => Add0.IN18
Xi[11] => Add1.IN33
Xi[11] => Add3.IN13
Xi[12] => Add2.IN17
Xi[12] => Add0.IN17
Xi[12] => Add1.IN32
Xi[12] => Add3.IN12
Xi[13] => Add2.IN16
Xi[13] => Add0.IN16
Xi[13] => Add1.IN31
Xi[13] => Add3.IN11
Xi[14] => Add2.IN15
Xi[14] => Add0.IN15
Xi[14] => Add1.IN30
Xi[14] => Add3.IN10
Xi[15] => Add2.IN14
Xi[15] => Add0.IN14
Xi[15] => Add1.IN29
Xi[15] => Add3.IN9
Xi[16] => Add2.IN13
Xi[16] => Add0.IN13
Xi[16] => Add1.IN28
Xi[16] => Add3.IN8
Xi[17] => Add2.IN12
Xi[17] => Add0.IN12
Xi[17] => Add1.IN27
Xi[17] => Add3.IN7
Xi[18] => Add2.IN11
Xi[18] => Add0.IN11
Xi[18] => Add1.IN26
Xi[18] => Add3.IN6
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Yi[0] => Add2.IN10
Yi[0] => Add3.IN25
Yi[1] => Add2.IN9
Yi[1] => Add3.IN24
Yi[2] => Add2.IN8
Yi[2] => Add3.IN23
Yi[3] => Add2.IN7
Yi[3] => Add3.IN22
Yi[4] => Add0.IN40
Yi[4] => Add2.IN40
Yi[4] => Add3.IN40
Yi[4] => Add1.IN20
Yi[5] => Add0.IN39
Yi[5] => Add2.IN39
Yi[5] => Add3.IN39
Yi[5] => Add1.IN19
Yi[6] => Add0.IN38
Yi[6] => Add2.IN38
Yi[6] => Add3.IN38
Yi[6] => Add1.IN18
Yi[7] => Add0.IN37
Yi[7] => Add2.IN37
Yi[7] => Add3.IN37
Yi[7] => Add1.IN17
Yi[8] => Add0.IN36
Yi[8] => Add2.IN36
Yi[8] => Add3.IN36
Yi[8] => Add1.IN16
Yi[9] => Add0.IN35
Yi[9] => Add2.IN35
Yi[9] => Add3.IN35
Yi[9] => Add1.IN15
Yi[10] => Add0.IN34
Yi[10] => Add2.IN34
Yi[10] => Add3.IN34
Yi[10] => Add1.IN14
Yi[11] => Add0.IN33
Yi[11] => Add2.IN33
Yi[11] => Add3.IN33
Yi[11] => Add1.IN13
Yi[12] => Add0.IN32
Yi[12] => Add2.IN32
Yi[12] => Add3.IN32
Yi[12] => Add1.IN12
Yi[13] => Add0.IN31
Yi[13] => Add2.IN31
Yi[13] => Add3.IN31
Yi[13] => Add1.IN11
Yi[14] => Add0.IN30
Yi[14] => Add2.IN30
Yi[14] => Add3.IN30
Yi[14] => Add1.IN10
Yi[15] => Add0.IN29
Yi[15] => Add2.IN29
Yi[15] => Add3.IN29
Yi[15] => Add1.IN9
Yi[16] => Add0.IN28
Yi[16] => Add2.IN28
Yi[16] => Add3.IN28
Yi[16] => Add1.IN8
Yi[17] => Add0.IN27
Yi[17] => Add2.IN27
Yi[17] => Add3.IN27
Yi[17] => Add1.IN7
Yi[18] => Add0.IN26
Yi[18] => Add2.IN26
Yi[18] => Add3.IN26
Yi[18] => Add1.IN6
Yi[19] => Add2.IN6
Yi[19] => Add3.IN21
Yi[19] => Add0.IN6
Yi[19] => Add0.IN7
Yi[19] => Add0.IN8
Yi[19] => Add0.IN9
Yi[19] => Add0.IN10
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Yi[19] => Add1.IN5
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:6:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN6
Xi[0] => Add1.IN26
Xi[1] => Add0.IN5
Xi[1] => Add1.IN25
Xi[2] => Add0.IN4
Xi[2] => Add1.IN24
Xi[3] => Add0.IN3
Xi[3] => Add1.IN23
Xi[4] => Add0.IN2
Xi[4] => Add1.IN22
Xi[5] => Add2.IN26
Xi[5] => Add0.IN26
Xi[5] => Add1.IN40
Xi[5] => Add3.IN20
Xi[6] => Add2.IN25
Xi[6] => Add0.IN25
Xi[6] => Add1.IN39
Xi[6] => Add3.IN19
Xi[7] => Add2.IN24
Xi[7] => Add0.IN24
Xi[7] => Add1.IN38
Xi[7] => Add3.IN18
Xi[8] => Add2.IN23
Xi[8] => Add0.IN23
Xi[8] => Add1.IN37
Xi[8] => Add3.IN17
Xi[9] => Add2.IN22
Xi[9] => Add0.IN22
Xi[9] => Add1.IN36
Xi[9] => Add3.IN16
Xi[10] => Add2.IN21
Xi[10] => Add0.IN21
Xi[10] => Add1.IN35
Xi[10] => Add3.IN15
Xi[11] => Add2.IN20
Xi[11] => Add0.IN20
Xi[11] => Add1.IN34
Xi[11] => Add3.IN14
Xi[12] => Add2.IN19
Xi[12] => Add0.IN19
Xi[12] => Add1.IN33
Xi[12] => Add3.IN13
Xi[13] => Add2.IN18
Xi[13] => Add0.IN18
Xi[13] => Add1.IN32
Xi[13] => Add3.IN12
Xi[14] => Add2.IN17
Xi[14] => Add0.IN17
Xi[14] => Add1.IN31
Xi[14] => Add3.IN11
Xi[15] => Add2.IN16
Xi[15] => Add0.IN16
Xi[15] => Add1.IN30
Xi[15] => Add3.IN10
Xi[16] => Add2.IN15
Xi[16] => Add0.IN15
Xi[16] => Add1.IN29
Xi[16] => Add3.IN9
Xi[17] => Add2.IN14
Xi[17] => Add0.IN14
Xi[17] => Add1.IN28
Xi[17] => Add3.IN8
Xi[18] => Add2.IN13
Xi[18] => Add0.IN13
Xi[18] => Add1.IN27
Xi[18] => Add3.IN7
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Yi[0] => Add2.IN12
Yi[0] => Add3.IN26
Yi[1] => Add2.IN11
Yi[1] => Add3.IN25
Yi[2] => Add2.IN10
Yi[2] => Add3.IN24
Yi[3] => Add2.IN9
Yi[3] => Add3.IN23
Yi[4] => Add2.IN8
Yi[4] => Add3.IN22
Yi[5] => Add0.IN40
Yi[5] => Add2.IN40
Yi[5] => Add3.IN40
Yi[5] => Add1.IN20
Yi[6] => Add0.IN39
Yi[6] => Add2.IN39
Yi[6] => Add3.IN39
Yi[6] => Add1.IN19
Yi[7] => Add0.IN38
Yi[7] => Add2.IN38
Yi[7] => Add3.IN38
Yi[7] => Add1.IN18
Yi[8] => Add0.IN37
Yi[8] => Add2.IN37
Yi[8] => Add3.IN37
Yi[8] => Add1.IN17
Yi[9] => Add0.IN36
Yi[9] => Add2.IN36
Yi[9] => Add3.IN36
Yi[9] => Add1.IN16
Yi[10] => Add0.IN35
Yi[10] => Add2.IN35
Yi[10] => Add3.IN35
Yi[10] => Add1.IN15
Yi[11] => Add0.IN34
Yi[11] => Add2.IN34
Yi[11] => Add3.IN34
Yi[11] => Add1.IN14
Yi[12] => Add0.IN33
Yi[12] => Add2.IN33
Yi[12] => Add3.IN33
Yi[12] => Add1.IN13
Yi[13] => Add0.IN32
Yi[13] => Add2.IN32
Yi[13] => Add3.IN32
Yi[13] => Add1.IN12
Yi[14] => Add0.IN31
Yi[14] => Add2.IN31
Yi[14] => Add3.IN31
Yi[14] => Add1.IN11
Yi[15] => Add0.IN30
Yi[15] => Add2.IN30
Yi[15] => Add3.IN30
Yi[15] => Add1.IN10
Yi[16] => Add0.IN29
Yi[16] => Add2.IN29
Yi[16] => Add3.IN29
Yi[16] => Add1.IN9
Yi[17] => Add0.IN28
Yi[17] => Add2.IN28
Yi[17] => Add3.IN28
Yi[17] => Add1.IN8
Yi[18] => Add0.IN27
Yi[18] => Add2.IN27
Yi[18] => Add3.IN27
Yi[18] => Add1.IN7
Yi[19] => Add2.IN7
Yi[19] => Add3.IN21
Yi[19] => Add0.IN7
Yi[19] => Add0.IN8
Yi[19] => Add0.IN9
Yi[19] => Add0.IN10
Yi[19] => Add0.IN11
Yi[19] => Add0.IN12
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Yi[19] => Add1.IN5
Yi[19] => Add1.IN6
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:7:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN7
Xi[0] => Add1.IN27
Xi[1] => Add0.IN6
Xi[1] => Add1.IN26
Xi[2] => Add0.IN5
Xi[2] => Add1.IN25
Xi[3] => Add0.IN4
Xi[3] => Add1.IN24
Xi[4] => Add0.IN3
Xi[4] => Add1.IN23
Xi[5] => Add0.IN2
Xi[5] => Add1.IN22
Xi[6] => Add2.IN27
Xi[6] => Add0.IN27
Xi[6] => Add1.IN40
Xi[6] => Add3.IN20
Xi[7] => Add2.IN26
Xi[7] => Add0.IN26
Xi[7] => Add1.IN39
Xi[7] => Add3.IN19
Xi[8] => Add2.IN25
Xi[8] => Add0.IN25
Xi[8] => Add1.IN38
Xi[8] => Add3.IN18
Xi[9] => Add2.IN24
Xi[9] => Add0.IN24
Xi[9] => Add1.IN37
Xi[9] => Add3.IN17
Xi[10] => Add2.IN23
Xi[10] => Add0.IN23
Xi[10] => Add1.IN36
Xi[10] => Add3.IN16
Xi[11] => Add2.IN22
Xi[11] => Add0.IN22
Xi[11] => Add1.IN35
Xi[11] => Add3.IN15
Xi[12] => Add2.IN21
Xi[12] => Add0.IN21
Xi[12] => Add1.IN34
Xi[12] => Add3.IN14
Xi[13] => Add2.IN20
Xi[13] => Add0.IN20
Xi[13] => Add1.IN33
Xi[13] => Add3.IN13
Xi[14] => Add2.IN19
Xi[14] => Add0.IN19
Xi[14] => Add1.IN32
Xi[14] => Add3.IN12
Xi[15] => Add2.IN18
Xi[15] => Add0.IN18
Xi[15] => Add1.IN31
Xi[15] => Add3.IN11
Xi[16] => Add2.IN17
Xi[16] => Add0.IN17
Xi[16] => Add1.IN30
Xi[16] => Add3.IN10
Xi[17] => Add2.IN16
Xi[17] => Add0.IN16
Xi[17] => Add1.IN29
Xi[17] => Add3.IN9
Xi[18] => Add2.IN15
Xi[18] => Add0.IN15
Xi[18] => Add1.IN28
Xi[18] => Add3.IN8
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Yi[0] => Add2.IN14
Yi[0] => Add3.IN27
Yi[1] => Add2.IN13
Yi[1] => Add3.IN26
Yi[2] => Add2.IN12
Yi[2] => Add3.IN25
Yi[3] => Add2.IN11
Yi[3] => Add3.IN24
Yi[4] => Add2.IN10
Yi[4] => Add3.IN23
Yi[5] => Add2.IN9
Yi[5] => Add3.IN22
Yi[6] => Add0.IN40
Yi[6] => Add2.IN40
Yi[6] => Add3.IN40
Yi[6] => Add1.IN20
Yi[7] => Add0.IN39
Yi[7] => Add2.IN39
Yi[7] => Add3.IN39
Yi[7] => Add1.IN19
Yi[8] => Add0.IN38
Yi[8] => Add2.IN38
Yi[8] => Add3.IN38
Yi[8] => Add1.IN18
Yi[9] => Add0.IN37
Yi[9] => Add2.IN37
Yi[9] => Add3.IN37
Yi[9] => Add1.IN17
Yi[10] => Add0.IN36
Yi[10] => Add2.IN36
Yi[10] => Add3.IN36
Yi[10] => Add1.IN16
Yi[11] => Add0.IN35
Yi[11] => Add2.IN35
Yi[11] => Add3.IN35
Yi[11] => Add1.IN15
Yi[12] => Add0.IN34
Yi[12] => Add2.IN34
Yi[12] => Add3.IN34
Yi[12] => Add1.IN14
Yi[13] => Add0.IN33
Yi[13] => Add2.IN33
Yi[13] => Add3.IN33
Yi[13] => Add1.IN13
Yi[14] => Add0.IN32
Yi[14] => Add2.IN32
Yi[14] => Add3.IN32
Yi[14] => Add1.IN12
Yi[15] => Add0.IN31
Yi[15] => Add2.IN31
Yi[15] => Add3.IN31
Yi[15] => Add1.IN11
Yi[16] => Add0.IN30
Yi[16] => Add2.IN30
Yi[16] => Add3.IN30
Yi[16] => Add1.IN10
Yi[17] => Add0.IN29
Yi[17] => Add2.IN29
Yi[17] => Add3.IN29
Yi[17] => Add1.IN9
Yi[18] => Add0.IN28
Yi[18] => Add2.IN28
Yi[18] => Add3.IN28
Yi[18] => Add1.IN8
Yi[19] => Add2.IN8
Yi[19] => Add3.IN21
Yi[19] => Add0.IN8
Yi[19] => Add0.IN9
Yi[19] => Add0.IN10
Yi[19] => Add0.IN11
Yi[19] => Add0.IN12
Yi[19] => Add0.IN13
Yi[19] => Add0.IN14
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Yi[19] => Add1.IN5
Yi[19] => Add1.IN6
Yi[19] => Add1.IN7
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|mulfactor:amulfactor|sc_corproc:u1|p2r_cordic:u1|p2r_CordicPipe:\gen_pipe:8:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN8
Xi[0] => Add1.IN28
Xi[1] => Add0.IN7
Xi[1] => Add1.IN27
Xi[2] => Add0.IN6
Xi[2] => Add1.IN26
Xi[3] => Add0.IN5
Xi[3] => Add1.IN25
Xi[4] => Add0.IN4
Xi[4] => Add1.IN24
Xi[5] => Add0.IN3
Xi[5] => Add1.IN23
Xi[6] => Add0.IN2
Xi[6] => Add1.IN22
Xi[7] => Add2.IN28
Xi[7] => Add0.IN28
Xi[7] => Add1.IN40
Xi[7] => Add3.IN20
Xi[8] => Add2.IN27
Xi[8] => Add0.IN27
Xi[8] => Add1.IN39
Xi[8] => Add3.IN19
Xi[9] => Add2.IN26
Xi[9] => Add0.IN26
Xi[9] => Add1.IN38
Xi[9] => Add3.IN18
Xi[10] => Add2.IN25
Xi[10] => Add0.IN25
Xi[10] => Add1.IN37
Xi[10] => Add3.IN17
Xi[11] => Add2.IN24
Xi[11] => Add0.IN24
Xi[11] => Add1.IN36
Xi[11] => Add3.IN16
Xi[12] => Add2.IN23
Xi[12] => Add0.IN23
Xi[12] => Add1.IN35
Xi[12] => Add3.IN15
Xi[13] => Add2.IN22
Xi[13] => Add0.IN22
Xi[13] => Add1.IN34
Xi[13] => Add3.IN14
Xi[14] => Add2.IN21
Xi[14] => Add0.IN21
Xi[14] => Add1.IN33
Xi[14] => Add3.IN13
Xi[15] => Add2.IN20
Xi[15] => Add0.IN20
Xi[15] => Add1.IN32
Xi[15] => Add3.IN12
Xi[16] => Add2.IN19
Xi[16] => Add0.IN19
Xi[16] => Add1.IN31
Xi[16] => Add3.IN11
Xi[17] => Add2.IN18
Xi[17] => Add0.IN18
Xi[17] => Add1.IN30
Xi[17] => Add3.IN10
Xi[18] => Add2.IN17
Xi[18] => Add0.IN17
Xi[18] => Add1.IN29
Xi[18] => Add3.IN9
Xi[19] => Add0.IN1
Xi[19] => Add1.IN21
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Yi[0] => Add2.IN16
Yi[0] => Add3.IN28
Yi[1] => Add2.IN15
Yi[1] => Add3.IN27
Yi[2] => Add2.IN14
Yi[2] => Add3.IN26
Yi[3] => Add2.IN13
Yi[3] => Add3.IN25
Yi[4] => Add2.IN12
Yi[4] => Add3.IN24
Yi[5] => Add2.IN11
Yi[5] => Add3.IN23
Yi[6] => Add2.IN10
Yi[6] => Add3.IN22
Yi[7] => Add0.IN40
Yi[7] => Add2.IN40
Yi[7] => Add3.IN40
Yi[7] => Add1.IN20
Yi[8] => Add0.IN39
Yi[8] => Add2.IN39
Yi[8] => Add3.IN39
Yi[8] => Add1.IN19
Yi[9] => Add0.IN38
Yi[9] => Add2.IN38
Yi[9] => Add3.IN38
Yi[9] => Add1.IN18
Yi[10] => Add0.IN37
Yi[10] => Add2.IN37
Yi[10] => Add3.IN37
Yi[10] => Add1.IN17
Yi[11] => Add0.IN36
Yi[11] => Add2.IN36
Yi[11] => Add3.IN36
Yi[11] => Add1.IN16
Yi[12] => Add0.IN35
Yi[12] => Add2.IN35
Yi[12] => Add3.IN35
Yi[12] => Add1.IN15
Yi[13] => Add0.IN34
Yi[13] => Add2.IN34
Yi[13] => Add3.IN34
Yi[13] => Add1.IN14
Yi[14] => Add0.IN33
Yi[14] => Add2.IN33
Yi[14] => Add3.IN33
Yi[14] => Add1.IN13
Yi[15] => Add0.IN32
Yi[15] => Add2.IN32
Yi[15] => Add3.IN32
Yi[15] => Add1.IN12
Yi[16] => Add0.IN31
Yi[16] => Add2.IN31
Yi[16] => Add3.IN31
Yi[16] => Add1.IN11
Yi[17] => Add0.IN30
Yi[17] => Add2.IN30
Yi[17] => Add3.IN30
Yi[17] => Add1.IN10
Yi[18] => Add0.IN29
Yi[18] => Add2.IN29
Yi[18] => Add3.IN29
Yi[18] => Add1.IN9
Yi[19] => Add2.IN9
Yi[19] => Add3.IN21
Yi[19] => Add0.IN9
Yi[19] => Add0.IN10
Yi[19] => Add0.IN11
Yi[19] => Add0.IN12
Yi[19] => Add0.IN13
Yi[19] => Add0.IN14
Yi[19] => Add0.IN15
Yi[19] => Add0.IN16
Yi[19] => Add1.IN1
Yi[19] => Add1.IN2
Yi[19] => Add1.IN3
Yi[19] => Add1.IN4
Yi[19] => Add1.IN5
Yi[19] => Add1.IN6
Yi[19] => Add1.IN7
Yi[19] => Add1.IN8
Zi[0] => Add4.IN39
Zi[0] => Add5.IN39
Zi[1] => Add4.IN38
Zi[1] => Add5.IN38
Zi[2] => Add4.IN37
Zi[2] => Add5.IN37
Zi[3] => Add4.IN36
Zi[3] => Add5.IN36
Zi[4] => Add4.IN35
Zi[4] => Add5.IN35
Zi[5] => Add4.IN34
Zi[5] => Add5.IN34
Zi[6] => Add4.IN33
Zi[6] => Add5.IN33
Zi[7] => Add4.IN32
Zi[7] => Add5.IN32
Zi[8] => Add4.IN31
Zi[8] => Add5.IN31
Zi[9] => Add4.IN30
Zi[9] => Add5.IN30
Zi[10] => Add4.IN29
Zi[10] => Add5.IN29
Zi[11] => Add4.IN28
Zi[11] => Add5.IN28
Zi[12] => Add4.IN27
Zi[12] => Add5.IN27
Zi[13] => Add4.IN26
Zi[13] => Add5.IN26
Zi[14] => Add4.IN25
Zi[14] => Add5.IN25
Zi[15] => Add4.IN24
Zi[15] => Add5.IN24
Zi[16] => Add4.IN23
Zi[16] => Add5.IN23
Zi[17] => Add4.IN22
Zi[17] => Add5.IN22
Zi[18] => Add4.IN21
Zi[18] => Add5.IN21
Zi[19] => Xresult[19].OUTPUTSELECT
Zi[19] => Xresult[18].OUTPUTSELECT
Zi[19] => Xresult[17].OUTPUTSELECT
Zi[19] => Xresult[16].OUTPUTSELECT
Zi[19] => Xresult[15].OUTPUTSELECT
Zi[19] => Xresult[14].OUTPUTSELECT
Zi[19] => Xresult[13].OUTPUTSELECT
Zi[19] => Xresult[12].OUTPUTSELECT
Zi[19] => Xresult[11].OUTPUTSELECT
Zi[19] => Xresult[10].OUTPUTSELECT
Zi[19] => Xresult[9].OUTPUTSELECT
Zi[19] => Xresult[8].OUTPUTSELECT
Zi[19] => Xresult[7].OUTPUTSELECT
Zi[19] => Xresult[6].OUTPUTSELECT
Zi[19] => Xresult[5].OUTPUTSELECT
Zi[19] => Xresult[4].OUTPUTSELECT
Zi[19] => Xresult[3].OUTPUTSELECT
Zi[19] => Xresult[2].OUTPUTSELECT
Zi[19] => Xresult[1].OUTPUTSELECT
Zi[19] => Xresult[0].OUTPUTSELECT
Zi[19] => Zresult[19].OUTPUTSELECT
Zi[19] => Zresult[18].OUTPUTSELECT
Zi[19] => Zresult[17].OUTPUTSELECT
Zi[19] => Zresult[16].OUTPUTSELECT
Zi[19] => Zresult[15].OUTPUTSELECT
Zi[19] => Zresult[14].OUTPUTSELECT
Zi[19] => Zresult[13].OUTPUTSELECT
Zi[19] => Zresult[12].OUTPUTSELECT
Zi[19] => Zresult[11].OUTPUTSELECT
Zi[19] => Zresult[10].OUTPUTSELECT
Zi[19] => Zresult[9].OUTPUTSELECT
Zi[19] => Zresult[8].OUTPUTSELECT
Zi[19] => Zresult[7].OUTPUTSELECT
Zi[19] => Zresult[6].OUTPUTSELECT
Zi[19] => Zresult[5].OUTPUTSELECT
Zi[19] => Zresult[4].OUTPUTSELECT
Zi[19] => Zresult[3].OUTPUTSELECT
Zi[19] => Zresult[2].OUTPUTSELECT
Zi[19] => Zresult[1].OUTPUTSELECT
Zi[19] => Zresult[0].OUTPUTSELECT
Zi[19] => Add4.IN40
Zi[19] => Add5.IN40
Zi[19] => Yresult[19].OUTPUTSELECT
Zi[19] => Yresult[18].OUTPUTSELECT
Zi[19] => Yresult[17].OUTPUTSELECT
Zi[19] => Yresult[16].OUTPUTSELECT
Zi[19] => Yresult[15].OUTPUTSELECT
Zi[19] => Yresult[14].OUTPUTSELECT
Zi[19] => Yresult[13].OUTPUTSELECT
Zi[19] => Yresult[12].OUTPUTSELECT
Zi[19] => Yresult[11].OUTPUTSELECT
Zi[19] => Yresult[10].OUTPUTSELECT
Zi[19] => Yresult[9].OUTPUTSELECT
Zi[19] => Yresult[8].OUTPUTSELECT
Zi[19] => Yresult[7].OUTPUTSELECT
Zi[19] => Yresult[6].OUTPUTSELECT
Zi[19] => Yresult[5].OUTPUTSELECT
Zi[19] => Yresult[4].OUTPUTSELECT
Zi[19] => Yresult[3].OUTPUTSELECT
Zi[19] => Yresult[2].OUTPUTSELECT
Zi[19] => Yresult[1].OUTPUTSELECT
Zi[19] => Yresult[0].OUTPUTSELECT
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|rofactor:arofactor
clk => iinc[0].CLK
clk => iinc[1].CLK
clk => iinc[2].CLK
clk => iinc[3].CLK
clk => iinc[4].CLK
clk => iinc[5].CLK
clk => phase[0].CLK
clk => phase[1].CLK
clk => phase[2].CLK
clk => phase[3].CLK
clk => phase[4].CLK
clk => phase[5].CLK
clk => mask[0].CLK
clk => mask[1].CLK
clk => mask[2].CLK
clk => mask[3].CLK
clk => mask[4].CLK
clk => mask[5].CLK
clk => inc[0].CLK
clk => inc[1].CLK
clk => inc[2].CLK
clk => inc[3].CLK
clk => inc[4].CLK
clk => inc[5].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
rst => iinc[0].ACLR
rst => iinc[1].ACLR
rst => iinc[2].ACLR
rst => iinc[3].ACLR
rst => iinc[4].ACLR
rst => iinc[5].ACLR
rst => phase[0].ACLR
rst => phase[1].ACLR
rst => phase[2].ACLR
rst => phase[3].ACLR
rst => phase[4].ACLR
rst => phase[5].ACLR
rst => mask[0].ACLR
rst => mask[1].ACLR
rst => mask[2].ACLR
rst => mask[3].ACLR
rst => mask[4].ACLR
rst => mask[5].ACLR
rst => inc[0].ACLR
rst => inc[1].ACLR
rst => inc[2].ACLR
rst => inc[3].ACLR
rst => inc[4].ACLR
rst => inc[5].ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => mask.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => inc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => iinc.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
start => phase.OUTPUTSELECT
invert => inc.DATAB
invert => inc.DATAB
invert => inc.DATAB
invert => inc.DATAB
invert => inc.DATAB
angle[0] <= phase[0].DB_MAX_OUTPUT_PORT_TYPE
angle[1] <= phase[1].DB_MAX_OUTPUT_PORT_TYPE
angle[2] <= phase[2].DB_MAX_OUTPUT_PORT_TYPE
angle[3] <= phase[3].DB_MAX_OUTPUT_PORT_TYPE
angle[4] <= phase[4].DB_MAX_OUTPUT_PORT_TYPE
angle[5] <= phase[5].DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Rlimit
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
D[0] => ~NO_FANOUT~
D[1] => Add0.IN28
D[2] => Add0.IN27
D[3] => Add0.IN26
D[4] => Add0.IN25
D[5] => Add0.IN24
D[6] => Add0.IN23
D[7] => Add0.IN22
D[8] => Add0.IN21
D[9] => Add0.IN20
D[10] => Add0.IN19
D[11] => Add0.IN18
D[12] => Add0.IN17
D[13] => Add0.IN16
D[14] => Add0.IN15
D[15] => Add0.IN14
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|ofdm:ofdm_1|cfft:cfft_1|div4limit:Ilimit
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
D[0] => ~NO_FANOUT~
D[1] => Add0.IN28
D[2] => Add0.IN27
D[3] => Add0.IN26
D[4] => Add0.IN25
D[5] => Add0.IN24
D[6] => Add0.IN23
D[7] => Add0.IN22
D[8] => Add0.IN21
D[9] => Add0.IN20
D[10] => Add0.IN19
D[11] => Add0.IN18
D[12] => Add0.IN17
D[13] => Add0.IN16
D[14] => Add0.IN15
D[15] => Add0.IN14
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|electraudio_modem|rxmodem:rxmodem_1|output:output_1
clk => txserial~reg0.CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => st~1.DATAIN
rst => txserial~reg0.PRESET
rst => addr[0].PRESET
rst => addr[1].ACLR
rst => addr[2].ACLR
rst => addr[3].ACLR
rst => addr[4].ACLR
rst => addr[5].ACLR
rst => st~3.DATAIN
Iout[0] => ~NO_FANOUT~
Iout[1] => ~NO_FANOUT~
Iout[2] => ~NO_FANOUT~
Iout[3] => ~NO_FANOUT~
Iout[4] => ~NO_FANOUT~
Iout[5] => ~NO_FANOUT~
Iout[6] => ~NO_FANOUT~
Iout[7] => ~NO_FANOUT~
Iout[8] => ~NO_FANOUT~
Iout[9] => ~NO_FANOUT~
Iout[10] => ~NO_FANOUT~
Iout[11] => ~NO_FANOUT~
Iout[12] => ~NO_FANOUT~
Iout[13] => Selector0.IN3
Qout[0] => ~NO_FANOUT~
Qout[1] => ~NO_FANOUT~
Qout[2] => ~NO_FANOUT~
Qout[3] => ~NO_FANOUT~
Qout[4] => ~NO_FANOUT~
Qout[5] => ~NO_FANOUT~
Qout[6] => ~NO_FANOUT~
Qout[7] => ~NO_FANOUT~
Qout[8] => ~NO_FANOUT~
Qout[9] => ~NO_FANOUT~
Qout[10] => ~NO_FANOUT~
Qout[11] => ~NO_FANOUT~
Qout[12] => ~NO_FANOUT~
Qout[13] => Selector0.IN4
Output_enable => Selector7.IN3
Output_enable => st.DATAB
addrout_out[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
addrout_out[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addrout_out[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addrout_out[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addrout_out[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addrout_out[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
txserial <= txserial~reg0.DB_MAX_OUTPUT_PORT_TYPE


