==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 0.63ns.
@I [HLS-10] Setting target device to 'xc7z045ffg900-2'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
