#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 11 23:37:22 2025
# Process ID         : 32772
# Current directory  : C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.runs/synth_1
# Command line       : vivado.exe -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file           : C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.runs/synth_1/datapath.vds
# Journal file       : C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.runs/synth_1\vivado.jou
# Running On         : Rachaels_envy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1195G7 @ 2.90GHz
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8323 MB
# Swap memory        : 17179 MB
# Total Virtual      : 25503 MB
# Available Virtual  : 10936 MB
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/utils_1/imports/synth_1/datapath.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/utils_1/imports/synth_1/datapath.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top datapath -part xa7z020clg484-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z020'
INFO: [Device 21-403] Loading part xa7z020clg484-1I
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.344 ; gain = 469.473
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'regrt', assumed default net type 'wire' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:84]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-3848] Net wwreg in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:36]
WARNING: [Synth 8-3848] Net wm2reg in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:37]
WARNING: [Synth 8-3848] Net wdestReg in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:38]
WARNING: [Synth 8-3848] Net wr in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:39]
WARNING: [Synth 8-3848] Net wdo in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:40]
WARNING: [Synth 8-3848] Net mwreg in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:41]
WARNING: [Synth 8-3848] Net mm2reg in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:42]
WARNING: [Synth 8-3848] Net mwmem in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:43]
WARNING: [Synth 8-3848] Net mdestReg in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:44]
WARNING: [Synth 8-3848] Net mr in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:45]
WARNING: [Synth 8-3848] Net mqb in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:46]
WARNING: [Synth 8-3848] Net mdo in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:47]
WARNING: [Synth 8-3848] Net b in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:48]
WARNING: [Synth 8-3848] Net r in module/entity datapath does not have driver. [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/datapath.v:49]
WARNING: [Synth 8-7129] Port pc[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port wwreg in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wm2reg in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdestReg[4] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdestReg[3] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdestReg[2] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdestReg[1] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdestReg[0] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[31] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[30] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[29] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[28] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[27] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[26] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[25] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[24] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[23] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[22] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[21] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[20] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[19] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[18] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[17] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[16] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[15] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[14] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[13] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[12] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[11] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[10] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[9] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[8] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[7] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[6] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[5] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[4] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[3] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[2] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[1] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr[0] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[31] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[30] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[29] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[28] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[27] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[26] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[25] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[24] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[23] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[22] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[21] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[20] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[19] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[18] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[17] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[16] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[15] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[14] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[13] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[12] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[11] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[10] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[9] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[8] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[7] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[6] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[5] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[4] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[3] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[2] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[1] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdo[0] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port mwreg in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port mm2reg in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port mwmem in module datapath is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.980 ; gain = 574.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.980 ; gain = 574.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.980 ; gain = 574.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1175.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/constrs_1/new/rw_datapath.xdc]
Finished Parsing XDC File [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/constrs_1/new/rw_datapath.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1258.391 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1258.391 ; gain = 656.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7z020clg484-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1258.391 ; gain = 656.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1258.391 ; gain = 656.520
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/control_unit.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1258.391 ; gain = 656.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/wreg_reg) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/wmem_reg) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/aluc_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/aluc_reg[1]) is unused and will be removed from module datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.391 ; gain = 656.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.969 ; gain = 769.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1370.969 ; gain = 769.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1381.047 ; gain = 779.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.582 ; gain = 995.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.582 ; gain = 995.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.582 ; gain = 995.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.582 ; gain = 995.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.582 ; gain = 995.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.582 ; gain = 995.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |FDRE   |    32|
|5     |IBUF   |     1|
|6     |OBUF   |   173|
|7     |OBUFT  |   239|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.582 ; gain = 995.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 248 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1597.582 ; gain = 913.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.582 ; gain = 995.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1602.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1605.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 334c85bb
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1605.766 ; gain = 1238.133
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1605.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.runs/synth_1/datapath.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 23:38:00 2025...
