#include <cstdint>

namespace optkit_ppc970mp{
	enum class pe : uint64_t {
		PM_LSU_REJECT_RELOAD_CDF = , // 
		PM_MRK_LSU_SRQ_INST_VALID = , // 
		PM_FPU1_SINGLE = , // 
		PM_FPU0_STALL3 = , // 
		PM_TB_BIT_TRANS = , // 
		PM_GPR_MAP_FULL_CYC = , // 
		PM_MRK_ST_CMPL = , // 
		PM_FPU0_STF = , // 
		PM_FPU1_FMA = , // 
		PM_LSU1_FLUSH_ULD = , // 
		PM_MRK_INST_FIN = , // 
		PM_MRK_LSU0_FLUSH_UST = , // 
		PM_LSU_LRQ_S0_ALLOC = , // 
		PM_FPU_FDIV = , // 
		PM_FPU0_FULL_CYC = , // 
		PM_FPU_SINGLE = , // 
		PM_FPU0_FMA = , // 
		PM_MRK_LSU1_FLUSH_ULD = , // 
		PM_LSU1_FLUSH_LRQ = , // 
		PM_DTLB_MISS = , // 
		PM_CMPLU_STALL_FXU = , // 
		PM_MRK_ST_MISS_L1 = , // 
		PM_EXT_INT = , // 
		PM_MRK_LSU1_FLUSH_LRQ = , // 
		PM_MRK_ST_GPS = , // 
		PM_GRP_DISP_SUCCESS = , // 
		PM_LSU1_LDF = , // 
		PM_LSU0_SRQ_STFWD = , // 
		PM_CR_MAP_FULL_CYC = , // 
		PM_MRK_LSU0_FLUSH_ULD = , // 
		PM_LSU_DERAT_MISS = , // 
		PM_FPU0_SINGLE = , // 
		PM_FPU1_FDIV = , // 
		PM_FPU1_FEST = , // 
		PM_FPU0_FRSP_FCONV = , // 
		PM_GCT_EMPTY_SRQ_FULL = , // 
		PM_MRK_ST_CMPL_INT = , // 
		PM_FLUSH_BR_MPRED = , // 
		PM_FXU_FIN = , // 
		PM_FPU_STF = , // 
		PM_DSLB_MISS = , // 
		PM_FXLS1_FULL_CYC = , // 
		PM_CMPLU_STALL_FPU = , // 
		PM_LSU_LMQ_LHR_MERGE = , // 
		PM_MRK_STCX_FAIL = , // 
		PM_FXU0_BUSY_FXU1_IDLE = , // 
		PM_CMPLU_STALL_LSU = , // 
		PM_MRK_DATA_FROM_L25_SHR = , // 
		PM_LSU_FLUSH_ULD = , // 
		PM_MRK_BRU_FIN = , // 
		PM_IERAT_XLATE_WR = , // 
		PM_GCT_EMPTY_BR_MPRED = , // 
		PM_LSU0_BUSY = , // 
		PM_DATA_FROM_MEM = , // 
		PM_FPR_MAP_FULL_CYC = , // 
		PM_FPU1_FULL_CYC = , // 
		PM_FPU0_FIN = , // 
		PM_GRP_BR_REDIR = , // 
		PM_GCT_EMPTY_IC_MISS = , // 
		PM_THRESH_TIMEO = , // 
		PM_FPU_FSQRT = , // 
		PM_MRK_LSU0_FLUSH_LRQ = , // 
		PM_PMC1_OVERFLOW = , // 
		PM_FXLS0_FULL_CYC = , // 
		PM_FPU0_ALL = , // 
		PM_DATA_TABLEWALK_CYC = , // 
		PM_FPU0_FEST = , // 
		PM_DATA_FROM_L25_MOD = , // 
		PM_LSU0_REJECT_ERAT_MISS = , // 
		PM_LSU_LMQ_SRQ_EMPTY_CYC = , // 
		PM_LSU0_REJECT_RELOAD_CDF = , // 
		PM_FPU_FEST = , // 
		PM_0INST_FETCH = , // 
		PM_LD_MISS_L1_LSU0 = , // 
		PM_LSU1_REJECT_RELOAD_CDF = , // 
		PM_L1_PREF = , // 
		PM_FPU1_STALL3 = , // 
		PM_BRQ_FULL_CYC = , // 
		PM_PMC8_OVERFLOW = , // 
		PM_PMC7_OVERFLOW = , // 
		PM_WORK_HELD = , // 
		PM_MRK_LD_MISS_L1_LSU0 = , // 
		PM_FXU_IDLE = , // 
		PM_INST_CMPL = , // 
		PM_LSU1_FLUSH_UST = , // 
		PM_LSU0_FLUSH_ULD = , // 
		PM_LSU_FLUSH = , // 
		PM_INST_FROM_L2 = , // 
		PM_LSU1_REJECT_LMQ_FULL = , // 
		PM_PMC2_OVERFLOW = , // 
		PM_FPU0_DENORM = , // 
		PM_FPU1_FMOV_FEST = , // 
		PM_INST_FETCH_CYC = , // 
		PM_GRP_DISP_REJECT = , // 
		PM_LSU_LDF = , // 
		PM_INST_DISP = , // 
		PM_DATA_FROM_L25_SHR = , // 
		PM_L1_DCACHE_RELOAD_VALID = , // 
		PM_MRK_GRP_ISSUED = , // 
		PM_FPU_FMA = , // 
		PM_MRK_CRU_FIN = , // 
		PM_CMPLU_STALL_REJECT = , // 
		PM_MRK_LSU1_FLUSH_UST = , // 
		PM_MRK_FXU_FIN = , // 
		PM_LSU1_REJECT_ERAT_MISS = , // 
		PM_BR_ISSUED = , // 
		PM_PMC4_OVERFLOW = , // 
		PM_EE_OFF = , // 
		PM_INST_FROM_L25_MOD = , // 
		PM_CMPLU_STALL_ERAT_MISS = , // 
		PM_ITLB_MISS = , // 
		PM_FXU1_BUSY_FXU0_IDLE = , // 
		PM_GRP_DISP_VALID = , // 
		PM_MRK_GRP_DISP = , // 
		PM_LSU_FLUSH_UST = , // 
		PM_FXU1_FIN = , // 
		PM_GRP_CMPL = , // 
		PM_FPU_FRSP_FCONV = , // 
		PM_MRK_LSU0_FLUSH_SRQ = , // 
		PM_CMPLU_STALL_OTHER = , // 
		PM_LSU_LMQ_FULL_CYC = , // 
		PM_ST_REF_L1_LSU0 = , // 
		PM_LSU0_DERAT_MISS = , // 
		PM_LSU_SRQ_SYNC_CYC = , // 
		PM_FPU_STALL3 = , // 
		PM_LSU_REJECT_ERAT_MISS = , // 
		PM_MRK_DATA_FROM_L2 = , // 
		PM_LSU0_FLUSH_SRQ = , // 
		PM_FPU0_FMOV_FEST = , // 
		PM_IOPS_CMPL = , // 
		PM_LD_REF_L1_LSU0 = , // 
		PM_LSU1_FLUSH_SRQ = , // 
		PM_CMPLU_STALL_DIV = , // 
		PM_GRP_BR_MPRED = , // 
		PM_LSU_LMQ_S0_ALLOC = , // 
		PM_LSU0_REJECT_LMQ_FULL = , // 
		PM_ST_REF_L1 = , // 
		PM_MRK_VMX_FIN = , // 
		PM_LSU_SRQ_EMPTY_CYC = , // 
		PM_FPU1_STF = , // 
		PM_RUN_CYC = , // 
		PM_LSU_LMQ_S0_VALID = , // 
		PM_LSU0_LDF = , // 
		PM_LSU_LRQ_S0_VALID = , // 
		PM_PMC3_OVERFLOW = , // 
		PM_MRK_IMR_RELOAD = , // 
		PM_MRK_GRP_TIMEO = , // 
		PM_FPU_FMOV_FEST = , // 
		PM_GRP_DISP_BLK_SB_CYC = , // 
		PM_XER_MAP_FULL_CYC = , // 
		PM_ST_MISS_L1 = , // 
		PM_STOP_COMPLETION = , // 
		PM_MRK_GRP_CMPL = , // 
		PM_ISLB_MISS = , // 
		PM_SUSPENDED = , // 
		PM_CYC = , // 
		PM_LD_MISS_L1_LSU1 = , // 
		PM_STCX_FAIL = , // 
		PM_LSU1_SRQ_STFWD = , // 
		PM_GRP_DISP = , // 
		PM_L2_PREF = , // 
		PM_FPU1_DENORM = , // 
		PM_DATA_FROM_L2 = , // 
		PM_FPU0_FPSCR = , // 
		PM_MRK_DATA_FROM_L25_MOD = , // 
		PM_FPU0_FSQRT = , // 
		PM_LD_REF_L1 = , // 
		PM_MRK_L1_RELOAD_VALID = , // 
		PM_1PLUS_PPC_CMPL = , // 
		PM_INST_FROM_L1 = , // 
		PM_EE_OFF_EXT_INT = , // 
		PM_PMC6_OVERFLOW = , // 
		PM_LSU_LRQ_FULL_CYC = , // 
		PM_IC_PREF_INSTALL = , // 
		PM_DC_PREF_OUT_OF_STREAMS = , // 
		PM_MRK_LSU1_FLUSH_SRQ = , // 
		PM_GCT_FULL_CYC = , // 
		PM_INST_FROM_MEM = , // 
		PM_FLUSH_LSU_BR_MPRED = , // 
		PM_FXU_BUSY = , // 
		PM_ST_REF_L1_LSU1 = , // 
		PM_MRK_LD_MISS_L1 = , // 
		PM_L1_WRITE_CYC = , // 
		PM_LSU1_BUSY = , // 
		PM_LSU_REJECT_LMQ_FULL = , // 
		PM_CMPLU_STALL_FDIV = , // 
		PM_FPU_ALL = , // 
		PM_LSU_SRQ_S0_ALLOC = , // 
		PM_INST_FROM_L25_SHR = , // 
		PM_GRP_MRK = , // 
		PM_BR_MPRED_CR = , // 
		PM_DC_PREF_STREAM_ALLOC = , // 
		PM_FPU1_FIN = , // 
		PM_LSU_REJECT_SRQ = , // 
		PM_BR_MPRED_TA = , // 
		PM_CRQ_FULL_CYC = , // 
		PM_LD_MISS_L1 = , // 
		PM_INST_FROM_PREF = , // 
		PM_STCX_PASS = , // 
		PM_DC_INV_L2 = , // 
		PM_LSU_SRQ_FULL_CYC = , // 
		PM_LSU0_FLUSH_LRQ = , // 
		PM_LSU_SRQ_S0_VALID = , // 
		PM_LARX_LSU0 = , // 
		PM_GCT_EMPTY_CYC = , // 
		PM_FPU1_ALL = , // 
		PM_FPU1_FSQRT = , // 
		PM_FPU_FIN = , // 
		PM_LSU_SRQ_STFWD = , // 
		PM_MRK_LD_MISS_L1_LSU1 = , // 
		PM_FXU0_FIN = , // 
		PM_MRK_FPU_FIN = , // 
		PM_PMC5_OVERFLOW = , // 
		PM_SNOOP_TLBIE = , // 
		PM_FPU1_FRSP_FCONV = , // 
		PM_FPU0_FDIV = , // 
		PM_LD_REF_L1_LSU1 = , // 
		PM_HV_CYC = , // 
		PM_LR_CTR_MAP_FULL_CYC = , // 
		PM_FPU_DENORM = , // 
		PM_LSU0_REJECT_SRQ = , // 
		PM_LSU1_REJECT_SRQ = , // 
		PM_LSU1_DERAT_MISS = , // 
		PM_IC_PREF_REQ = , // 
		PM_MRK_LSU_FIN = , // 
		PM_MRK_DATA_FROM_MEM = , // 
		PM_CMPLU_STALL_DCACHE_MISS = , // 
		PM_LSU0_FLUSH_UST = , // 
		PM_LSU_FLUSH_LRQ = , // 
		
	};
};