// Seed: 3007924816
`define pp_0 0
`timescale 1ps / 1ps
module module_0;
  logic id_1 = (1);
  logic id_2;
  assign id_2 = id_0;
endmodule
