INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/testbench.srcs/sim_1/new/bus_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_read_write_test
