###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:51:54 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -post_route
###############################################################
Path 1: MET (2.877 ns) Clock Gating Setup Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.650 (P)          1.583 (P)
          Arrival:=         10.650              5.773
 
Clock Gating Setup:-         0.000
    Required Time:=         10.650
     Launch Clock:-          5.773
        Data Path:-          2.000
            Slack:=          2.877
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.003   0.000       -    5.000  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.003   0.373       -    5.373  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.097   0.167       -    5.539  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX8           60  0.157   0.234       -    5.773  
  minimips_core_instance/CTS_388                           -      -       -     (net)          60      -       -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.262   0.335   1.665    7.773  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B      -      B       F     AND2X4          1  0.206   0.003       -    7.773  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000      -   10.000  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.512      -   10.512  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.097   0.138      -   10.650  
  minimips_core_instance/CTS_389                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A    -      A       R     AND2X4         41  0.164   0.019      -   10.650  
#-----------------------------------------------------------------------------------------------------------------------------
Path 2: MET (3.066 ns) Clock Gating Setup Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.647 (P)          1.583 (P)
          Arrival:=         10.647              5.773
 
Clock Gating Setup:-         0.000
    Required Time:=         10.647
     Launch Clock:-          5.773
        Data Path:-          1.808
            Slack:=          3.066
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.003   0.000       -    5.000  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.003   0.373       -    5.373  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.097   0.167       -    5.539  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX8           60  0.157   0.233       -    5.773  
  minimips_core_instance/CTS_388                           -      -       -     (net)          60      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.262   0.339   1.469    7.581  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B      -      B       F     AND2X4          1  0.202   0.002       -    7.581  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000      -   10.000  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.512      -   10.512  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.097   0.135      -   10.647  
  minimips_core_instance/CTS_389                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A    -      A       R     AND2X4         41  0.163   0.015      -   10.647  
#-----------------------------------------------------------------------------------------------------------------------------
Path 3: MET (3.140 ns) Clock Gating Setup Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.652 (P)          1.582 (P)
          Arrival:=         10.652              5.772
 
Clock Gating Setup:-         0.000
    Required Time:=         10.652
     Launch Clock:-          5.772
        Data Path:-          1.740
            Slack:=          3.140
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.003   0.000       -    5.000  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.003   0.373       -    5.373  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.097   0.167       -    5.539  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX8           60  0.157   0.233       -    5.772  
  minimips_core_instance/CTS_388                           -      -       -     (net)          60      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.262   0.328   1.411    7.512  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B      -      B       F     AND2X4          1  0.198   0.002       -    7.512  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000      -   10.000  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.512      -   10.512  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.097   0.140      -   10.652  
  minimips_core_instance/CTS_389                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A    -      A       R     AND2X4         41  0.165   0.020      -   10.652  
#-----------------------------------------------------------------------------------------------------------------------------
Path 4: MET (5.051 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.661 (P)          0.808 (P)
          Arrival:=         10.661              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.661
     Launch Clock:-          4.998
        Data Path:-          0.612
            Slack:=          5.051
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.612    5.610  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B      -      B       R     AND2X4          1  0.524   0.006    5.610  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.149   10.661  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         41  0.167   0.029   10.661  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (5.067 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.665 (P)          0.808 (P)
          Arrival:=         10.665              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.665
     Launch Clock:-          4.998
        Data Path:-          0.601
            Slack:=          5.067
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.264    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.601    5.598  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B      -      B       R     AND2X4          1  0.493   0.005    5.598  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.153   10.665  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         41  0.167   0.034   10.665  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (5.071 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.664 (P)          0.808 (P)
          Arrival:=         10.664              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.664
     Launch Clock:-          4.998
        Data Path:-          0.595
            Slack:=          5.071
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.595    5.594  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B      -      B       R     AND2X4          1  0.525   0.006    5.594  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.152   10.664  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X4         41  0.167   0.033   10.664  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (5.080 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.642 (P)          0.808 (P)
          Arrival:=         10.642              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.642
     Launch Clock:-          4.998
        Data Path:-          0.565
            Slack:=          5.080
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.565    5.563  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B      -      B       R     AND2X4          1  0.473   0.005    5.563  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.130   10.642  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         41  0.160   0.011   10.642  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (5.084 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.643 (P)          0.809 (P)
          Arrival:=         10.643              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.643
     Launch Clock:-          4.998
        Data Path:-          0.561
            Slack:=          5.084
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.561    5.559  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B      -      B       R     AND2X4          1  0.504   0.006    5.559  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         41  0.160   0.011   10.643  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (5.084 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.665 (P)          0.808 (P)
          Arrival:=         10.665              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.665
     Launch Clock:-          4.998
        Data Path:-          0.583
            Slack:=          5.084
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.583    5.581  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B      -      B       R     AND2X4          1  0.502   0.006    5.581  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.153   10.665  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         41  0.167   0.033   10.665  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (5.088 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.666 (P)          0.808 (P)
          Arrival:=         10.666              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.666
     Launch Clock:-          4.998
        Data Path:-          0.581
            Slack:=          5.088
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.581    5.579  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B      -      B       R     AND2X4          1  0.490   0.005    5.579  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.154   10.666  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         41  0.167   0.035   10.666  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (5.088 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.658 (P)          0.809 (P)
          Arrival:=         10.658              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.658
     Launch Clock:-          4.998
        Data Path:-          0.571
            Slack:=          5.088
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.571    5.570  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B      -      B       R     AND2X4          1  0.515   0.006    5.570  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.146   10.658  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         41  0.166   0.026   10.658  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (5.095 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.644 (P)          0.808 (P)
          Arrival:=         10.644              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.644
     Launch Clock:-          4.998
        Data Path:-          0.551
            Slack:=          5.095
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.551    5.549  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B      -      B       R     AND2X4          1  0.437   0.004    5.549  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.132   10.644  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         41  0.161   0.012   10.644  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (5.096 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.665 (P)          0.807 (P)
          Arrival:=         10.665              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.665
     Launch Clock:-          4.997
        Data Path:-          0.572
            Slack:=          5.096
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.264    4.997  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.572    5.569  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B      -      B       R     AND2X4          1  0.482   0.005    5.569  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.153   10.665  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X4         41  0.167   0.033   10.665  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (5.097 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.665 (P)          0.809 (P)
          Arrival:=         10.665              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.665
     Launch Clock:-          4.998
        Data Path:-          0.570
            Slack:=          5.097
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.570    5.568  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B      -      B       R     AND2X4          1  0.545   0.007    5.568  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.153   10.665  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         41  0.167   0.034   10.665  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (5.101 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.665 (P)          0.807 (P)
          Arrival:=         10.665              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.665
     Launch Clock:-          4.997
        Data Path:-          0.567
            Slack:=          5.101
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.264    4.997  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.567    5.564  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B      -      B       R     AND2X4          1  0.488   0.005    5.564  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.153   10.665  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         41  0.167   0.033   10.665  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (5.101 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.642 (P)          0.808 (P)
          Arrival:=         10.642              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.642
     Launch Clock:-          4.997
        Data Path:-          0.544
            Slack:=          5.101
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.264    4.997  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.544    5.542  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B      -      B       R     AND2X4          1  0.438   0.004    5.542  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.130   10.642  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4         41  0.160   0.011   10.642  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (5.102 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.640 (P)          0.808 (P)
          Arrival:=         10.640              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.640
     Launch Clock:-          4.997
        Data Path:-          0.540
            Slack:=          5.102
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.264    4.997  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.540    5.538  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B      -      B       R     AND2X4          1  0.389   0.003    5.538  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.128   10.640  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         41  0.159   0.008   10.640  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (5.102 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.642 (P)          0.808 (P)
          Arrival:=         10.642              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.642
     Launch Clock:-          4.998
        Data Path:-          0.542
            Slack:=          5.102
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.264    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.542    5.540  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B      -      B       R     AND2X4          1  0.440   0.005    5.540  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.130   10.642  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         41  0.160   0.011   10.642  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (5.103 ns) Clock Gating Setup Check with Pin minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.513 (P)          0.768 (P)
          Arrival:=         10.513              4.958
 
Clock Gating Setup:-         0.000
    Required Time:=         10.513
     Launch Clock:-          4.958
        Data Path:-          0.452
            Slack:=          5.103
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.097   0.167    4.729  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.157   0.228    4.958  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.261   0.452    5.410  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B      -      B       F     AND2X4          1  0.215   0.003    5.410  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A  -      A       R     AND2X4          3  0.097   0.030   10.513  
#---------------------------------------------------------------------------------------------------------------------
Path 20: MET (5.125 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.639 (P)          0.807 (P)
          Arrival:=         10.639              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.639
     Launch Clock:-          4.997
        Data Path:-          0.518
            Slack:=          5.125
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.264    4.997  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.518    5.515  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B      -      B       R     AND2X4          1  0.414   0.004    5.515  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.127   10.639  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X4         41  0.159   0.008   10.639  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (5.134 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.659 (P)          0.806 (P)
          Arrival:=         10.659              4.995
 
Clock Gating Setup:-         0.000
    Required Time:=         10.659
     Launch Clock:-          4.995
        Data Path:-          0.530
            Slack:=          5.134
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.262    4.995  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.530    5.525  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B      -      B       R     AND2X4          1  0.433   0.004    5.525  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.147   10.659  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         41  0.166   0.028   10.659  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (5.134 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.665 (P)          0.808 (P)
          Arrival:=         10.665              4.998
 
Clock Gating Setup:-         0.000
    Required Time:=         10.665
     Launch Clock:-          4.998
        Data Path:-          0.533
            Slack:=          5.134
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.265    4.998  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.294   0.533    5.531  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B      -      B       R     AND2X4          1  0.478   0.006    5.531  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.153   10.665  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         41  0.167   0.033   10.665  
#-----------------------------------------------------------------------------------------------------------------------
Path 23: MET (5.135 ns) Clock Gating Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.657 (P)          0.775 (P)
          Arrival:=         10.657              4.965
 
Clock Gating Setup:-         0.000
    Required Time:=         10.657
     Launch Clock:-          4.965
        Data Path:-          0.557
            Slack:=          5.135
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.097   0.167    4.729  
  minimips_core_instance/CTS_389                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX8           60  0.157   0.236    4.965  
  minimips_core_instance/CTS_388                                  -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.262   0.557    5.522  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B      -      B       R     AND2X4          1  0.500   0.006    5.522  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A  -      A       R     AND2X4         41  0.166   0.026   10.657  
#---------------------------------------------------------------------------------------------------------------------------
Path 24: MET (5.138 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.668 (P)          0.807 (P)
          Arrival:=         10.668              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.668
     Launch Clock:-          4.997
        Data Path:-          0.533
            Slack:=          5.138
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q      -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                             -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q      -      A->Q    F     BUX6           50  0.157   0.264    4.997  
  minimips_core_instance/CTS_387                             -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.533    5.530  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B      -      B       R     AND2X4          1  0.403   0.004    5.530  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.097   0.156   10.668  
  minimips_core_instance/CTS_389                         -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A  -      A       R     AND2X4         41  0.167   0.036   10.668  
#----------------------------------------------------------------------------------------------------------------------
Path 25: MET (5.146 ns) Clock Gating Setup Check with Pin minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.513 (P)          0.769 (P)
          Arrival:=         10.513              4.959
 
Clock Gating Setup:-         0.000
    Required Time:=         10.513
     Launch Clock:-          4.959
        Data Path:-          0.408
            Slack:=          5.146
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.097   0.167    4.729  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX8           60  0.157   0.230    4.959  
  minimips_core_instance/CTS_388                           -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.262   0.408    5.367  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B      -      B       F     AND2X4          1  0.163   0.001    5.367  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X4          3  0.097   0.029   10.513  
#--------------------------------------------------------------------------------------------------------------------
Path 26: MET (5.150 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.660 (P)          0.807 (P)
          Arrival:=         10.660              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.660
     Launch Clock:-          4.997
        Data Path:-          0.513
            Slack:=          5.150
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.263    4.997  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.513    5.510  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B      -      B       R     AND2X4          1  0.438   0.004    5.510  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.147   10.660  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4         41  0.166   0.028   10.660  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (5.152 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.643 (P)          0.802 (P)
          Arrival:=         10.643              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=         10.643
     Launch Clock:-          4.992
        Data Path:-          0.499
            Slack:=          5.152
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.259    4.992  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.499    5.491  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B      -      B       R     AND2X4          1  0.375   0.003    5.491  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         41  0.160   0.011   10.643  
#-----------------------------------------------------------------------------------------------------------------------
Path 28: MET (5.152 ns) Clock Gating Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.642 (P)          0.775 (P)
          Arrival:=         10.642              4.965
 
Clock Gating Setup:-         0.000
    Required Time:=         10.642
     Launch Clock:-          4.965
        Data Path:-          0.526
            Slack:=          5.152
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.097   0.167    4.729  
  minimips_core_instance/CTS_389                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX8           60  0.157   0.236    4.965  
  minimips_core_instance/CTS_388                                  -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.262   0.526    5.490  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B      -      B       R     AND2X4          1  0.442   0.005    5.490  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.130   10.642  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A  -      A       R     AND2X4         41  0.160   0.011   10.642  
#---------------------------------------------------------------------------------------------------------------------------
Path 29: MET (5.154 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.644 (P)          0.806 (P)
          Arrival:=         10.644              4.996
 
Clock Gating Setup:-         0.000
    Required Time:=         10.644
     Launch Clock:-          4.996
        Data Path:-          0.494
            Slack:=          5.154
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.263    4.996  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.494    5.490  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B      -      B       R     AND2X4          1  0.370   0.003    5.490  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.132   10.644  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         41  0.161   0.012   10.644  
#-----------------------------------------------------------------------------------------------------------------------
Path 30: MET (5.163 ns) Clock Gating Setup Check with Pin minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.654 (P)          0.792 (P)
          Arrival:=         10.653              4.981
 
Clock Gating Setup:-         0.000
    Required Time:=         10.653
     Launch Clock:-          4.981
        Data Path:-          0.509
            Slack:=          5.163
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                         -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                         -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                     -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q         -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                                -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q         -      A->Q    F     BUX6           50  0.157   0.248    4.981  
  minimips_core_instance/CTS_387                                -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.292   0.509    5.491  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B      -      B       R     AND2X4          1  0.346   0.003    5.491  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    R     BUX12          41  0.097   0.141   10.653  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A  -      A       R     AND2X4         41  0.165   0.022   10.653  
#-------------------------------------------------------------------------------------------------------------------------
Path 31: MET (5.163 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.668 (P)          0.807 (P)
          Arrival:=         10.668              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.668
     Launch Clock:-          4.997
        Data Path:-          0.509
            Slack:=          5.163
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.263    4.997  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.508    5.505  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B      -      B       R     AND2X4          1  0.367   0.003    5.505  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.156   10.668  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X4         41  0.167   0.037   10.668  
#-----------------------------------------------------------------------------------------------------------------------
Path 32: MET (5.165 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.663 (P)          0.803 (P)
          Arrival:=         10.663              4.993
 
Clock Gating Setup:-         0.000
    Required Time:=         10.663
     Launch Clock:-          4.993
        Data Path:-          0.505
            Slack:=          5.165
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.260    4.993  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.505    5.498  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B      -      B       R     AND2X4          1  0.400   0.004    5.498  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.151   10.663  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         41  0.167   0.032   10.663  
#-----------------------------------------------------------------------------------------------------------------------
Path 33: MET (5.171 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.667 (P)          0.803 (P)
          Arrival:=         10.667              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=         10.667
     Launch Clock:-          4.992
        Data Path:-          0.504
            Slack:=          5.171
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.259    4.992  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.504    5.496  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B      -      B       R     AND2X4          1  0.390   0.003    5.496  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.155   10.667  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4         41  0.167   0.035   10.667  
#-----------------------------------------------------------------------------------------------------------------------
Path 34: MET (5.180 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.668 (P)          0.807 (P)
          Arrival:=         10.668              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.668
     Launch Clock:-          4.997
        Data Path:-          0.491
            Slack:=          5.180
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.263    4.997  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.491    5.488  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B      -      B       R     AND2X4          1  0.389   0.003    5.488  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.156   10.668  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X4         41  0.167   0.036   10.668  
#-----------------------------------------------------------------------------------------------------------------------
Path 35: MET (5.181 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.639 (P)          0.806 (P)
          Arrival:=         10.639              4.995
 
Clock Gating Setup:-         0.000
    Required Time:=         10.639
     Launch Clock:-          4.995
        Data Path:-          0.463
            Slack:=          5.181
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.262    4.995  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.463    5.458  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B      -      B       R     AND2X4          1  0.329   0.002    5.458  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.127   10.639  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         41  0.159   0.008   10.639  
#-----------------------------------------------------------------------------------------------------------------------
Path 36: MET (5.183 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.640 (P)          0.806 (P)
          Arrival:=         10.639              4.996
 
Clock Gating Setup:-         0.000
    Required Time:=         10.639
     Launch Clock:-          4.996
        Data Path:-          0.461
            Slack:=          5.183
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.263    4.996  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.293   0.461    5.457  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B      -      B       F     AND2X4          1  0.216   0.003    5.457  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.127   10.639  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         41  0.159   0.008   10.639  
#-----------------------------------------------------------------------------------------------------------------------
Path 37: MET (5.187 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.665 (P)          0.802 (P)
          Arrival:=         10.665              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=         10.665
     Launch Clock:-          4.992
        Data Path:-          0.486
            Slack:=          5.187
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.259    4.992  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.293   0.486    5.478  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B      -      B       R     AND2X4          1  0.394   0.003    5.478  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.153   10.665  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         41  0.167   0.033   10.665  
#-----------------------------------------------------------------------------------------------------------------------
Path 38: MET (5.190 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.639 (P)          0.806 (P)
          Arrival:=         10.639              4.996
 
Clock Gating Setup:-         0.000
    Required Time:=         10.639
     Launch Clock:-          4.996
        Data Path:-          0.454
            Slack:=          5.190
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.262    4.996  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.293   0.454    5.449  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B      -      B       F     AND2X4          1  0.208   0.002    5.449  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.127   10.639  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         41  0.159   0.008   10.639  
#-----------------------------------------------------------------------------------------------------------------------
Path 39: MET (5.197 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.640 (P)          0.803 (P)
          Arrival:=         10.639              4.993
 
Clock Gating Setup:-         0.000
    Required Time:=         10.639
     Launch Clock:-          4.993
        Data Path:-          0.449
            Slack:=          5.197
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.157   0.260    4.993  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.293   0.449    5.442  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B      -      B       F     AND2X4          1  0.200   0.002    5.442  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.127   10.639  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         41  0.159   0.008   10.639  
#-----------------------------------------------------------------------------------------------------------------------
Path 40: MET (5.242 ns) Clock Gating Setup Check with Pin minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.665 (P)          0.791 (P)
          Arrival:=         10.665              4.981
 
Clock Gating Setup:-         0.000
    Required Time:=         10.665
     Launch Clock:-          4.981
        Data Path:-          0.441
            Slack:=          5.242
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                         -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                         -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                     -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q         -      A->Q    F     BUX12          41  0.097   0.171    4.733  
  minimips_core_instance/CTS_389                                -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q         -      A->Q    F     BUX6           50  0.157   0.248    4.981  
  minimips_core_instance/CTS_387                                -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.292   0.441    5.423  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B      -      B       F     AND2X4          1  0.194   0.002    5.423  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    R     BUX12          41  0.097   0.153   10.665  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A  -      A       R     AND2X4         41  0.167   0.033   10.665  
#-------------------------------------------------------------------------------------------------------------------------
Path 41: MET (5.257 ns) Clock Gating Setup Check with Pin minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.810
      Net Latency:+          0.643 (P)          0.772 (P)
          Arrival:=         10.643              4.962
 
Clock Gating Setup:-         0.000
    Required Time:=         10.643
     Launch Clock:-          4.962
        Data Path:-          0.424
            Slack:=          5.257
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.003   0.373    4.562  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.097   0.167    4.729  
  minimips_core_instance/CTS_389                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX8           60  0.157   0.232    4.962  
  minimips_core_instance/CTS_388                                  -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.262   0.424    5.386  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B      -      B       F     AND2X4          1  0.181   0.002    5.386  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A  -      A       R     AND2X4         41  0.160   0.011   10.643  
#---------------------------------------------------------------------------------------------------------------------------

