Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kapil/OneDrive - IIT Kanpur/MS IITK/VLSI/IITK/prep 2023/Projects/MIPS 32/Risc_pipeline/Risc_pipeline.srcs/sources_1/new/pipe_mips_32.v" Line 193. Module pipe_mips_32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kapil/OneDrive - IIT Kanpur/MS IITK/VLSI/IITK/prep 2023/Projects/MIPS 32/Risc_pipeline/Risc_pipeline.srcs/sources_1/new/pipe_mips_32.v" Line 193. Module pipe_mips_32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_mips_32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
