\doxysection{stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\hypertarget{stm32l4xx__hal__rcc__ex_8h_source}{}\label{stm32l4xx__hal__rcc__ex_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_rcc\_ex.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32l4xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ STM32L4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx__hal__def_8h}{stm32l4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00037\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00047\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00048\ \{}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00050\ \ \ uint32\_t\ PLLSAI1Source;\ \ \ \ }
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{00054\ \ \ uint32\_t\ PLLSAI1M;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00057\ \ \ uint32\_t\ PLLSAI1M;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00060\ }
\DoxyCodeLine{00061\ \ \ uint32\_t\ PLLSAI1N;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00064\ \ \ uint32\_t\ PLLSAI1P;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00067\ \ \ uint32\_t\ PLLSAI1Q;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00070\ \ \ uint32\_t\ PLLSAI1R;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00073\ \ \ uint32\_t\ PLLSAI1ClockOut;\ \ }
\DoxyCodeLine{00075\ \}RCC\_PLLSAI1InitTypeDef;}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00077\ }
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00082\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00083\ \{}
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00085\ \ \ uint32\_t\ PLLSAI2Source;\ \ \ \ }
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{00089\ \ \ uint32\_t\ PLLSAI2M;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00092\ \ \ uint32\_t\ PLLSAI2M;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00095\ }
\DoxyCodeLine{00096\ \ \ uint32\_t\ PLLSAI2N;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00099\ \ \ uint32\_t\ PLLSAI2P;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{00103\ \ \ uint32\_t\ PLLSAI2Q;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00106\ }
\DoxyCodeLine{00107\ \ \ uint32\_t\ PLLSAI2R;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00110\ \ \ uint32\_t\ PLLSAI2ClockOut;\ \ }
\DoxyCodeLine{00112\ \}RCC\_PLLSAI2InitTypeDef;}
\DoxyCodeLine{00113\ }
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00115\ }
\DoxyCodeLine{00119\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00120\ \{}
\DoxyCodeLine{00121\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1fe6e3d75864d85b911eef15dfc35925}{PeriphClockSelection}};\ \ \ }
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00124\ }
\DoxyCodeLine{00125\ \ \ RCC\_PLLSAI1InitTypeDef\ PLLSAI1;\ \ }
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00129\ }
\DoxyCodeLine{00130\ \ \ RCC\_PLLSAI2InitTypeDef\ PLLSAI2;\ \ }
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00134\ }
\DoxyCodeLine{00135\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ab226e7c9c672d98516c16f96ca7473f6}{Usart1ClockSelection}};\ \ \ }
\DoxyCodeLine{00138\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a105ffb9ec6b544d1faae281484d9a98a}{Usart2ClockSelection}};\ \ \ }
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{00142\ }
\DoxyCodeLine{00143\ \ \ uint32\_t\ Usart3ClockSelection;\ \ \ }
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00147\ }
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00150\ \ \ uint32\_t\ Uart4ClockSelection;\ \ \ \ }
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00154\ }
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00156\ }
\DoxyCodeLine{00157\ \ \ uint32\_t\ Uart5ClockSelection;\ \ \ \ }
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ }
\DoxyCodeLine{00162\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedf7d9667b60b41d77913dd78c5e0228}{Lpuart1ClockSelection}};\ \ }
\DoxyCodeLine{00165\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5531272c0509cb646c4ddac15392dbf}{I2c1ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00169\ }
\DoxyCodeLine{00170\ \ \ uint32\_t\ I2c2ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ }
\DoxyCodeLine{00175\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a8497daa4d66fdc5f0033e798559f65a2}{I2c3ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00179\ }
\DoxyCodeLine{00180\ \ \ uint32\_t\ I2c4ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00184\ }
\DoxyCodeLine{00185\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1a290839542d3836d0cfe98142b5f219}{Lptim1ClockSelection}};\ \ \ }
\DoxyCodeLine{00188\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a639cb3f5a120fb7a835e452431994afb}{Lptim2ClockSelection}};\ \ \ }
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{00191\ }
\DoxyCodeLine{00192\ \ \ uint32\_t\ Sai1ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00195\ }
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{00197\ }
\DoxyCodeLine{00198\ \ \ uint32\_t\ Sai2ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00202\ }
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{00204\ }
\DoxyCodeLine{00205\ \ \ uint32\_t\ UsbClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00209\ }
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{00211\ }
\DoxyCodeLine{00212\ \ \ uint32\_t\ Sdmmc1ClockSelection;\ \ \ }
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ }
\DoxyCodeLine{00217\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af813ee3fd2dde6869cb4a293f7b4cc99}{RngClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#if\ !defined(STM32L412xx)\ \&\&\ !defined(STM32L422xx)}}
\DoxyCodeLine{00221\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ab69770bf33cdee0878e1c0db0faf748c}{AdcClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !STM32L412xx\ \&\&\ !STM32L422xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00224\ }
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{00226\ }
\DoxyCodeLine{00227\ \ \ uint32\_t\ Swpmi1ClockSelection;\ \ \ }
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00231\ }
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00234\ \ \ uint32\_t\ Dfsdm1ClockSelection;\ \ \ }
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{00238\ \ \ uint32\_t\ Dfsdm1AudioClockSelection;\ }
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00242\ }
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00244\ }
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{00246\ }
\DoxyCodeLine{00247\ \ \ uint32\_t\ LtdcClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00251\ }
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00253\ }
\DoxyCodeLine{00254\ \ \ uint32\_t\ DsiClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00258\ }
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{00260\ }
\DoxyCodeLine{00261\ \ \ uint32\_t\ OspiClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00265\ }
\DoxyCodeLine{00266\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2c422d62b056a61d7bbb599c89dbc1e}{RTCClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{00268\ \}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}};}
\DoxyCodeLine{00269\ }
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{00271\ }
\DoxyCodeLine{00275\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00276\ \{}
\DoxyCodeLine{00277\ \ \ uint32\_t\ Prescaler;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00280\ \ \ uint32\_t\ Source;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00283\ \ \ uint32\_t\ Polarity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00286\ \ \ uint32\_t\ ReloadValue;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00290\ \ \ uint32\_t\ ErrorLimitValue;\ \ \ \ \ \ \ }
\DoxyCodeLine{00293\ \ \ uint32\_t\ HSI48CalibrationValue;\ }
\DoxyCodeLine{00297\ \}RCC\_CRSInitTypeDef;}
\DoxyCodeLine{00298\ }
\DoxyCodeLine{00302\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00303\ \{}
\DoxyCodeLine{00304\ \ \ uint32\_t\ ReloadValue;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00307\ \ \ uint32\_t\ HSI48CalibrationValue;\ }
\DoxyCodeLine{00310\ \ \ uint32\_t\ FreqErrorCapture;\ \ \ \ \ \ }
\DoxyCodeLine{00314\ \ \ uint32\_t\ FreqErrorDirection;\ \ \ \ }
\DoxyCodeLine{00319\ \}RCC\_CRSSynchroInfoTypeDef;}
\DoxyCodeLine{00320\ }
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00326\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ RCC\_LSCOSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ RCC\_LSCOSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOSEL\ \ \ \ }}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART2\ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART3\ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART4\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART5\ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPUART1\ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM1\ \ \ \ \ \ \ \ \ \ \ 0x00000200U}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM2\ \ \ \ \ \ \ \ \ \ \ 0x00000400U}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000800U}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI2\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001000U}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00002000U}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00004000U}}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SWPMI1\ \ \ \ \ \ \ \ \ \ \ 0x00008000U}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM1\ \ \ \ \ \ \ \ \ \ \ 0x00010000U}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM1AUDIO\ \ \ \ \ \ 0x00200000U}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00020000U}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00040000U}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDMMC1\ \ \ \ \ \ \ \ \ \ \ 0x00080000U}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C4\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00100000U}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LTDC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00400000U}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00800000U}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_OSPI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000000U}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_PCLK2\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR\_USART1SEL\_0}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_USART1SEL\_1}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_CCIPR\_USART1SEL\_0\ |\ RCC\_CCIPR\_USART1SEL\_1)}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR\_USART2SEL\_0}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_USART2SEL\_1}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_CCIPR\_USART2SEL\_0\ |\ RCC\_CCIPR\_USART2SEL\_1)}}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR\_USART3SEL\_0}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_USART3SEL\_1}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_CCIPR\_USART3SEL\_0\ |\ RCC\_CCIPR\_USART3SEL\_1)}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00437\ }
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_PCLK1\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_SYSCLK\ \ \ \ \ \ RCC\_CCIPR\_UART4SEL\_0}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART4SEL\_1}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_UART4SEL\_0\ |\ RCC\_CCIPR\_UART4SEL\_1)}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00450\ }
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_PCLK1\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_SYSCLK\ \ \ \ \ \ RCC\_CCIPR\_UART5SEL\_0}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART5SEL\_1}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_UART5SEL\_0\ |\ RCC\_CCIPR\_UART5SEL\_1)}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00463\ }
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PCLK1\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_SYSCLK\ \ \ \ RCC\_CCIPR\_LPUART1SEL\_0}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\_1}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_LSE\ \ \ \ \ \ \ (RCC\_CCIPR\_LPUART1SEL\_0\ |\ RCC\_CCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\_0}}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\_1}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR\_I2C2SEL\_0}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C2SEL\_1}}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00496\ }
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR\_I2C3SEL\_0}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C3SEL\_1}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR2\_I2C4SEL\_0}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_I2C4SEL\_1}}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00518\ }
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLSAI1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLSAI2\ \ \ \ \ \ RCC\_CCIPR2\_SAI1SEL\_0}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLSAI2\ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL\_0}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_SAI1SEL\_1}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR2\_SAI1SEL\_1\ |\ RCC\_CCIPR2\_SAI1SEL\_0)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_SAI1SEL\_2}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL\_1}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00543\ }
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLSAI1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLSAI2\ \ \ \ \ \ RCC\_CCIPR2\_SAI2SEL\_0}}
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_SAI2SEL\_1}}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR2\_SAI2SEL\_1\ |\ RCC\_CCIPR2\_SAI2SEL\_0)}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_SAI2SEL\_2}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLSAI2\ \ \ \ \ \ RCC\_CCIPR\_SAI2SEL\_0}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI2SEL\_1}}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI2SEL}}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00563\ }
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\_0}}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\_1}}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_LSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM2SEL\_0}}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM2SEL\_1}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_LSE\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM2SEL}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#define\ RCC\_SDMMC1CLKSOURCE\_HSI48\ \ \ \ \ \ 0x00000000U\ \ }}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ RCC\_SDMMC1CLKSOURCE\_NONE\ \ \ \ \ \ \ 0x00000000U\ \ }}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#define\ RCC\_SDMMC1CLKSOURCE\_PLLSAI1\ \ \ \ RCC\_CCIPR\_CLK48SEL\_0\ \ \ \ \ }}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ RCC\_SDMMC1CLKSOURCE\_PLL\ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_1\ \ \ \ \ }}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#define\ RCC\_SDMMC1CLKSOURCE\_MSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\ \ \ \ \ \ \ }}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ RCC\_SDMMC1CLKSOURCE\_PLLP\ \ \ \ \ \ \ RCC\_CCIPR2\_SDMMCSEL\ \ \ \ \ \ }}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00605\ }
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_PLLSAI1\ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_0}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_1}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLLSAI1\ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_0}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_1}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00641\ }
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_PLLSAI1\ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\_0}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#if\ defined(STM32L471xx)\ ||\ defined(STM32L475xx)\ ||\ defined(STM32L476xx)\ ||\ defined(STM32L485xx)\ ||\ defined(STM32L486xx)\ ||\ defined(STM32L496xx)\ ||\ defined(STM32L4A6xx)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_PLLSAI2\ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\_1}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L471xx\ ||\ STM32L475xx\ ||\ STM32L476xx\ ||\ STM32L485xx\ ||\ STM32L486xx\ ||\ STM32L496xx\ ||\ STM32L4A6xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ 0x30000000U}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_ADCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ RCC\_SWPMI1CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ RCC\_SWPMI1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_SWPMI1SEL}}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00671\ }
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_PCLK2\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR2\_DFSDM1SEL}}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR\_DFSDM1SEL}}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_SAI1\ \ \ 0x00000000U}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_HSI\ \ \ \ RCC\_CCIPR2\_ADFSDM1SEL\_0}}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_MSI\ \ \ \ RCC\_CCIPR2\_ADFSDM1SEL\_1}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00698\ }
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ RCC\_LTDCCLKSOURCE\_PLLSAI2\_DIV2\ \ 0x00000000U}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ RCC\_LTDCCLKSOURCE\_PLLSAI2\_DIV4\ \ RCC\_CCIPR2\_PLLSAI2DIVR\_0}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ RCC\_LTDCCLKSOURCE\_PLLSAI2\_DIV8\ \ RCC\_CCIPR2\_PLLSAI2DIVR\_1}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ RCC\_LTDCCLKSOURCE\_PLLSAI2\_DIV16\ RCC\_CCIPR2\_PLLSAI2DIVR}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00711\ }
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ RCC\_DSICLKSOURCE\_DSIPHY\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ RCC\_DSICLKSOURCE\_PLLSAI2\ \ \ \ \ \ \ RCC\_CCIPR2\_DSISEL}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00722\ }
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_SYSCLK\ \ \ \ 0x00000000U}}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_MSI\ \ \ \ \ \ \ RCC\_CCIPR2\_OSPISEL\_0}}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_PLL\ \ \ \ \ \ \ RCC\_CCIPR2\_OSPISEL\_1}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ ||\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00734\ }
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ RCC\_EXTI\_LINE\_LSECSS\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM19\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{00744\ }
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCWARN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCMISS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_GPIO\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_LSE\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_USB\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV1\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV2\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV4\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV8\ \ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_1\ |\ CRS\_CFGR\_SYNCDIV\_0)\ }}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV16\ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV32\ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_2\ |\ CRS\_CFGR\_SYNCDIV\_0)\ }}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV64\ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_2\ |\ CRS\_CFGR\_SYNCDIV\_1)\ }}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV128\ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_POLARITY\_RISING\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_POLARITY\_FALLING\ \ CRS\_CFGR\_SYNCPOL\ \ \ \ }}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_RELOADVALUE\_DEFAULT\ \ \ \ 0x0000BB7FU\ \ \ }}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_ERRORLIMIT\_DEFAULT\ \ \ \ \ 0x00000022U\ \ \ }}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#if\ defined(STM32L412xx)\ ||\ defined(STM32L422xx)}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_HSI48CALIBRATION\_DEFAULT\ 0x00000040U\ }}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_HSI48CALIBRATION\_DEFAULT\ 0x00000020U\ }}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FREQERRORDIR\_UP\ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FREQERRORDIR\_DOWN\ \ \ \ \ \ CRS\_ISR\_FEDIR\ }}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCOKIE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCWARN\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCWARNIE\ \ \ \ \ }}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_ESYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ESYNCIE\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCMISS\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCOKF\ \ \ \ \ \ \ }}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCWARN\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCWARNF\ \ \ \ \ }}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ERRF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ESYNC\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ESYNCF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCERR\ \ \ \ \ \ \ }}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCMISS\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCMISS\ \ \ \ \ \ }}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_TRIMOVF\ \ \ \ \ \ \ }}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00866\ }
\DoxyCodeLine{00871\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{00877\ }
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{00914\ }
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_CONFIG(\_\_PLLSAI1M\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1P\_\_,\ \_\_PLLSAI1Q\_\_,\ \_\_PLLSAI1R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ \(\backslash\)}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1P\ |\ \(\backslash\)}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI1CFGR\_PLLSAI1Q\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1R\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV),\ \(\backslash\)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1M\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI1N\_\_)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1Q\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\_\_PLLSAI1P\_\_)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_Pos)))}}
\DoxyCodeLine{00924\ }
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00926\ }
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_CONFIG(\_\_PLLSAI1M\_\_,\ \_\_PLLSAI1N\_\_,\ \_\_PLLSAI1P\_\_,\ \_\_PLLSAI1Q\_\_,\ \_\_PLLSAI1R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ \(\backslash\)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1M\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1P\ |\ \(\backslash\)}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI1CFGR\_PLLSAI1Q\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1R),\ \(\backslash\)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1M\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI1N\_\_)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1Q\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI1P\_\_)\ >>\ 4U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1P\_Pos)))}}
\DoxyCodeLine{00936\ }
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00938\ }
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00940\ }
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{00942\ }
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_CONFIG(\_\_PLLSAI1N\_\_,\ \_\_PLLSAI1P\_\_,\ \_\_PLLSAI1Q\_\_,\ \_\_PLLSAI1R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ \(\backslash\)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1P\ |\ \(\backslash\)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI1CFGR\_PLLSAI1Q\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1R\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV),\ \(\backslash\)}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI1N\_\_)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1Q\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\_\_PLLSAI1P\_\_)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_Pos)))}}
\DoxyCodeLine{00951\ }
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00953\ }
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_CONFIG(\_\_PLLSAI1N\_\_,\ \_\_PLLSAI1P\_\_,\ \_\_PLLSAI1Q\_\_,\ \_\_PLLSAI1R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ \(\backslash\)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI1CFGR\_PLLSAI1N\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1P\ |\ \(\backslash\)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI1CFGR\_PLLSAI1Q\ |\ RCC\_PLLSAI1CFGR\_PLLSAI1R),\ \(\backslash\)}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI1N\_\_)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1Q\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI1R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI1P\_\_)\ >>\ 4U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1P\_Pos)))}}
\DoxyCodeLine{00962\ }
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00964\ }
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00966\ }
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_MULN\_CONFIG(\_\_PLLSAI1N\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1N,\ (\_\_PLLSAI1N\_\_)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1N\_Pos)}}
\DoxyCodeLine{00984\ }
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{00986\ }
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_DIVM\_CONFIG(\_\_PLLSAI1M\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1M,\ ((\_\_PLLSAI1M\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1M\_Pos)}}
\DoxyCodeLine{01001\ }
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01003\ }
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01018\ }
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_DIVP\_CONFIG(\_\_PLLSAI1P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV,\ (\_\_PLLSAI1P\_\_)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1PDIV\_Pos)}}
\DoxyCodeLine{01021\ }
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01023\ }
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_DIVP\_CONFIG(\_\_PLLSAI1P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1P,\ ((\_\_PLLSAI1P\_\_)\ >>\ 4U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1P\_Pos)}}
\DoxyCodeLine{01026\ }
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01028\ }
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_DIVQ\_CONFIG(\_\_PLLSAI1Q\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1Q,\ (((\_\_PLLSAI1Q\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1Q\_Pos)}}
\DoxyCodeLine{01043\ }
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_DIVR\_CONFIG(\_\_PLLSAI1R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI1CFGR,\ RCC\_PLLSAI1CFGR\_PLLSAI1R,\ (((\_\_PLLSAI1R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI1CFGR\_PLLSAI1R\_Pos)}}
\DoxyCodeLine{01058\ }
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAI1ON)}}
\DoxyCodeLine{01066\ }
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAI1ON)}}
\DoxyCodeLine{01068\ }
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1CLKOUT\_ENABLE(\_\_PLLSAI1\_CLOCKOUT\_\_)\ \ \ SET\_BIT(RCC-\/>PLLSAI1CFGR,\ (\_\_PLLSAI1\_CLOCKOUT\_\_))}}
\DoxyCodeLine{01084\ }
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1CLKOUT\_DISABLE(\_\_PLLSAI1\_CLOCKOUT\_\_)\ \ CLEAR\_BIT(RCC-\/>PLLSAI1CFGR,\ (\_\_PLLSAI1\_CLOCKOUT\_\_))}}
\DoxyCodeLine{01086\ }
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLLSAI1CLKOUT\_CONFIG(\_\_PLLSAI1\_CLOCKOUT\_\_)\ \ READ\_BIT(RCC-\/>PLLSAI1CFGR,\ (\_\_PLLSAI1\_CLOCKOUT\_\_))}}
\DoxyCodeLine{01099\ }
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01101\ }
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{01103\ }
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{01139\ }
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#\ if\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)\ \&\&\ defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{01141\ }
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_CONFIG(\_\_PLLSAI2M\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_,\ \_\_PLLSAI2Q\_\_,\ \_\_PLLSAI2R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ \(\backslash\)}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2P\ |\ \(\backslash\)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2Q\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2R\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV),\ \(\backslash\)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2M\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI2N\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2Q\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2Q\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\_\_PLLSAI2P\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_Pos)))}}
\DoxyCodeLine{01151\ }
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#\ elif\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01153\ }
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_CONFIG(\_\_PLLSAI2M\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_,\ \_\_PLLSAI2R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ \(\backslash\)}}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2P\ |\ \(\backslash\)}}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2R\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV),\ \(\backslash\)}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2M\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI2N\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\_\_PLLSAI2P\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_Pos)))}}
\DoxyCodeLine{01162\ }
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#\ else}}
\DoxyCodeLine{01164\ }
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_CONFIG(\_\_PLLSAI2M\_\_,\ \_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_,\ \_\_PLLSAI2R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ \(\backslash\)}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2M\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2P\ |\ \(\backslash\)}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2R),\ \(\backslash\)}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2M\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAI2N\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI2P\_\_)\ >>\ 4U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2P\_Pos)))}}
\DoxyCodeLine{01173\ }
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#\ endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT\ \&\&\ RCC\_PLLSAI2Q\_DIV\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01175\ }
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01177\ }
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#\ \ if\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)\ \&\&\ defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{01179\ }
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_CONFIG(\_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_,\ \_\_PLLSAI2Q\_\_,\ \_\_PLLSAI2R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ \(\backslash\)}}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2P\ |\ \(\backslash\)}}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2Q\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2R\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV),\ \(\backslash\)}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI2N\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2Q\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2Q\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\_\_PLLSAI2P\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_Pos)))}}
\DoxyCodeLine{01188\ }
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#\ elif\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{01190\ }
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_CONFIG(\_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_,\ \_\_PLLSAI2R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ \(\backslash\)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2P\ |\ \(\backslash\)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2R\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV),\ \(\backslash\)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI2N\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\_\_PLLSAI2P\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2PDIV\_Pos)))}}
\DoxyCodeLine{01198\ }
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#\ else}}
\DoxyCodeLine{01200\ }
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_CONFIG(\_\_PLLSAI2N\_\_,\ \_\_PLLSAI2P\_\_,\ \_\_PLLSAI2R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ \(\backslash\)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAI2CFGR\_PLLSAI2N\ |\ RCC\_PLLSAI2CFGR\_PLLSAI2P\ |\ \(\backslash\)}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAI2CFGR\_PLLSAI2R),\ \(\backslash\)}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI2N\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAI2R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLSAI2P\_\_)\ >>\ 4U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2P\_Pos)))}}
\DoxyCodeLine{01208\ }
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#\ endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT\ \&\&\ RCC\_PLLSAI2Q\_DIV\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01210\ }
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01212\ }
\DoxyCodeLine{01213\ }
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_MULN\_CONFIG(\_\_PLLSAI2N\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2N,\ (\_\_PLLSAI2N\_\_)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2N\_Pos)}}
\DoxyCodeLine{01231\ }
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{01233\ }
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_DIVM\_CONFIG(\_\_PLLSAI2M\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2M,\ \ ((\_\_PLLSAI2M\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2M\_Pos)}}
\DoxyCodeLine{01248\ }
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01250\ }
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_DIVP\_CONFIG(\_\_PLLSAI2P\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2P,\ ((\_\_PLLSAI2P\_\_)\ >>\ 4U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2P\_Pos)}}
\DoxyCodeLine{01265\ }
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{01267\ }
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_DIVQ\_CONFIG(\_\_PLLSAI2Q\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2Q,\ (((\_\_PLLSAI2Q\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2Q\_Pos)}}
\DoxyCodeLine{01282\ }
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2Q\_DIV\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01284\ }
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_DIVR\_CONFIG(\_\_PLLSAI2R\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLSAI2CFGR,\ RCC\_PLLSAI2CFGR\_PLLSAI2R,\ (((\_\_PLLSAI2R\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLSAI2CFGR\_PLLSAI2R\_Pos)}}
\DoxyCodeLine{01299\ }
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAI2ON)}}
\DoxyCodeLine{01307\ }
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAI2ON)}}
\DoxyCodeLine{01309\ }
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2CLKOUT\_ENABLE(\_\_PLLSAI2\_CLOCKOUT\_\_)\ \ SET\_BIT(RCC-\/>PLLSAI2CFGR,\ (\_\_PLLSAI2\_CLOCKOUT\_\_))}}
\DoxyCodeLine{01335\ }
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2CLKOUT\_DISABLE(\_\_PLLSAI2\_CLOCKOUT\_\_)\ CLEAR\_BIT(RCC-\/>PLLSAI2CFGR,\ (\_\_PLLSAI2\_CLOCKOUT\_\_))}}
\DoxyCodeLine{01337\ }
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLLSAI2CLKOUT\_CONFIG(\_\_PLLSAI2\_CLOCKOUT\_\_)\ \ READ\_BIT(RCC-\/>PLLSAI2CFGR,\ (\_\_PLLSAI2\_CLOCKOUT\_\_))}}
\DoxyCodeLine{01360\ }
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01362\ }
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{01364\ }
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_SAI1\_CLKSOURCE\_\_)\(\backslash\)}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_SAI1SEL,\ (\_\_SAI1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_SAI1\_CLKSOURCE\_\_)\(\backslash\)}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_SAI1SEL,\ (\_\_SAI1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01393\ }
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_SAI1SEL))}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_SAI1SEL))}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01412\ }
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01414\ }
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{01416\ }
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CONFIG(\_\_SAI2\_CLKSOURCE\_\_\ )\(\backslash\)}}
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_SAI2SEL,\ (\_\_SAI2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CONFIG(\_\_SAI2\_CLKSOURCE\_\_\ )\(\backslash\)}}
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_SAI2SEL,\ (\_\_SAI2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01439\ }
\DoxyCodeLine{01447\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI2\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_SAI2SEL))}}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI2\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_SAI2SEL))}}
\DoxyCodeLine{01451\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01452\ }
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01454\ }
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CONFIG(\_\_I2C1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C1SEL,\ (\_\_I2C1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01466\ }
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C1SEL))}}
\DoxyCodeLine{01474\ }
\DoxyCodeLine{01475\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{01476\ }
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CONFIG(\_\_I2C2\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C2SEL,\ (\_\_I2C2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01488\ }
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C2\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C2SEL))}}
\DoxyCodeLine{01496\ }
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01498\ }
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CONFIG(\_\_I2C3\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C3SEL,\ (\_\_I2C3\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01510\ }
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C3\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C3SEL))}}
\DoxyCodeLine{01518\ }
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01520\ }
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CONFIG(\_\_I2C4\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_I2C4SEL,\ (\_\_I2C4\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01532\ }
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C4\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_I2C4SEL))}}
\DoxyCodeLine{01540\ }
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01542\ }
\DoxyCodeLine{01543\ }
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CONFIG(\_\_USART1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART1SEL,\ (\_\_USART1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01556\ }
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART1SEL))}}
\DoxyCodeLine{01565\ }
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CONFIG(\_\_USART2\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART2SEL,\ (\_\_USART2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01578\ }
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART2\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART2SEL))}}
\DoxyCodeLine{01587\ }
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{01589\ }
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CONFIG(\_\_USART3\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART3SEL,\ (\_\_USART3\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01602\ }
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART3\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART3SEL))}}
\DoxyCodeLine{01611\ }
\DoxyCodeLine{01612\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01613\ }
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01615\ }
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CONFIG(\_\_UART4\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_UART4SEL,\ (\_\_UART4\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01628\ }
\DoxyCodeLine{01636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART4\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_UART4SEL))}}
\DoxyCodeLine{01637\ }
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01639\ }
\DoxyCodeLine{01640\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01641\ }
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CONFIG(\_\_UART5\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_UART5SEL,\ (\_\_UART5\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01654\ }
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART5\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_UART5SEL))}}
\DoxyCodeLine{01663\ }
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01665\ }
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CONFIG(\_\_LPUART1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPUART1SEL,\ (\_\_LPUART1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01678\ }
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPUART1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPUART1SEL))}}
\DoxyCodeLine{01687\ }
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_LPTIM1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPTIM1SEL,\ (\_\_LPTIM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01700\ }
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPTIM1SEL))}}
\DoxyCodeLine{01709\ }
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CONFIG(\_\_LPTIM2\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPTIM2SEL,\ (\_\_LPTIM2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01722\ }
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPTIM2SEL))}}
\DoxyCodeLine{01731\ }
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{01733\ }
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CONFIG(\_\_SDMMC1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \(\backslash\)}}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \(\backslash\)}}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_SDMMC1\_CLKSOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_PLLP)\ \(\backslash\)}}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_SDMMCSEL);\ \(\backslash\)}}
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_SDMMCSEL);\ \(\backslash\)}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ (\_\_SDMMC1\_CLKSOURCE\_\_));\ \(\backslash\)}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CONFIG(\_\_SDMMC1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ (\_\_SDMMC1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01783\ }
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE()\ \(\backslash\)}}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_SDMMCSEL)\ !=\ 0U)\ ?\ RCC\_SDMMC1CLKSOURCE\_PLLP\ :\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL)))}}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE()\ \(\backslash\)}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL))}}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR2\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01811\ }
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01813\ }
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CONFIG(\_\_RNG\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ (\_\_RNG\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01833\ }
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_RNG\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL))}}
\DoxyCodeLine{01847\ }
\DoxyCodeLine{01848\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{01849\ }
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CONFIG(\_\_USB\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ (\_\_USB\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01869\ }
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USB\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL))}}
\DoxyCodeLine{01883\ }
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01885\ }
\DoxyCodeLine{01886\ \textcolor{preprocessor}{\#if\ defined(RCC\_CCIPR\_ADCSEL)}}
\DoxyCodeLine{01887\ }
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CONFIG(\_\_ADC\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_ADCSEL,\ (\_\_ADC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01901\ }
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_ADC\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_ADCSEL))}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01913\ }
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_ADC\_SOURCE()\ ((\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED()\ !=\ 0U)\ ?\ RCC\_ADCCLKSOURCE\_SYSCLK\ :\ RCC\_ADCCLKSOURCE\_NONE)}}
\DoxyCodeLine{01920\ }
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CCIPR\_ADCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01922\ }
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{01924\ }
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CONFIG(\_\_SWPMI1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_SWPMI1SEL,\ (\_\_SWPMI1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01934\ }
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SWPMI1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_SWPMI1SEL))}}
\DoxyCodeLine{01941\ }
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01943\ }
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_DFSDM1SEL,\ (\_\_DFSDM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_DFSDM1SEL,\ (\_\_DFSDM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01959\ }
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_DFSDM1SEL))}}
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_DFSDM1SEL))}}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01970\ }
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{01972\ }
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1AUDIO\_CONFIG(\_\_DFSDM1AUDIO\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_ADFSDM1SEL,\ (\_\_DFSDM1AUDIO\_CLKSOURCE\_\_))}}
\DoxyCodeLine{01983\ }
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1AUDIO\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_ADFSDM1SEL))}}
\DoxyCodeLine{01991\ }
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01993\ }
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01995\ }
\DoxyCodeLine{01996\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{01997\ }
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CONFIG(\_\_LTDC\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_PLLSAI2DIVR,\ (\_\_LTDC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{02009\ }
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LTDC\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_PLLSAI2DIVR))}}
\DoxyCodeLine{02018\ }
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02020\ }
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#if\ defined(DSI\ )}}
\DoxyCodeLine{02022\ }
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CONFIG(\_\_DSI\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_DSISEL,\ (\_\_DSI\_CLKSOURCE\_\_))}}
\DoxyCodeLine{02032\ }
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DSI\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_DSISEL))}}
\DoxyCodeLine{02039\ }
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02041\ }
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{02043\ }
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI\_CONFIG(\_\_OSPI\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_OSPISEL,\ (\_\_OSPI\_CLKSOURCE\_\_))}}
\DoxyCodeLine{02054\ }
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_OSPI\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_OSPISEL))}}
\DoxyCodeLine{02062\ }
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ ||\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02064\ }
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{02070\ }
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_ENABLE\_IT()\ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI1RDYIE)}}
\DoxyCodeLine{02075\ }
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_DISABLE\_IT()\ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI1RDYIE)}}
\DoxyCodeLine{02080\ }
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_CLEAR\_IT()\ \ \ WRITE\_REG(RCC-\/>CICR,\ RCC\_CICR\_PLLSAI1RDYC)}}
\DoxyCodeLine{02085\ }
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_GET\_IT\_SOURCE()\ \ \ \ \ (READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_PLLSAI1RDYF)\ ==\ RCC\_CIFR\_PLLSAI1RDYF)}}
\DoxyCodeLine{02090\ }
\DoxyCodeLine{02094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI1\_GET\_FLAG()\ \ \ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAI1RDY)\ ==\ (RCC\_CR\_PLLSAI1RDY))}}
\DoxyCodeLine{02095\ }
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02097\ }
\DoxyCodeLine{02098\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{02099\ }
\DoxyCodeLine{02103\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_ENABLE\_IT()\ \ SET\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI2RDYIE)}}
\DoxyCodeLine{02104\ }
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_DISABLE\_IT()\ CLEAR\_BIT(RCC-\/>CIER,\ RCC\_CIER\_PLLSAI2RDYIE)}}
\DoxyCodeLine{02109\ }
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_CLEAR\_IT()\ \ \ WRITE\_REG(RCC-\/>CICR,\ RCC\_CICR\_PLLSAI2RDYC)}}
\DoxyCodeLine{02114\ }
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_GET\_IT\_SOURCE()\ \ \ \ \ (READ\_BIT(RCC-\/>CIFR,\ RCC\_CIFR\_PLLSAI2RDYF)\ ==\ RCC\_CIFR\_PLLSAI2RDYF)}}
\DoxyCodeLine{02119\ }
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI2\_GET\_FLAG()\ \ \ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAI2RDY)\ ==\ (RCC\_CR\_PLLSAI2RDY))}}
\DoxyCodeLine{02124\ }
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02126\ }
\DoxyCodeLine{02127\ }
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ SET\_BIT(EXTI-\/>IMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02133\ }
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ CLEAR\_BIT(EXTI-\/>IMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02139\ }
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT()\ \ \ SET\_BIT(EXTI-\/>EMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02145\ }
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT()\ \ CLEAR\_BIT(EXTI-\/>EMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02151\ }
\DoxyCodeLine{02152\ }
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_FALLING\_EDGE()\ \ SET\_BIT(EXTI-\/>FTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02158\ }
\DoxyCodeLine{02159\ }
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_FALLING\_EDGE()\ \ CLEAR\_BIT(EXTI-\/>FTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02165\ }
\DoxyCodeLine{02166\ }
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE()\ \ \ SET\_BIT(EXTI-\/>RTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02172\ }
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_EDGE()\ \ CLEAR\_BIT(EXTI-\/>RTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02178\ }
\DoxyCodeLine{02183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{02188\ }
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{02194\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02195\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02197\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{02198\ }
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_GET\_FLAG()\ \ \ \ \ \ \ (READ\_BIT(EXTI-\/>PR1,\ RCC\_EXTI\_LINE\_LSECSS)\ ==\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02204\ }
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_CLEAR\_FLAG()\ \ \ \ \ WRITE\_REG(EXTI-\/>PR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02210\ }
\DoxyCodeLine{02215\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_GENERATE\_SWIT()\ \ SET\_BIT(EXTI-\/>SWIER1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{02216\ }
\DoxyCodeLine{02217\ }
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02219\ }
\DoxyCodeLine{02230\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ \ \ SET\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{02231\ }
\DoxyCodeLine{02242\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ \ CLEAR\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{02243\ }
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_GET\_IT\_SOURCE(\_\_INTERRUPT\_\_)\ \ ((READ\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))\ !=\ 0U)\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{02254\ }
\DoxyCodeLine{02266\ \textcolor{comment}{/*\ CRS\ IT\ Error\ Mask\ */}}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\#define\ \ RCC\_CRS\_IT\_ERROR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CRS\_IT\_TRIMOVF\ |\ RCC\_CRS\_IT\_SYNCERR\ |\ RCC\_CRS\_IT\_SYNCMISS)}}
\DoxyCodeLine{02268\ }
\DoxyCodeLine{02269\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_INTERRUPT\_\_)\ \&\ RCC\_CRS\_IT\_ERROR\_MASK)\ !=\ 0U)\ \(\backslash\)}}
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{02272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ CRS\_ICR\_ERRC\ |\ ((\_\_INTERRUPT\_\_)\ \&\ \string~RCC\_CRS\_IT\_ERROR\_MASK));\ \(\backslash\)}}
\DoxyCodeLine{02273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{02275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ (\_\_INTERRUPT\_\_));\ \(\backslash\)}}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{02279\ }
\DoxyCodeLine{02293\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_GET\_FLAG(\_\_FLAG\_\_)\ \ (READ\_BIT(CRS-\/>ISR,\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{02294\ }
\DoxyCodeLine{02310\ \textcolor{comment}{/*\ CRS\ Flag\ Error\ Mask\ */}}
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ERROR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CRS\_FLAG\_TRIMOVF\ |\ RCC\_CRS\_FLAG\_SYNCERR\ |\ RCC\_CRS\_FLAG\_SYNCMISS)}}
\DoxyCodeLine{02312\ }
\DoxyCodeLine{02313\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_FLAG\_\_)\ \&\ RCC\_CRS\_FLAG\_ERROR\_MASK)\ !=\ 0U)\ \(\backslash\)}}
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ CRS\_ICR\_ERRC\ |\ ((\_\_FLAG\_\_)\ \&\ \string~RCC\_CRS\_FLAG\_ERROR\_MASK));\ \(\backslash\)}}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{02318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{02319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ (\_\_FLAG\_\_));\ \(\backslash\)}}
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{02322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{02323\ }
\DoxyCodeLine{02324\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02325\ }
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02331\ }
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_ENABLE()\ \ SET\_BIT(CRS-\/>CR,\ CRS\_CR\_CEN)}}
\DoxyCodeLine{02341\ }
\DoxyCodeLine{02346\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_DISABLE()\ CLEAR\_BIT(CRS-\/>CR,\ CRS\_CR\_CEN)}}
\DoxyCodeLine{02347\ }
\DoxyCodeLine{02353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_ENABLE()\ \ \ \ \ SET\_BIT(CRS-\/>CR,\ CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{02354\ }
\DoxyCodeLine{02359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_DISABLE()\ \ \ \ CLEAR\_BIT(CRS-\/>CR,\ CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{02360\ }
\DoxyCodeLine{02371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELOADVALUE\_CALCULATE(\_\_FTARGET\_\_,\ \_\_FSYNC\_\_)\ \ (((\_\_FTARGET\_\_)\ /\ (\_\_FSYNC\_\_))\ -\/\ 1U)}}
\DoxyCodeLine{02372\ }
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02378\ }
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\#if\ defined(PSSI)}}
\DoxyCodeLine{02380\ }
\DoxyCodeLine{02385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()}}
\DoxyCodeLine{02386\ }
\DoxyCodeLine{02387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()}}
\DoxyCodeLine{02388\ }
\DoxyCodeLine{02389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()}}
\DoxyCodeLine{02390\ }
\DoxyCodeLine{02391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()}}
\DoxyCodeLine{02392\ }
\DoxyCodeLine{02393\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()}}
\DoxyCodeLine{02394\ }
\DoxyCodeLine{02395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()}}
\DoxyCodeLine{02396\ }
\DoxyCodeLine{02397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{02398\ }
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{02400\ }
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED()}}
\DoxyCodeLine{02402\ }
\DoxyCodeLine{02403\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PSSI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_DISABLED()}}
\DoxyCodeLine{02404\ }
\DoxyCodeLine{02409\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02410\ }
\DoxyCodeLine{02415\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02424\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_PeriphCLKConfig(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit);}
\DoxyCodeLine{02425\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_GetPeriphCLKConfig(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit);}
\DoxyCodeLine{02426\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_GetPeriphCLKFreq(uint32\_t\ PeriphClk);}
\DoxyCodeLine{02427\ }
\DoxyCodeLine{02435\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{02436\ }
\DoxyCodeLine{02437\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_EnablePLLSAI1(RCC\_PLLSAI1InitTypeDef\ \ *PLLSAI1Init);}
\DoxyCodeLine{02438\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_DisablePLLSAI1(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02439\ }
\DoxyCodeLine{02440\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02441\ }
\DoxyCodeLine{02442\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{02443\ }
\DoxyCodeLine{02444\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_EnablePLLSAI2(RCC\_PLLSAI2InitTypeDef\ \ *PLLSAI2Init);}
\DoxyCodeLine{02445\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_DisablePLLSAI2(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02446\ }
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02448\ }
\DoxyCodeLine{02449\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_WakeUpStopCLKConfig(uint32\_t\ WakeUpClk);}
\DoxyCodeLine{02450\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_StandbyMSIRangeConfig(uint32\_t\ MSIRange);}
\DoxyCodeLine{02451\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_EnableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02452\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_DisableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02453\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_EnableLSECSS\_IT(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02454\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_LSECSS\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02455\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_LSECSS\_Callback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02456\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_EnableLSCO(uint32\_t\ LSCOSource);}
\DoxyCodeLine{02457\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_DisableLSCO(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02458\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_EnableMSIPLLMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02459\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_DisableMSIPLLMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02460\ \textcolor{preprocessor}{\#if\ defined\ (OCTOSPI1)\ \&\&\ defined\ (OCTOSPI2)}}
\DoxyCodeLine{02461\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_OCTOSPIDelayConfig(uint32\_t\ Delay1,\ uint32\_t\ Delay2);}
\DoxyCodeLine{02462\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ \&\&\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02463\ }
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02469\ }
\DoxyCodeLine{02474\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSConfig(RCC\_CRSInitTypeDef\ *pInit);}
\DoxyCodeLine{02475\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSSoftwareSynchronizationGenerate(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02476\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSGetSynchronizationInfo(RCC\_CRSSynchroInfoTypeDef\ *pSynchroInfo);}
\DoxyCodeLine{02477\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSWaitSynchronization(uint32\_t\ Timeout);}
\DoxyCodeLine{02478\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02479\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_SyncOkCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02480\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_SyncWarnCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02481\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_ExpectedSyncCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{02482\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_ErrorCallback(uint32\_t\ Error);}
\DoxyCodeLine{02483\ }
\DoxyCodeLine{02488\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02489\ }
\DoxyCodeLine{02494\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02498\ \textcolor{comment}{/*\ Define\ used\ for\ IS\_RCC\_*\ macros\ below\ */}}
\DoxyCodeLine{02499\ \textcolor{preprocessor}{\#if\ defined(STM32L412xx)\ ||\ defined(STM32L422xx)}}
\DoxyCodeLine{02500\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02501\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02502\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02503\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02504\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_RTC\ |\ \(\backslash\)}}
\DoxyCodeLine{02505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RNG)}}
\DoxyCodeLine{02506\ \textcolor{preprocessor}{\#elif\ defined(STM32L431xx)}}
\DoxyCodeLine{02507\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02510\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02511\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ \(\backslash\)}}
\DoxyCodeLine{02512\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_SWPMI1\ |\ \(\backslash\)}}
\DoxyCodeLine{02513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1)}}
\DoxyCodeLine{02514\ \textcolor{preprocessor}{\#elif\ defined(STM32L432xx)\ ||\ defined(STM32L442xx)}}
\DoxyCodeLine{02515\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ \(\backslash\)}}
\DoxyCodeLine{02516\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ \(\backslash\)}}
\DoxyCodeLine{02520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ RCC\_PERIPHCLK\_ADC\ |\ \(\backslash\)}}
\DoxyCodeLine{02521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SWPMI1\ |\ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG)}}
\DoxyCodeLine{02522\ \textcolor{preprocessor}{\#elif\ defined(STM32L433xx)\ ||\ defined(STM32L443xx)}}
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\(\backslash\)}}
\DoxyCodeLine{02524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ \(\backslash\)}}
\DoxyCodeLine{02528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_SWPMI1\ |\ \(\backslash\)}}
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1)}}
\DoxyCodeLine{02530\ \textcolor{preprocessor}{\#elif\ defined(STM32L451xx)}}
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\(\backslash\)}}
\DoxyCodeLine{02532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ \(\backslash\)}}
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C4\ |\ \(\backslash\)}}
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ \(\backslash\)}}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ \(\backslash\)}}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1)}}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\#elif\ defined(STM32L452xx)\ ||\ defined(STM32L462xx)}}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\(\backslash\)}}
\DoxyCodeLine{02542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ \(\backslash\)}}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C4\ |\ \(\backslash\)}}
\DoxyCodeLine{02546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ \(\backslash\)}}
\DoxyCodeLine{02548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ \(\backslash\)}}
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1)}}
\DoxyCodeLine{02550\ \textcolor{preprocessor}{\#elif\ defined(STM32L471xx)}}
\DoxyCodeLine{02551\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ RCC\_PERIPHCLK\_UART5\ |\ \(\backslash\)}}
\DoxyCodeLine{02553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ RCC\_PERIPHCLK\_SAI2\ |\ \(\backslash\)}}
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_SWPMI1\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ \(\backslash\)}}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1)}}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#elif\ defined(STM32L496xx)\ ||\ defined(STM32L4A6xx)}}
\DoxyCodeLine{02560\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ RCC\_PERIPHCLK\_UART5\ |\ \(\backslash\)}}
\DoxyCodeLine{02562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C4\ |\ \(\backslash\)}}
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ RCC\_PERIPHCLK\_SAI2\ |\ \(\backslash\)}}
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ \(\backslash\)}}
\DoxyCodeLine{02568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_SWPMI1\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ \(\backslash\)}}
\DoxyCodeLine{02569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1)}}
\DoxyCodeLine{02570\ \textcolor{preprocessor}{\#elif\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)}}
\DoxyCodeLine{02571\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ RCC\_PERIPHCLK\_UART5\ |\ \(\backslash\)}}
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C4\ |\ \(\backslash\)}}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ RCC\_PERIPHCLK\_SAI2\ |\ \(\backslash\)}}
\DoxyCodeLine{02578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ \(\backslash\)}}
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ RCC\_PERIPHCLK\_DFSDM1AUDIO\ |\ \(\backslash\)}}
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1\ |\ \(\backslash\)}}
\DoxyCodeLine{02581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_OSPI\ |\ RCC\_PERIPHCLK\_LTDC)}}
\DoxyCodeLine{02582\ \textcolor{preprocessor}{\#elif\ defined(STM32L4R5xx)\ ||\ defined(STM32L4S5xx)}}
\DoxyCodeLine{02583\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ RCC\_PERIPHCLK\_UART5\ |\ \(\backslash\)}}
\DoxyCodeLine{02585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C4\ |\ \(\backslash\)}}
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ RCC\_PERIPHCLK\_SAI2\ |\ \(\backslash\)}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ \(\backslash\)}}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ RCC\_PERIPHCLK\_DFSDM1AUDIO\ |\ \(\backslash\)}}
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1\ |\ \(\backslash\)}}
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_OSPI)}}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#elif\ defined(STM32L4R7xx)\ ||\ defined(STM32L4S7xx)}}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ RCC\_PERIPHCLK\_UART5\ |\ \(\backslash\)}}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C4\ |\ \(\backslash\)}}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ RCC\_PERIPHCLK\_SAI2\ |\ \(\backslash\)}}
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ \(\backslash\)}}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ RCC\_PERIPHCLK\_DFSDM1AUDIO\ |\ \(\backslash\)}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1\ |\ \(\backslash\)}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_OSPI\ |\ RCC\_PERIPHCLK\_LTDC)}}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\#elif\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{02607\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ RCC\_PERIPHCLK\_UART5\ |\ \(\backslash\)}}
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C4\ |\ \(\backslash\)}}
\DoxyCodeLine{02612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ RCC\_PERIPHCLK\_SAI2\ |\ \(\backslash\)}}
\DoxyCodeLine{02614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ \(\backslash\)}}
\DoxyCodeLine{02615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ RCC\_PERIPHCLK\_DFSDM1AUDIO\ |\ \(\backslash\)}}
\DoxyCodeLine{02616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1\ |\ \(\backslash\)}}
\DoxyCodeLine{02617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_OSPI\ |\ RCC\_PERIPHCLK\_LTDC\ |\ RCC\_PERIPHCLK\_DSI)}}
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02619\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLOCK\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ RCC\_PERIPHCLK\_USART3\ |\ \(\backslash\)}}
\DoxyCodeLine{02620\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_UART4\ |\ RCC\_PERIPHCLK\_UART5\ |\ \(\backslash\)}}
\DoxyCodeLine{02621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPUART1\ |\ \(\backslash\)}}
\DoxyCodeLine{02622\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ |\ RCC\_PERIPHCLK\_I2C2\ |\ RCC\_PERIPHCLK\_I2C3\ |\ \(\backslash\)}}
\DoxyCodeLine{02623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM1\ |\ RCC\_PERIPHCLK\_LPTIM2\ |\ \(\backslash\)}}
\DoxyCodeLine{02624\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI1\ |\ RCC\_PERIPHCLK\_SAI2\ |\ \(\backslash\)}}
\DoxyCodeLine{02625\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB\ |\ \(\backslash\)}}
\DoxyCodeLine{02626\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_ADC\ |\ RCC\_PERIPHCLK\_SWPMI1\ |\ RCC\_PERIPHCLK\_DFSDM1\ |\ \(\backslash\)}}
\DoxyCodeLine{02627\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ |\ RCC\_PERIPHCLK\_RNG\ |\ RCC\_PERIPHCLK\_SDMMC1)}}
\DoxyCodeLine{02628\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L412xx\ ||\ STM32L422xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02629\ }
\DoxyCodeLine{02634\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02639\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSCOSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_LSCOSOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LSCOSOURCE\_LSE))}}
\DoxyCodeLine{02641\ }
\DoxyCodeLine{02642\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(\_\_SELECTION\_\_)\ \ \ ((((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLOCK\_ALL)\ !=\ 0x00u)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{02643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ \string~RCC\_PERIPHCLOCK\_ALL)\ ==\ 0x00u))}}
\DoxyCodeLine{02644\ }
\DoxyCodeLine{02645\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_PCLK2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{02650\ }
\DoxyCodeLine{02651\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART2CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_HSI))}}
\DoxyCodeLine{02656\ }
\DoxyCodeLine{02657\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{02658\ }
\DoxyCodeLine{02659\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART3CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART3CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART3CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART3CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART3CLKSOURCE\_HSI))}}
\DoxyCodeLine{02664\ }
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02666\ }
\DoxyCodeLine{02667\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{02668\ }
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART4CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_UART4CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART4CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART4CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART4CLKSOURCE\_HSI))}}
\DoxyCodeLine{02674\ }
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02676\ }
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{02678\ }
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART5CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_UART5CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART5CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART5CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART5CLKSOURCE\_HSI))}}
\DoxyCodeLine{02684\ }
\DoxyCodeLine{02685\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02686\ }
\DoxyCodeLine{02687\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPUART1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02690\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02691\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{02692\ }
\DoxyCodeLine{02693\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C1CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02695\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{02696\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{02697\ }
\DoxyCodeLine{02698\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{02699\ }
\DoxyCodeLine{02700\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C2CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{02703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_HSI))}}
\DoxyCodeLine{02704\ }
\DoxyCodeLine{02705\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02706\ }
\DoxyCodeLine{02707\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C3CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{02710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_HSI))}}
\DoxyCodeLine{02711\ }
\DoxyCodeLine{02712\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{02713\ }
\DoxyCodeLine{02714\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C4CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C4CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C4CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{02717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C4CLKSOURCE\_HSI))}}
\DoxyCodeLine{02718\ }
\DoxyCodeLine{02719\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02720\ }
\DoxyCodeLine{02721\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{02722\ }
\DoxyCodeLine{02723\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{02724\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI1CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02725\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02726\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02728\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PIN)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_HSI))}}
\DoxyCodeLine{02730\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02731\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI1CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02732\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PIN))}}
\DoxyCodeLine{02736\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02737\ }
\DoxyCodeLine{02738\ \textcolor{preprocessor}{\#elif\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{02739\ }
\DoxyCodeLine{02740\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI1CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02741\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02742\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PIN))}}
\DoxyCodeLine{02744\ }
\DoxyCodeLine{02745\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02746\ }
\DoxyCodeLine{02747\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{02748\ }
\DoxyCodeLine{02749\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{02750\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI2CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLLSAI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PIN)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_HSI))}}
\DoxyCodeLine{02756\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02757\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI2CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLLSAI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PIN))}}
\DoxyCodeLine{02762\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02763\ }
\DoxyCodeLine{02764\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02765\ }
\DoxyCodeLine{02766\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM1CLK(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{02771\ }
\DoxyCodeLine{02772\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM2CLK(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM2CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM2CLKSOURCE\_LSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02775\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM2CLKSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM2CLKSOURCE\_LSE))}}
\DoxyCodeLine{02777\ }
\DoxyCodeLine{02778\ \textcolor{preprocessor}{\#if\ defined(SDMMC1)}}
\DoxyCodeLine{02779\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)\ \&\&\ defined(RCC\_CCIPR2\_SDMMCSEL)}}
\DoxyCodeLine{02780\ }
\DoxyCodeLine{02781\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDMMC1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_PLLP)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_MSI))}}
\DoxyCodeLine{02787\ }
\DoxyCodeLine{02788\ \textcolor{preprocessor}{\#elif\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{02789\ }
\DoxyCodeLine{02790\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDMMC1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_MSI))}}
\DoxyCodeLine{02795\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02796\ }
\DoxyCodeLine{02797\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDMMC1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_NONE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMC1CLKSOURCE\_MSI))}}
\DoxyCodeLine{02802\ }
\DoxyCodeLine{02803\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02804\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02805\ }
\DoxyCodeLine{02806\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{02807\ }
\DoxyCodeLine{02808\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{02809\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RNGCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02810\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_MSI))}}
\DoxyCodeLine{02814\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02815\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RNGCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02818\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_MSI))}}
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02820\ }
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02822\ }
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RNGCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02824\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_NONE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_MSI))}}
\DoxyCodeLine{02828\ }
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02830\ }
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB)}}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{02833\ }
\DoxyCodeLine{02834\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USBCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_MSI))}}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USBCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_MSI))}}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02846\ }
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02848\ }
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USBCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_NONE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_MSI))}}
\DoxyCodeLine{02854\ }
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02857\ }
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\#if\ defined(STM32L471xx)\ ||\ defined(STM32L475xx)\ ||\ defined(STM32L476xx)\ ||\ defined(STM32L485xx)\ ||\ defined(STM32L486xx)\ ||\ defined(STM32L496xx)\ ||\ defined(STM32L4A6xx)}}
\DoxyCodeLine{02859\ }
\DoxyCodeLine{02860\ \textcolor{preprocessor}{\#define\ IS\_RCC\_ADCCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_NONE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_PLLSAI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{02865\ }
\DoxyCodeLine{02866\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02867\ }
\DoxyCodeLine{02868\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#define\ IS\_RCC\_ADCCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_NONE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_PLLSAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02874\ \textcolor{preprocessor}{\#define\ IS\_RCC\_ADCCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02875\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_NONE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADCCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{02877\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02878\ }
\DoxyCodeLine{02879\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L471xx\ ||\ STM32L475xx\ ||\ STM32L476xx\ ||\ STM32L485xx\ ||\ STM32L486xx\ ||\ STM32L496xx\ ||\ STM32L4A6xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02880\ }
\DoxyCodeLine{02881\ \textcolor{preprocessor}{\#if\ defined(SWPMI1)}}
\DoxyCodeLine{02882\ }
\DoxyCodeLine{02883\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SWPMI1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SWPMI1CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SWPMI1CLKSOURCE\_HSI))}}
\DoxyCodeLine{02886\ }
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SWPMI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02888\ }
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{02890\ }
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1CLKSOURCE\_PCLK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{02894\ }
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\#if\ defined(STM32L4P5xx)\ ||\ defined(STM32L4Q5xx)\ ||\ defined(STM32L4R5xx)\ ||\ defined(STM32L4R7xx)\ ||\ defined(STM32L4R9xx)\ ||\ defined(STM32L4S5xx)\ ||\ defined(STM32L4S7xx)\ ||\ defined(STM32L4S9xx)}}
\DoxyCodeLine{02896\ }
\DoxyCodeLine{02897\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM1AUDIOCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1AUDIOCLKSOURCE\_SAI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1AUDIOCLKSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1AUDIOCLKSOURCE\_MSI))}}
\DoxyCodeLine{02901\ }
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4P5xx\ ||\ STM32L4Q5xx\ ||\ STM32L4R5xx\ ||\ STM32L4R7xx\ ||\ STM32L4R9xx\ ||\ STM32L4S5xx\ ||\ STM32L4S7xx\ ||\ STM32L4S9xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02903\ }
\DoxyCodeLine{02904\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Filter0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02905\ }
\DoxyCodeLine{02906\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{02907\ }
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LTDCCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LTDCCLKSOURCE\_PLLSAI2\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LTDCCLKSOURCE\_PLLSAI2\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LTDCCLKSOURCE\_PLLSAI2\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LTDCCLKSOURCE\_PLLSAI2\_DIV16))}}
\DoxyCodeLine{02913\ }
\DoxyCodeLine{02914\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02915\ }
\DoxyCodeLine{02916\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{02917\ }
\DoxyCodeLine{02918\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DSICLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_DSICLKSOURCE\_DSIPHY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DSICLKSOURCE\_PLLSAI2))}}
\DoxyCodeLine{02921\ }
\DoxyCodeLine{02922\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02923\ }
\DoxyCodeLine{02924\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{02925\ }
\DoxyCodeLine{02926\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSPICLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_OSPICLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_OSPICLKSOURCE\_MSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_OSPICLKSOURCE\_PLL))}}
\DoxyCodeLine{02930\ }
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ ||\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02932\ }
\DoxyCodeLine{02933\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{02934\ }
\DoxyCodeLine{02935\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1SOURCE(\_\_VALUE\_\_)\ \ \ \ IS\_RCC\_PLLSOURCE(\_\_VALUE\_\_)}}
\DoxyCodeLine{02936\ }
\DoxyCodeLine{02937\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{02938\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1M\_VALUE(\_\_VALUE\_\_)\ \ \ ((1U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 16U))}}
\DoxyCodeLine{02939\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02940\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1M\_VALUE(\_\_VALUE\_\_)\ \ \ ((1U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 8U))}}
\DoxyCodeLine{02941\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02942\ }
\DoxyCodeLine{02943\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1N\_MUL\_8\_127\_SUPPORT)}}
\DoxyCodeLine{02944\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1N\_VALUE(\_\_VALUE\_\_)\ \ \ ((8U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 127U))}}
\DoxyCodeLine{02945\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02946\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1N\_VALUE(\_\_VALUE\_\_)\ \ \ ((8U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 86U))}}
\DoxyCodeLine{02947\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1N\_MUL\_8\_127\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02948\ }
\DoxyCodeLine{02949\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{02950\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1P\_VALUE(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ >=\ 2U)\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 31U))}}
\DoxyCodeLine{02951\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02952\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1P\_VALUE(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ ==\ 7U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 17U))}}
\DoxyCodeLine{02953\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02954\ }
\DoxyCodeLine{02955\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1Q\_VALUE(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ ==\ 2U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 4U)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ 6U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 8U))}}
\DoxyCodeLine{02957\ }
\DoxyCodeLine{02958\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI1R\_VALUE(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ ==\ 2U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 4U)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ 6U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 8U))}}
\DoxyCodeLine{02960\ }
\DoxyCodeLine{02961\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI1\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02962\ }
\DoxyCodeLine{02963\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{02964\ }
\DoxyCodeLine{02965\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2SOURCE(\_\_VALUE\_\_)\ \ \ \ IS\_RCC\_PLLSOURCE(\_\_VALUE\_\_)}}
\DoxyCodeLine{02966\ }
\DoxyCodeLine{02967\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{02968\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2M\_VALUE(\_\_VALUE\_\_)\ \ \ ((1U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 16U))}}
\DoxyCodeLine{02969\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02970\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2M\_VALUE(\_\_VALUE\_\_)\ \ \ ((1U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 8U))}}
\DoxyCodeLine{02971\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2M\_DIV\_1\_16\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02972\ }
\DoxyCodeLine{02973\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2N\_MUL\_8\_127\_SUPPORT)}}
\DoxyCodeLine{02974\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2N\_VALUE(\_\_VALUE\_\_)\ \ \ ((8U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 127U))}}
\DoxyCodeLine{02975\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02976\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2N\_VALUE(\_\_VALUE\_\_)\ \ \ ((8U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 86U))}}
\DoxyCodeLine{02977\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2N\_MUL\_8\_127\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02978\ }
\DoxyCodeLine{02979\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{02980\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2P\_VALUE(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ >=\ 2U)\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 31U))}}
\DoxyCodeLine{02981\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02982\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2P\_VALUE(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ ==\ 7U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 17U))}}
\DoxyCodeLine{02983\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2P\_DIV\_2\_31\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02984\ }
\DoxyCodeLine{02985\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{02986\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2Q\_VALUE(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ ==\ 2U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 4U)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ 6U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 8U))}}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2Q\_DIV\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02989\ }
\DoxyCodeLine{02990\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI2R\_VALUE(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ ==\ 2U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 4U)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ 6U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 8U))}}
\DoxyCodeLine{02992\ }
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02994\ }
\DoxyCodeLine{02995\ \textcolor{preprocessor}{\#if\ defined\ (OCTOSPI1)\ \&\&\ defined\ (OCTOSPI2)}}
\DoxyCodeLine{02996\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OCTOSPIDELAY(\_\_DELAY\_\_)\ \ \ \ \ (((\_\_DELAY\_\_)\ <=\ 0xFU))}}
\DoxyCodeLine{02997\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ \&\&\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02998\ }
\DoxyCodeLine{02999\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{03000\ }
\DoxyCodeLine{03001\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_GPIO)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_LSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_USB))}}
\DoxyCodeLine{03004\ }
\DoxyCodeLine{03005\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_DIV(\_\_DIV\_\_)\ \ \ \ \ \ \ (((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV1)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV4)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV16)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV64)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV128))}}
\DoxyCodeLine{03009\ }
\DoxyCodeLine{03010\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ RCC\_CRS\_SYNC\_POLARITY\_RISING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ RCC\_CRS\_SYNC\_POLARITY\_FALLING))}}
\DoxyCodeLine{03012\ }
\DoxyCodeLine{03013\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_RELOADVALUE(\_\_VALUE\_\_)\ \ (((\_\_VALUE\_\_)\ <=\ 0xFFFFU))}}
\DoxyCodeLine{03014\ }
\DoxyCodeLine{03015\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_ERRORLIMIT(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ <=\ 0xFFU))}}
\DoxyCodeLine{03016\ }
\DoxyCodeLine{03017\ \textcolor{preprocessor}{\#if\ defined(STM32L412xx)\ ||\ defined(STM32L422xx)}}
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_HSI48CALIBRATION(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ <=\ 0x7FU))}}
\DoxyCodeLine{03019\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03020\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_HSI48CALIBRATION(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ <=\ 0x3FU))}}
\DoxyCodeLine{03021\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L412xx\ ||\ STM32L422xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03022\ }
\DoxyCodeLine{03023\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_FREQERRORDIR(\_\_DIR\_\_)\ \ \ (((\_\_DIR\_\_)\ ==\ RCC\_CRS\_FREQERRORDIR\_UP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIR\_\_)\ ==\ RCC\_CRS\_FREQERRORDIR\_DOWN))}}
\DoxyCodeLine{03025\ }
\DoxyCodeLine{03026\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03027\ }
\DoxyCodeLine{03040\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{03041\ \}}
\DoxyCodeLine{03042\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03043\ }
\DoxyCodeLine{03044\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_HAL\_RCC\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03045\ }

\end{DoxyCode}
