\documentclass{report}
\input{../format.tex}  

\begin{document}
\onehalfspacing
	Date: \today{} \hfill{} Name: Maitreya Ranade\\
	\begin{center}
		\topskip0pt
		\vspace*{\fill}
		{\LARGE Digital Logic Design Revision} \\
		This report is written for personal understanding and not for publication or distribution.
		\vspace*{\fill}
	\end{center}
	
\pagebreak
\singlespacing
\tableofcontents
\pagebreak

\chapter{Digital Systems and Binary Numbers}
\input{DigitalSystems.tex} \pagebreak

\chapter{Boolean Algebra and Logic Gates}
\input{BooleanAlgebra.tex}   \pagebreak

\chapter{Gate‚ÄêLevel Minimization}
\input{GateLevelMinimization.tex}   \pagebreak

\chapter{Combinational Circuits}
\input{CombinationalLogic.tex}   \pagebreak

\chapter{Synchronous Sequential Logic}
\input{SeqLogic.tex}   \pagebreak

\chapter{Registers and Counters}
\input{RegNCount.tex}   \pagebreak

\chapter{Memory and Programmable Logic}
\input{MemNPL.tex}   \pagebreak

\chapter{Design at the Register Transfer Level}
\input{RTL.tex}   \pagebreak

%\chapter{Laboratory Experiments with Standard ICs and FPGAs}
%\input{BooleanAlgebra.tex}   \pagebreak
	
\end{document}



