Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jun 28 17:28:26 2024
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file control_top_control_sets_placed.rpt
| Design       : control_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           31 |
| No           | No                    | Yes                    |              53 |           19 |
| No           | Yes                   | No                     |              40 |           13 |
| Yes          | No                    | No                     |              88 |           27 |
| Yes          | No                    | Yes                    |             207 |           53 |
| Yes          | Yes                   | No                     |             187 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                Enable Signal                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  uut1_Filter/OUTPUT_reg_1 |                                             | uut1_Filter/OUTPUT_reg_0                           |                1 |              1 |         1.00 |
|  uut2_Filter/OUTPUT_reg_2 |                                             | uut2_Filter/OUTPUT_reg_1                           |                1 |              1 |         1.00 |
|  uut2_Filter/OUTPUT_reg_4 |                                             | uut2_Filter/OUTPUT_reg_3                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG            | PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0   | uut2_Filter/OUTPUT_reg_2                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG            | PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0   | uut2_Filter/OUTPUT_reg_4                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG            |                                             | uut1_Filter/OUTPUT_reg_0                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG            |                                             | uut2_Filter/OUTPUT_reg_1                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG            |                                             | uut2_Filter/OUTPUT_reg_3                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG            | PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_0   | uut1_Filter/OUTPUT_reg_1                           |                1 |              1 |         1.00 |
|  CLK100Hz_BUFG            |                                             |                                                    |                3 |              3 |         1.00 |
|  CLK100Hz_BUFG            |                                             | HALL_INST/uut_PID_TIME/AR[0]                       |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG            | uut1_Filter/sel                             | uut1_Filter/uut/SR[0]                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG            | uut2_Filter/count[3]_i_2__0_n_0             | uut2_Filter/uut/SR[0]                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG            | uut3_Filter/count[3]_i_2__1_n_0             | uut3_Filter/uut/SR[0]                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG            | RESET_IBUF                                  |                                                    |                3 |              5 |         1.67 |
|  CLK100Hz_BUFG            | pid_top_inst/PIDGen_inst/pout[10]_i_1_n_0   |                                                    |                3 |             11 |         3.67 |
|  CLK100Hz_BUFG            | pid_top_inst/RampGen_inst/p_0_in            | HALL_INST/uut_PID_TIME/AR[0]                       |                4 |             11 |         2.75 |
|  CLK100Hz_BUFG            | pid_top_inst/PIDGen_inst/ek2[31]_i_2_n_0    | pid_top_inst/PIDGen_inst/ek2[31]_i_1_n_0           |                5 |             15 |         3.00 |
|  CLK_IBUF_BUFG            |                                             | DISPLAY_INST/gestion_digsel/counter[16]_i_1__1_n_0 |                5 |             17 |         3.40 |
|  CLK100Hz_BUFG            | pid_top_inst/PIDGen_inst/sAdc[19]_i_1_n_0   |                                                    |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG            | HALL_INST/uut_PID_TIME/rpm_v                | HALL_INST/uut_PID_TIME/AR[0]                       |                3 |             18 |         6.00 |
|  CLK_IBUF_BUFG            | HALL_INST/uut_PID_TIME/count_per_rev_frec0  |                                                    |                4 |             18 |         4.50 |
|  CLK_IBUF_BUFG            | uut/delayed_vector                          | HALL_INST/uut_PID_TIME/AR[0]                       |                8 |             18 |         2.25 |
|  CLK_IBUF_BUFG            |                                             | gen/clear                                          |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG            | HALL_INST/uut_PID_TIME/avg_count            | HALL_INST/uut_PID_TIME/AR[0]                       |                8 |             29 |         3.62 |
|  CLK100Hz_BUFG            | pid_top_inst/PIDGen_inst/ek[31]_i_2_n_0     | pid_top_inst/PIDGen_inst/ek[31]_i_1_n_0            |                8 |             32 |         4.00 |
|  CLK100Hz_BUFG            | pid_top_inst/PIDGen_inst/ek1[31]_i_2_n_0    | pid_top_inst/PIDGen_inst/ek1[31]_i_1_n_0           |               14 |             32 |         2.29 |
|  CLK100Hz_BUFG            | pid_top_inst/PIDGen_inst/uk1[31]_i_2_n_0    | pid_top_inst/PIDGen_inst/uk1[31]_i_1_n_0           |               14 |             32 |         2.29 |
|  CLK100Hz_BUFG            | pid_top_inst/PIDGen_inst/uk[31]_i_2_n_0     | pid_top_inst/PIDGen_inst/uk[31]_i_1_n_0            |                8 |             32 |         4.00 |
|  CLK100Hz_BUFG            | pid_top_inst/RampGen_inst/count[0]_i_1_n_0  | HALL_INST/uut_PID_TIME/AR[0]                       |                8 |             32 |         4.00 |
|  CLK100Hz_BUFG            | pid_top_inst/PIDGen_inst/uk_aux[31]_i_2_n_0 | pid_top_inst/PIDGen_inst/uk_aux[31]_i_1_n_0        |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG            | HALL_INST/uut_PID_TIME/total                | HALL_INST/uut_PID_TIME/AR[0]                       |                7 |             32 |         4.57 |
|  CLK_IBUF_BUFG            | HALL_INST/uut_PID_TIME/Q[0]                 | HALL_INST/uut_PID_TIME/AR[0]                       |                6 |             32 |         5.33 |
|  CLK_IBUF_BUFG            | HALL_INST/uut_PID_TIME/pulse_count          | HALL_INST/uut_PID_TIME/AR[0]                       |                6 |             32 |         5.33 |
|  CLK_IBUF_BUFG            | HALL_INST/uut_PID_TIME/count_per_rev0       |                                                    |               12 |             36 |         3.00 |
|  CLK_IBUF_BUFG            |                                             |                                                    |               28 |             39 |         1.39 |
|  CLK_IBUF_BUFG            |                                             | HALL_INST/uut_PID_TIME/AR[0]                       |               14 |             46 |         3.29 |
+---------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


