
5. Printing statistics.

=== $paramod\dual_port_ram\DATA_WIDTH=4'0111\ADDR_WIDTH=4'0100 ===

   Number of wires:                 17
   Number of wire bits:             89
   Number of public wires:           9
   Number of public wire bits:      39
   Number of memories:               1
   Number of memory bits:           28
   Number of processes:              0
   Number of cells:                 12
     $dffe                          14
     $mux                           24

=== addr_fifo ===

   Number of wires:                 28
   Number of wire bits:            117
   Number of public wires:          13
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           40
     $dffe                          20
     $eq                             5
     $logic_and                      4
     $logic_not                      7
     $mux                           10
     $ne                             5
     $reduce_bool                    7
     $sub                            5

=== design hierarchy ===

   addr_fifo                         1
     $paramod\dual_port_ram\DATA_WIDTH=4'0111\ADDR_WIDTH=4'0100      0

   Number of wires:                 28
   Number of wire bits:            117
   Number of public wires:          13
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           40
     $dffe                          20
     $eq                             5
     $logic_and                      4
     $logic_not                      7
     $mux                           10
     $ne                             5
     $reduce_bool                    7
     $sub                            5

