module RIPPLE_TB1;
    reg clk; 
    reg rstn; 
    wire [3:0] out; 
  
    RIPPLE_UC r0 (
        .clk(clk),  
        .rstn(rstn),  
        .out(out)
    );  
  
    always #5 clk = ~clk;  
  
    initial begin  
        clk = 0;  
        rstn = 1;  
        
        #10
        rstn = 0;  
        #180
        rstn=1;
        #10rstn=0;
        
        #170
        $finish;  
    end  
endmodule  
