

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10'
================================================================
* Date:           Mon Oct 28 11:01:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.178 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_10  |       33|       33|         3|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     123|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     123|    147|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U16  |sparsemux_17_3_32_1_1  |        0|   0|  0|  42|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0|  42|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln171_fu_252_p2   |         +|   0|  0|  14|           6|           1|
    |add_ln178_fu_315_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln171_fu_246_p2  |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  69|          45|          42|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch_1    |   9|          2|    6|         12|
    |ch_fu_74                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln178_reg_390                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buf_1_addr_reg_343                |   5|   0|    5|          0|
    |buf_1_addr_reg_343_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_2_addr_reg_349                |   5|   0|    5|          0|
    |buf_2_addr_reg_349_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_3_addr_reg_355                |   5|   0|    5|          0|
    |buf_3_addr_reg_355_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_4_addr_reg_361                |   5|   0|    5|          0|
    |buf_4_addr_reg_361_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_5_addr_reg_367                |   5|   0|    5|          0|
    |buf_5_addr_reg_367_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_6_addr_reg_373                |   5|   0|    5|          0|
    |buf_6_addr_reg_373_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_7_addr_reg_379                |   5|   0|    5|          0|
    |buf_7_addr_reg_379_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_addr_reg_337                  |   5|   0|    5|          0|
    |buf_addr_reg_337_pp0_iter1_reg    |   5|   0|    5|          0|
    |ch_fu_74                          |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 123|   0|  123|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10|  return value|
|buf_7_address0  |  out|    5|   ap_memory|                                       buf_7|         array|
|buf_7_ce0       |  out|    1|   ap_memory|                                       buf_7|         array|
|buf_7_q0        |   in|   32|   ap_memory|                                       buf_7|         array|
|buf_7_address1  |  out|    5|   ap_memory|                                       buf_7|         array|
|buf_7_ce1       |  out|    1|   ap_memory|                                       buf_7|         array|
|buf_7_we1       |  out|    1|   ap_memory|                                       buf_7|         array|
|buf_7_d1        |  out|   32|   ap_memory|                                       buf_7|         array|
|buf_6_address0  |  out|    5|   ap_memory|                                       buf_6|         array|
|buf_6_ce0       |  out|    1|   ap_memory|                                       buf_6|         array|
|buf_6_q0        |   in|   32|   ap_memory|                                       buf_6|         array|
|buf_6_address1  |  out|    5|   ap_memory|                                       buf_6|         array|
|buf_6_ce1       |  out|    1|   ap_memory|                                       buf_6|         array|
|buf_6_we1       |  out|    1|   ap_memory|                                       buf_6|         array|
|buf_6_d1        |  out|   32|   ap_memory|                                       buf_6|         array|
|buf_5_address0  |  out|    5|   ap_memory|                                       buf_5|         array|
|buf_5_ce0       |  out|    1|   ap_memory|                                       buf_5|         array|
|buf_5_q0        |   in|   32|   ap_memory|                                       buf_5|         array|
|buf_5_address1  |  out|    5|   ap_memory|                                       buf_5|         array|
|buf_5_ce1       |  out|    1|   ap_memory|                                       buf_5|         array|
|buf_5_we1       |  out|    1|   ap_memory|                                       buf_5|         array|
|buf_5_d1        |  out|   32|   ap_memory|                                       buf_5|         array|
|buf_4_address0  |  out|    5|   ap_memory|                                       buf_4|         array|
|buf_4_ce0       |  out|    1|   ap_memory|                                       buf_4|         array|
|buf_4_q0        |   in|   32|   ap_memory|                                       buf_4|         array|
|buf_4_address1  |  out|    5|   ap_memory|                                       buf_4|         array|
|buf_4_ce1       |  out|    1|   ap_memory|                                       buf_4|         array|
|buf_4_we1       |  out|    1|   ap_memory|                                       buf_4|         array|
|buf_4_d1        |  out|   32|   ap_memory|                                       buf_4|         array|
|buf_3_address0  |  out|    5|   ap_memory|                                       buf_3|         array|
|buf_3_ce0       |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_q0        |   in|   32|   ap_memory|                                       buf_3|         array|
|buf_3_address1  |  out|    5|   ap_memory|                                       buf_3|         array|
|buf_3_ce1       |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_we1       |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_d1        |  out|   32|   ap_memory|                                       buf_3|         array|
|buf_2_address0  |  out|    5|   ap_memory|                                       buf_2|         array|
|buf_2_ce0       |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_q0        |   in|   32|   ap_memory|                                       buf_2|         array|
|buf_2_address1  |  out|    5|   ap_memory|                                       buf_2|         array|
|buf_2_ce1       |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_we1       |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_d1        |  out|   32|   ap_memory|                                       buf_2|         array|
|buf_1_address0  |  out|    5|   ap_memory|                                       buf_1|         array|
|buf_1_ce0       |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_q0        |   in|   32|   ap_memory|                                       buf_1|         array|
|buf_1_address1  |  out|    5|   ap_memory|                                       buf_1|         array|
|buf_1_ce1       |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_we1       |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_d1        |  out|   32|   ap_memory|                                       buf_1|         array|
|buf_r_address0  |  out|    5|   ap_memory|                                       buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_q0        |   in|   32|   ap_memory|                                       buf_r|         array|
|buf_r_address1  |  out|    5|   ap_memory|                                       buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_we1       |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_d1        |  out|   32|   ap_memory|                                       buf_r|         array|
|empty           |   in|    3|     ap_none|                                       empty|        scalar|
|acc_address1    |  out|    5|   ap_memory|                                         acc|         array|
|acc_ce1         |  out|    1|   ap_memory|                                         acc|         array|
|acc_we1         |  out|    1|   ap_memory|                                         acc|         array|
|acc_d1          |  out|   32|   ap_memory|                                         acc|         array|
|acc_q1          |   in|   32|   ap_memory|                                         acc|         array|
+----------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ch = alloca i32 1" [maxPool_2.cpp:171]   --->   Operation 6 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln171 = store i6 0, i6 %ch" [maxPool_2.cpp:171]   --->   Operation 17 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc106"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ch_1 = load i6 %ch" [maxPool_2.cpp:171]   --->   Operation 19 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%icmp_ln171 = icmp_eq  i6 %ch_1, i6 32" [maxPool_2.cpp:171]   --->   Operation 20 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln171 = add i6 %ch_1, i6 1" [maxPool_2.cpp:171]   --->   Operation 21 'add' 'add_ln171' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc106.split, void %for.inc109.exitStub" [maxPool_2.cpp:171]   --->   Operation 22 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %ch_1" [maxPool_2.cpp:171]   --->   Operation 23 'zext' 'zext_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 24 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 25 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 26 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 27 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 28 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 29 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 30 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 31 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_2.cpp:178]   --->   Operation 32 'load' 'buf_load' <Predicate = (!icmp_ln171 & tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_2.cpp:178]   --->   Operation 33 'load' 'buf_1_load' <Predicate = (!icmp_ln171 & tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_2.cpp:178]   --->   Operation 34 'load' 'buf_2_load' <Predicate = (!icmp_ln171 & tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_2.cpp:178]   --->   Operation 35 'load' 'buf_3_load' <Predicate = (!icmp_ln171 & tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_2.cpp:178]   --->   Operation 36 'load' 'buf_4_load' <Predicate = (!icmp_ln171 & tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_2.cpp:178]   --->   Operation 37 'load' 'buf_5_load' <Predicate = (!icmp_ln171 & tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_2.cpp:178]   --->   Operation 38 'load' 'buf_6_load' <Predicate = (!icmp_ln171 & tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_2.cpp:178]   --->   Operation 39 'load' 'buf_7_load' <Predicate = (!icmp_ln171 & tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln171" [maxPool_2.cpp:178]   --->   Operation 40 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [maxPool_2.cpp:178]   --->   Operation 41 'load' 'acc_load' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (1.87ns)   --->   "%switch_ln178 = switch i3 %tmp, void %arrayidx973.case.7, i3 0, void %arrayidx973.case.0, i3 1, void %arrayidx973.case.1, i3 2, void %arrayidx973.case.2, i3 3, void %arrayidx973.case.3, i3 4, void %arrayidx973.case.4, i3 5, void %arrayidx973.case.5, i3 6, void %arrayidx973.case.6" [maxPool_2.cpp:178]   --->   Operation 42 'switch' 'switch_ln178' <Predicate = (!icmp_ln171)> <Delay = 1.87>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln179 = store i32 0, i5 %acc_addr" [maxPool_2.cpp:179]   --->   Operation 43 'store' 'store_ln179' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln171 = store i6 %add_ln171, i6 %ch" [maxPool_2.cpp:171]   --->   Operation 44 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc106" [maxPool_2.cpp:171]   --->   Operation 45 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.17>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_2.cpp:172]   --->   Operation 46 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [maxPool_2.cpp:171]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [maxPool_2.cpp:171]   --->   Operation 48 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_2.cpp:178]   --->   Operation 49 'load' 'buf_load' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_2.cpp:178]   --->   Operation 50 'load' 'buf_1_load' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_2.cpp:178]   --->   Operation 51 'load' 'buf_2_load' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_2.cpp:178]   --->   Operation 52 'load' 'buf_3_load' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_2.cpp:178]   --->   Operation 53 'load' 'buf_4_load' <Predicate = (tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_2.cpp:178]   --->   Operation 54 'load' 'buf_5_load' <Predicate = (tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_2.cpp:178]   --->   Operation 55 'load' 'buf_6_load' <Predicate = (tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_2.cpp:178]   --->   Operation 56 'load' 'buf_7_load' <Predicate = (tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 57 [1/1] (2.30ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %buf_load, i3 1, i32 %buf_1_load, i3 2, i32 %buf_2_load, i3 3, i32 %buf_3_load, i3 4, i32 %buf_4_load, i3 5, i32 %buf_5_load, i3 6, i32 %buf_6_load, i3 7, i32 %buf_7_load, i32 0, i3 %tmp" [maxPool_2.cpp:178]   --->   Operation 57 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 2.30> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [maxPool_2.cpp:178]   --->   Operation 58 'load' 'acc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/1] (2.55ns)   --->   "%add_ln178 = add i32 %acc_load, i32 %tmp_1" [maxPool_2.cpp:178]   --->   Operation 59 'add' 'add_ln178' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_6_addr" [maxPool_2.cpp:178]   --->   Operation 60 'store' 'store_ln178' <Predicate = (tmp == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 61 'br' 'br_ln178' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_5_addr" [maxPool_2.cpp:178]   --->   Operation 62 'store' 'store_ln178' <Predicate = (tmp == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 63 'br' 'br_ln178' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_4_addr" [maxPool_2.cpp:178]   --->   Operation 64 'store' 'store_ln178' <Predicate = (tmp == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 65 'br' 'br_ln178' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_3_addr" [maxPool_2.cpp:178]   --->   Operation 66 'store' 'store_ln178' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 67 'br' 'br_ln178' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_2_addr" [maxPool_2.cpp:178]   --->   Operation 68 'store' 'store_ln178' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 69 'br' 'br_ln178' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_1_addr" [maxPool_2.cpp:178]   --->   Operation 70 'store' 'store_ln178' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 71 'br' 'br_ln178' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_addr" [maxPool_2.cpp:178]   --->   Operation 72 'store' 'store_ln178' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 73 'br' 'br_ln178' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i5 %buf_7_addr" [maxPool_2.cpp:178]   --->   Operation 74 'store' 'store_ln178' <Predicate = (tmp == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_2.cpp:178]   --->   Operation 75 'br' 'br_ln178' <Predicate = (tmp == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[32]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch                      (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
tmp                     (read             ) [ 0111]
store_ln171             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
ch_1                    (load             ) [ 0000]
icmp_ln171              (icmp             ) [ 0110]
add_ln171               (add              ) [ 0000]
br_ln171                (br               ) [ 0000]
zext_ln171              (zext             ) [ 0000]
buf_addr                (getelementptr    ) [ 0111]
buf_1_addr              (getelementptr    ) [ 0111]
buf_2_addr              (getelementptr    ) [ 0111]
buf_3_addr              (getelementptr    ) [ 0111]
buf_4_addr              (getelementptr    ) [ 0111]
buf_5_addr              (getelementptr    ) [ 0111]
buf_6_addr              (getelementptr    ) [ 0111]
buf_7_addr              (getelementptr    ) [ 0111]
acc_addr                (getelementptr    ) [ 0110]
switch_ln178            (switch           ) [ 0000]
store_ln179             (store            ) [ 0000]
store_ln171             (store            ) [ 0000]
br_ln171                (br               ) [ 0000]
specpipeline_ln172      (specpipeline     ) [ 0000]
speclooptripcount_ln171 (speclooptripcount) [ 0000]
specloopname_ln171      (specloopname     ) [ 0000]
buf_load                (load             ) [ 0000]
buf_1_load              (load             ) [ 0000]
buf_2_load              (load             ) [ 0000]
buf_3_load              (load             ) [ 0000]
buf_4_load              (load             ) [ 0000]
buf_5_load              (load             ) [ 0000]
buf_6_load              (load             ) [ 0000]
buf_7_load              (load             ) [ 0000]
tmp_1                   (sparsemux        ) [ 0000]
acc_load                (load             ) [ 0000]
add_ln178               (add              ) [ 0101]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="acc">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i32.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="ch_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="3" slack="0"/>
<pin id="81" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="buf_1_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_2_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="buf_3_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_4_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="buf_5_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buf_6_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="buf_7_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2"/>
<pin id="230" dir="0" index="4" bw="5" slack="1"/>
<pin id="231" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
<pin id="233" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2"/>
<pin id="226" dir="0" index="4" bw="5" slack="1"/>
<pin id="227" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
<pin id="229" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2"/>
<pin id="222" dir="0" index="4" bw="5" slack="1"/>
<pin id="223" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
<pin id="225" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2"/>
<pin id="218" dir="0" index="4" bw="5" slack="1"/>
<pin id="219" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
<pin id="221" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2"/>
<pin id="214" dir="0" index="4" bw="5" slack="1"/>
<pin id="215" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
<pin id="217" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_4_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2"/>
<pin id="210" dir="0" index="4" bw="5" slack="1"/>
<pin id="211" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
<pin id="213" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_5_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2"/>
<pin id="206" dir="0" index="4" bw="5" slack="1"/>
<pin id="207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
<pin id="209" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_6_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2"/>
<pin id="234" dir="0" index="4" bw="5" slack="1"/>
<pin id="235" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
<pin id="237" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_7_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="acc_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="5" slack="0"/>
<pin id="201" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/1 store_ln179/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln171_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="ch_1_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln171_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln171_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln171_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln171_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="0" index="3" bw="1" slack="0"/>
<pin id="281" dir="0" index="4" bw="32" slack="0"/>
<pin id="282" dir="0" index="5" bw="3" slack="0"/>
<pin id="283" dir="0" index="6" bw="32" slack="0"/>
<pin id="284" dir="0" index="7" bw="3" slack="0"/>
<pin id="285" dir="0" index="8" bw="32" slack="0"/>
<pin id="286" dir="0" index="9" bw="3" slack="0"/>
<pin id="287" dir="0" index="10" bw="32" slack="0"/>
<pin id="288" dir="0" index="11" bw="3" slack="0"/>
<pin id="289" dir="0" index="12" bw="32" slack="0"/>
<pin id="290" dir="0" index="13" bw="2" slack="0"/>
<pin id="291" dir="0" index="14" bw="32" slack="0"/>
<pin id="292" dir="0" index="15" bw="1" slack="0"/>
<pin id="293" dir="0" index="16" bw="32" slack="0"/>
<pin id="294" dir="0" index="17" bw="1" slack="0"/>
<pin id="295" dir="0" index="18" bw="3" slack="1"/>
<pin id="296" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln178_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="ch_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln171_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="337" class="1005" name="buf_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="buf_1_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="buf_2_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="1"/>
<pin id="351" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="buf_3_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="buf_4_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="1"/>
<pin id="363" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_4_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="buf_5_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_5_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="buf_6_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_6_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="buf_7_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_7_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="acc_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="add_ln178_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="84" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="91" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="98" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="105" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="112" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="119" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="126" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="133" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="204"><net_src comp="188" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="243" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="243" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="269"><net_src comp="258" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="270"><net_src comp="258" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="275"><net_src comp="252" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="299"><net_src comp="140" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="301"><net_src comp="146" pin="3"/><net_sink comp="276" pin=4"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="276" pin=5"/></net>

<net id="303"><net_src comp="152" pin="3"/><net_sink comp="276" pin=6"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="276" pin=7"/></net>

<net id="305"><net_src comp="158" pin="3"/><net_sink comp="276" pin=8"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="276" pin=9"/></net>

<net id="307"><net_src comp="164" pin="3"/><net_sink comp="276" pin=10"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="276" pin=11"/></net>

<net id="309"><net_src comp="170" pin="3"/><net_sink comp="276" pin=12"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="276" pin=13"/></net>

<net id="311"><net_src comp="176" pin="3"/><net_sink comp="276" pin=14"/></net>

<net id="312"><net_src comp="70" pin="0"/><net_sink comp="276" pin=15"/></net>

<net id="313"><net_src comp="182" pin="3"/><net_sink comp="276" pin=16"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="276" pin=17"/></net>

<net id="319"><net_src comp="195" pin="7"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="276" pin="19"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="74" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="331"><net_src comp="78" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="276" pin=18"/></net>

<net id="336"><net_src comp="246" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="84" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="346"><net_src comp="91" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="352"><net_src comp="98" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="358"><net_src comp="105" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="364"><net_src comp="112" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="370"><net_src comp="119" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="376"><net_src comp="126" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="382"><net_src comp="133" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="388"><net_src comp="188" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="393"><net_src comp="315" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="401"><net_src comp="390" pin="1"/><net_sink comp="182" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_7 | {3 }
	Port: buf_6 | {3 }
	Port: buf_5 | {3 }
	Port: buf_4 | {3 }
	Port: buf_3 | {3 }
	Port: buf_2 | {3 }
	Port: buf_1 | {3 }
	Port: buf_r | {3 }
	Port: acc | {1 }
 - Input state : 
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : buf_7 | {1 2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : buf_6 | {1 2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : buf_5 | {1 2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : buf_4 | {1 2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : buf_3 | {1 2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : buf_2 | {1 2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : buf_1 | {1 2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : buf_r | {1 2 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : empty | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 : acc | {1 2 }
  - Chain level:
	State 1
		store_ln171 : 1
		ch_1 : 1
		icmp_ln171 : 2
		add_ln171 : 2
		br_ln171 : 3
		zext_ln171 : 2
		buf_addr : 3
		buf_1_addr : 3
		buf_2_addr : 3
		buf_3_addr : 3
		buf_4_addr : 3
		buf_5_addr : 3
		buf_6_addr : 3
		buf_7_addr : 3
		buf_load : 4
		buf_1_load : 4
		buf_2_load : 4
		buf_3_load : 4
		buf_4_load : 4
		buf_5_load : 4
		buf_6_load : 4
		buf_7_load : 4
		acc_addr : 3
		acc_load : 4
		store_ln179 : 4
		store_ln171 : 3
	State 2
		tmp_1 : 1
		add_ln178 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln171_fu_252 |    0    |    14   |
|          |  add_ln178_fu_315 |    0    |    39   |
|----------|-------------------|---------|---------|
| sparsemux|    tmp_1_fu_276   |    0    |    42   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln171_fu_246 |    0    |    14   |
|----------|-------------------|---------|---------|
|   read   |   tmp_read_fu_78  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln171_fu_258 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   109   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| acc_addr_reg_385 |    5   |
| add_ln178_reg_390|   32   |
|buf_1_addr_reg_343|    5   |
|buf_2_addr_reg_349|    5   |
|buf_3_addr_reg_355|    5   |
|buf_4_addr_reg_361|    5   |
|buf_5_addr_reg_367|    5   |
|buf_6_addr_reg_373|    5   |
|buf_7_addr_reg_379|    5   |
| buf_addr_reg_337 |    5   |
|    ch_reg_321    |    6   |
|icmp_ln171_reg_333|    1   |
|    tmp_reg_328   |    3   |
+------------------+--------+
|       Total      |   87   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_176 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_195 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   81   |
|  Register |    -   |   87   |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   87   |   190  |
+-----------+--------+--------+--------+
