

================================================================
== Synthesis Summary Report of 'accel'
================================================================
+ General Information: 
    * Date:           Fri Oct 28 00:09:25 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        fwp_full
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+-----------+--------------+--------------+-----+
    |                               Modules                              |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |          |           |              |              |     |
    |                               & Loops                              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |    DSP    |      FF      |      LUT     | URAM|
    +--------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+-----------+--------------+--------------+-----+
    |+ accel                                                             |  Timing|  -0.03|    48787|  4.879e+05|         -|    48788|      -|        no|  118 (6%)|  885 (35%)|  324063 (59%)|  200210 (73%)|    -|
    | + accel_Pipeline_store_l0_weights_VITIS_LOOP_23_1                  |       -|   0.00|       75|    750.000|         -|       75|      -|        no|         -|          -|     536 (~0%)|     517 (~0%)|    -|
    |  o store_l0_weights_VITIS_LOOP_23_1                                |      II|   7.30|       73|    730.000|        10|        8|      9|       yes|         -|          -|             -|             -|    -|
    | + accel_Pipeline_store_l0_biases                                   |       -|   5.87|       18|    180.000|         -|       18|      -|        no|         -|          -|     520 (~0%)|      60 (~0%)|    -|
    |  o store_l0_biases                                                 |       -|   7.30|       16|    160.000|         1|        1|     16|       yes|         -|          -|             -|             -|    -|
    | + accel_Pipeline_store_l2_weights_VITIS_LOOP_34_4_VITIS_LOOP_35_5  |       -|   0.00|     4611|  4.611e+04|         -|     4611|      -|        no|         -|          -|    1075 (~0%)|     899 (~0%)|    -|
    |  o store_l2_weights_VITIS_LOOP_34_4_VITIS_LOOP_35_5                |       -|   7.30|     4609|  4.609e+04|         3|        1|   4608|       yes|         -|          -|             -|             -|    -|
    | + accel_Pipeline_store_l2_biases                                   |       -|   0.00|       35|    350.000|         -|       35|      -|        no|         -|          -|    1019 (~0%)|     108 (~0%)|    -|
    |  o store_l2_biases                                                 |       -|   7.30|       33|    330.000|         3|        1|     32|       yes|         -|          -|             -|             -|    -|
    | + accel_Pipeline_store_l4_biases                                   |       -|   0.00|       67|    670.000|         -|       67|      -|        no|         -|          -|    1022 (~0%)|     110 (~0%)|    -|
    |  o store_l4_biases                                                 |       -|   7.30|       65|    650.000|         3|        1|     64|       yes|         -|          -|             -|             -|    -|
    | + accel_Pipeline_store_l5_weights_VITIS_LOOP_49_6                  |       -|   0.00|      713|  7.130e+03|         -|      713|      -|        no|         -|          -|    1103 (~0%)|    2710 (~0%)|    -|
    |  o store_l5_weights_VITIS_LOOP_49_6                                |       -|   7.30|      711|  7.110e+03|        73|        1|    640|       yes|         -|          -|             -|             -|    -|
    | + accel_Pipeline_store_l5_biases                                   |       -|   0.00|       83|    830.000|         -|       83|      -|        no|         -|          -|    1019 (~0%)|    2493 (~0%)|    -|
    |  o store_l5_biases                                                 |       -|   7.30|       81|    810.000|        73|        1|     10|       yes|         -|          -|             -|             -|    -|
    | + dataflow_region*                                                 |  Timing|  -0.03|    42908|  4.291e+05|         -|    42793|      -|  dataflow|   78 (4%)|  885 (35%)|  312313 (56%)|  184376 (67%)|    -|
    |  + input_to_stream                                                 |       -|   0.00|      857|  8.570e+03|         -|      857|      -|        no|         -|          -|    1235 (~0%)|     2805 (1%)|    -|
    |   o VITIS_LOOP_537_1_VITIS_LOOP_538_2                              |       -|   7.30|      855|  8.550e+03|        73|        1|    784|       yes|         -|          -|             -|             -|    -|
    |  + conv_1c_create_window_stream_float_28u_28u_3u_3u_s              |       -|   3.20|      816|  8.160e+03|         -|      816|      -|        no|         -|          -|    2999 (~0%)|     681 (~0%)|    -|
    |   o pixel                                                          |       -|   7.30|      814|  8.140e+03|         2|        1|    813|       yes|         -|          -|             -|             -|    -|
    |  + conv_1c_pad_windows_float_28u_28u_3u_3u_16u_s                   |       -|   3.17|      786|  7.860e+03|         -|      786|      -|        no|         -|          -|      28 (~0%)|     554 (~0%)|    -|
    |   o in_y_in_x                                                      |       -|   7.30|      784|  7.840e+03|         2|        1|    784|       yes|         -|          -|             -|             -|    -|
    |  + conv_1c_sum_float_28u_28u_3u_3u_16u_s                           |       -|   0.03|    12648|  1.265e+05|         -|    12648|      -|        no|         -|    45 (1%)|    12903 (2%)|     6878 (2%)|    -|
    |   + conv_1c_sum_float_28u_28u_3u_3u_16u_Pipeline_inputs            |       -|   0.03|    12575|  1.258e+05|         -|    12575|      -|        no|         -|    45 (1%)|     7706 (1%)|     5587 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|    12573|  1.257e+05|        46|       16|    784|       yes|         -|          -|             -|             -|    -|
    |  + conv_1c_activate_28u_28u_3u_3u_16u_s                            |       -|   2.23|    12547|  1.255e+05|         -|    12547|      -|        no|         -|          -|      52 (~0%)|     156 (~0%)|    -|
    |   o inputs_filter                                                  |       -|   7.30|    12545|  1.254e+05|         3|        1|  12544|       yes|         -|          -|             -|             -|    -|
    |  + maxp_create_window_stream_28u_28u_16u_2u_2u_s                   |       -|   2.45|    12546|  1.255e+05|         -|    12546|      -|        no|   6 (~0%)|          -|     354 (~0%)|    1026 (~0%)|    -|
    |   o pixel_channel                                                  |       -|   7.30|    12544|  1.254e+05|         2|        1|  12544|       yes|         -|          -|             -|             -|    -|
    |  + maxp_3136u_2u_2u_s                                              |       -|   1.29|     3143|  3.143e+04|         -|     3143|      -|        no|         -|          -|     666 (~0%)|     369 (~0%)|    -|
    |   o VITIS_LOOP_381_1                                               |       -|   7.30|     3141|  3.141e+04|         7|        1|   3136|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_create_window_stream_float_14u_14u_16u_3u_3u_s          |       -|   3.20|     3378|  3.378e+04|         -|     3378|      -|        no|         -|          -|    2444 (~0%)|     799 (~0%)|    -|
    |   o pixel_channel                                                  |       -|   7.30|     3376|  3.376e+04|         2|        1|   3376|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_pad_windows_float_14u_14u_16u_3u_3u_32u_s               |       -|   3.17|     3138|  3.138e+04|         -|     3138|      -|        no|         -|          -|      55 (~0%)|     879 (~0%)|    -|
    |   o in_y_in_x_in_c                                                 |       -|   7.30|     3136|  3.136e+04|         2|        1|   3136|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_s                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16185 (2%)|     8797 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_Pipeline_inputs            |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_1                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_1_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_2                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_2_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_3                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_3_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_4                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_4_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_5                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_5_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_6                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_6_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_7                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_7_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_8                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_8_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_9                           |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_9_Pipeline_inputs          |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_10                          |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_10_Pipeline_inputs         |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_11                          |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_11_Pipeline_inputs         |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_12                          |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_12_Pipeline_inputs         |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_13                          |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_13_Pipeline_inputs         |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_14                          |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_14_Pipeline_inputs         |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_sum_float_14u_14u_3u_3u_32u_15                          |  Timing|  -0.03|     6439|  6.439e+04|         -|     6439|      -|        no|         -|    43 (1%)|    16184 (2%)|     8788 (3%)|    -|
    |   + conv_mc_sum_float_14u_14u_3u_3u_32u_15_Pipeline_inputs         |  Timing|  -0.03|     6294|  6.294e+04|         -|     6294|      -|        no|         -|    43 (1%)|     6820 (1%)|     6456 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6292|  6.292e+04|        53|       32|    196|       yes|         -|          -|             -|             -|    -|
    |  + conv_mc_aggregate_channels_14u_14u_16u_32u_s                    |       -|   0.86|     6296|  6.296e+04|         -|     6296|      -|        no|         -|    32 (1%)|    5178 (~0%)|     3955 (1%)|    -|
    |   o inputs_filter                                                  |       -|   7.30|     6294|  6.294e+04|        24|        1|   6272|       yes|         -|          -|             -|             -|    -|
    |  + maxp_create_window_stream_14u_14u_32u_2u_2u_s                   |       -|   2.45|     6274|  6.274e+04|         -|     6274|      -|        no|   6 (~0%)|          -|     354 (~0%)|    1022 (~0%)|    -|
    |   o pixel_channel                                                  |       -|   7.30|     6272|  6.272e+04|         2|        1|   6272|       yes|         -|          -|             -|             -|    -|
    |  + maxp_1568u_2u_2u_s                                              |       -|   1.29|     1575|  1.575e+04|         -|     1575|      -|        no|         -|          -|     664 (~0%)|     358 (~0%)|    -|
    |   o VITIS_LOOP_381_1                                               |       -|   7.30|     1573|  1.573e+04|         7|        1|   1568|       yes|         -|          -|             -|             -|    -|
    |  + entry_proc                                                      |       -|   5.27|        0|      0.000|         -|        0|      -|        no|         -|          -|       3 (~0%)|      65 (~0%)|    -|
    |  + dense_64u_1568u_s                                               |       -|   0.00|     6488|  6.488e+04|         -|     6488|      -|        no|         -|    80 (3%)|    12715 (2%)|     8839 (3%)|    -|
    |   + dense_64u_1568u_Pipeline_init_sums                             |       -|   6.06|       66|    660.000|         -|       66|      -|        no|         -|          -|    2064 (~0%)|      63 (~0%)|    -|
    |    o init_sums                                                     |       -|   7.30|       64|    640.000|         2|        1|     64|       yes|         -|          -|             -|             -|    -|
    |   + dense_64u_1568u_Pipeline_inputs                                |       -|   0.00|     6281|  6.281e+04|         -|     6281|      -|        no|         -|    80 (3%)|    10470 (1%)|     7762 (2%)|    -|
    |    o inputs                                                        |       -|   7.30|     6279|  6.279e+04|        12|        4|   1568|       yes|         -|          -|             -|             -|    -|
    |   + dense_64u_1568u_Pipeline_activate                              |       -|   2.23|       66|    660.000|         -|       66|      -|        no|         -|          -|      42 (~0%)|     399 (~0%)|    -|
    |    o activate                                                      |       -|   7.30|       64|    640.000|         2|        1|     64|       yes|         -|          -|             -|             -|    -|
    |  + softmax_10u_64u_s                                               |       -|   0.11|      311|  3.110e+03|         -|      311|      -|        no|         -|    40 (1%)|    4295 (~0%)|     4873 (1%)|    -|
    |   + softmax_10u_64u_Pipeline_VITIS_LOOP_453_1                      |       -|   6.08|       12|    120.000|         -|       12|      -|        no|         -|          -|     331 (~0%)|      59 (~0%)|    -|
    |    o VITIS_LOOP_453_1                                              |       -|   7.30|       10|    100.000|         2|        1|     10|       yes|         -|          -|             -|             -|    -|
    |   + softmax_10u_64u_Pipeline_calc_sums_and_max                     |       -|   0.28|      201|  2.010e+03|         -|      201|      -|        no|         -|   18 (~0%)|    2308 (~0%)|    1934 (~0%)|    -|
    |    o calc_sums_and_max                                             |       -|   7.30|      199|  1.990e+03|        11|        3|     64|       yes|         -|          -|             -|             -|    -|
    |   + softmax_10u_64u_Pipeline_calc_exp_sum                          |       -|   0.11|       45|    450.000|         -|       45|      -|        no|         -|          -|     179 (~0%)|     279 (~0%)|    -|
    |    o calc_exp_sum                                                  |       -|   7.30|       43|    430.000|        17|        3|     10|       yes|         -|          -|             -|             -|    -|
    |   + softmax_10u_64u_Pipeline_feature_map                           |       -|   0.11|       22|    220.000|         -|       22|      -|        no|         -|          -|      59 (~0%)|     124 (~0%)|    -|
    |    o feature_map                                                   |       -|   7.30|       20|    200.000|        12|        1|     10|       yes|         -|          -|             -|             -|    -|
    |  + write_gmem                                                      |       -|   0.00|    42792|  4.279e+05|         -|    42792|      -|        no|         -|          -|    3031 (~0%)|     6668 (2%)|    -|
    |   + write_gmem_Pipeline_conv_16                                    |       -|   0.00|    12547|  1.255e+05|         -|    12547|      -|        no|         -|          -|     534 (~0%)|     588 (~0%)|    -|
    |    o conv_16                                                       |       -|   7.30|    12545|  1.254e+05|         3|        1|  12544|       yes|         -|          -|             -|             -|    -|
    |   + write_gmem_Pipeline_conv_32                                    |       -|   0.00|     6275|  6.275e+04|         -|     6275|      -|        no|         -|          -|     533 (~0%)|     587 (~0%)|    -|
    |    o conv_32                                                       |       -|   7.30|     6273|  6.273e+04|         3|        1|   6272|       yes|         -|          -|             -|             -|    -|
    |   + write_gmem_Pipeline_dense                                      |       -|   0.00|       67|    670.000|         -|       67|      -|        no|         -|          -|     527 (~0%)|     580 (~0%)|    -|
    |    o dense                                                         |       -|   7.30|       65|    650.000|         3|        1|     64|       yes|         -|          -|             -|             -|    -|
    |   + write_gmem_Pipeline_softmax                                    |       -|   0.00|       81|    810.000|         -|       81|      -|        no|         -|          -|     882 (~0%)|    2612 (~0%)|    -|
    |    o softmax                                                       |       -|   7.30|       79|    790.000|        71|        1|     10|       yes|         -|          -|             -|             -|    -|
    |   + write_gmem_Pipeline_VITIS_LOOP_517_1                           |       -|   5.55|    12546|  1.255e+05|         -|    12546|      -|        no|         -|          -|      17 (~0%)|      82 (~0%)|    -|
    |    o VITIS_LOOP_517_1                                              |       -|   7.30|    12544|  1.254e+05|         2|        1|  12544|       yes|         -|          -|             -|             -|    -|
    |   + write_gmem_Pipeline_VITIS_LOOP_520_2                           |       -|   5.55|     3138|  3.138e+04|         -|     3138|      -|        no|         -|          -|      15 (~0%)|      80 (~0%)|    -|
    |    o VITIS_LOOP_520_2                                              |       -|   7.30|     3136|  3.136e+04|         2|        1|   3136|       yes|         -|          -|             -|             -|    -|
    |   + write_gmem_Pipeline_VITIS_LOOP_523_3                           |       -|   5.55|     6274|  6.274e+04|         -|     6274|      -|        no|         -|          -|      16 (~0%)|      81 (~0%)|    -|
    |    o VITIS_LOOP_523_3                                              |       -|   7.30|     6272|  6.272e+04|         2|        1|   6272|       yes|         -|          -|             -|             -|    -|
    |   + write_gmem_Pipeline_VITIS_LOOP_526_4                           |       -|   5.55|     1570|  1.570e+04|         -|     1570|      -|        no|         -|          -|      14 (~0%)|      78 (~0%)|    -|
    |    o VITIS_LOOP_526_4                                              |       -|   7.30|     1568|  1.568e+04|         2|        1|   1568|       yes|         -|          -|             -|             -|    -|
    |   + write_gmem_Pipeline_VITIS_LOOP_529_5                           |       -|   5.14|       66|    660.000|         -|       66|      -|        no|         -|          -|      10 (~0%)|      74 (~0%)|    -|
    |    o VITIS_LOOP_529_5                                              |       -|   7.30|       64|    640.000|         2|        1|     64|       yes|         -|          -|             -|             -|    -|
    +--------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+-----------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface           | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                     | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_dense_weights | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 1            | 16          | 1           |
| m_axi_gmem          | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+---------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register                   | Offset | Width | Access | Description                             | Bit Fields                                                                         |
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                       | 0x00   | 32    | RW     | Control signals                         | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                       | 0x04   | 32    | RW     | Global Interrupt Enable Register        | 0=Enable                                                                           |
| s_axi_control | IP_IER                     | 0x08   | 32    | RW     | IP Interrupt Enable Register            | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR                     | 0x0c   | 32    | RW     | IP Interrupt Status Register            | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | gmem_input_data_1          | 0x10   | 32    | W      | Data signal of gmem_input_data          |                                                                                    |
| s_axi_control | gmem_input_data_2          | 0x14   | 32    | W      | Data signal of gmem_input_data          |                                                                                    |
| s_axi_control | gmem_conv_16_weights_1     | 0x1c   | 32    | W      | Data signal of gmem_conv_16_weights     |                                                                                    |
| s_axi_control | gmem_conv_16_weights_2     | 0x20   | 32    | W      | Data signal of gmem_conv_16_weights     |                                                                                    |
| s_axi_control | gmem_conv_16_biases_1      | 0x28   | 32    | W      | Data signal of gmem_conv_16_biases      |                                                                                    |
| s_axi_control | gmem_conv_16_biases_2      | 0x2c   | 32    | W      | Data signal of gmem_conv_16_biases      |                                                                                    |
| s_axi_control | gmem_conv_32_weights_1     | 0x34   | 32    | W      | Data signal of gmem_conv_32_weights     |                                                                                    |
| s_axi_control | gmem_conv_32_weights_2     | 0x38   | 32    | W      | Data signal of gmem_conv_32_weights     |                                                                                    |
| s_axi_control | gmem_conv_32_biases_1      | 0x40   | 32    | W      | Data signal of gmem_conv_32_biases      |                                                                                    |
| s_axi_control | gmem_conv_32_biases_2      | 0x44   | 32    | W      | Data signal of gmem_conv_32_biases      |                                                                                    |
| s_axi_control | gmem_dense_weights_1       | 0x4c   | 32    | W      | Data signal of gmem_dense_weights       |                                                                                    |
| s_axi_control | gmem_dense_weights_2       | 0x50   | 32    | W      | Data signal of gmem_dense_weights       |                                                                                    |
| s_axi_control | gmem_dense_biases_1        | 0x58   | 32    | W      | Data signal of gmem_dense_biases        |                                                                                    |
| s_axi_control | gmem_dense_biases_2        | 0x5c   | 32    | W      | Data signal of gmem_dense_biases        |                                                                                    |
| s_axi_control | gmem_softmax_weights_1     | 0x64   | 32    | W      | Data signal of gmem_softmax_weights     |                                                                                    |
| s_axi_control | gmem_softmax_weights_2     | 0x68   | 32    | W      | Data signal of gmem_softmax_weights     |                                                                                    |
| s_axi_control | gmem_softmax_biases_1      | 0x70   | 32    | W      | Data signal of gmem_softmax_biases      |                                                                                    |
| s_axi_control | gmem_softmax_biases_2      | 0x74   | 32    | W      | Data signal of gmem_softmax_biases      |                                                                                    |
| s_axi_control | gmem_conv_16_feature_map_1 | 0x7c   | 32    | W      | Data signal of gmem_conv_16_feature_map |                                                                                    |
| s_axi_control | gmem_conv_16_feature_map_2 | 0x80   | 32    | W      | Data signal of gmem_conv_16_feature_map |                                                                                    |
| s_axi_control | gmem_conv_32_feature_map_1 | 0x88   | 32    | W      | Data signal of gmem_conv_32_feature_map |                                                                                    |
| s_axi_control | gmem_conv_32_feature_map_2 | 0x8c   | 32    | W      | Data signal of gmem_conv_32_feature_map |                                                                                    |
| s_axi_control | gmem_dense_feature_map_1   | 0x94   | 32    | W      | Data signal of gmem_dense_feature_map   |                                                                                    |
| s_axi_control | gmem_dense_feature_map_2   | 0x98   | 32    | W      | Data signal of gmem_dense_feature_map   |                                                                                    |
| s_axi_control | gmem_softmax_feature_map_1 | 0xa0   | 32    | W      | Data signal of gmem_softmax_feature_map |                                                                                    |
| s_axi_control | gmem_softmax_feature_map_2 | 0xa4   | 32    | W      | Data signal of gmem_softmax_feature_map |                                                                                    |
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------------+-----------+----------+
| Argument                 | Direction | Datatype |
+--------------------------+-----------+----------+
| gmem_input_data          | inout     | float*   |
| gmem_conv_16_weights     | inout     | float*   |
| gmem_conv_16_biases      | inout     | float*   |
| gmem_conv_32_weights     | inout     | float*   |
| gmem_conv_32_biases      | inout     | float*   |
| gmem_dense_weights       | in        | float*   |
| gmem_dense_biases        | inout     | float*   |
| gmem_softmax_weights     | inout     | float*   |
| gmem_softmax_biases      | inout     | float*   |
| gmem_conv_16_feature_map | inout     | float*   |
| gmem_conv_32_feature_map | inout     | float*   |
| gmem_dense_feature_map   | inout     | float*   |
| gmem_softmax_feature_map | inout     | float*   |
+--------------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------------+---------------------+-----------+----------+------------------------------------------------------+
| Argument                 | HW Interface        | HW Type   | HW Usage | HW Info                                              |
+--------------------------+---------------------+-----------+----------+------------------------------------------------------+
| gmem_input_data          | m_axi_gmem          | interface |          |                                                      |
| gmem_input_data          | s_axi_control       | register  | offset   | name=gmem_input_data_1 offset=0x10 range=32          |
| gmem_input_data          | s_axi_control       | register  | offset   | name=gmem_input_data_2 offset=0x14 range=32          |
| gmem_conv_16_weights     | m_axi_gmem          | interface |          |                                                      |
| gmem_conv_16_weights     | s_axi_control       | register  | offset   | name=gmem_conv_16_weights_1 offset=0x1c range=32     |
| gmem_conv_16_weights     | s_axi_control       | register  | offset   | name=gmem_conv_16_weights_2 offset=0x20 range=32     |
| gmem_conv_16_biases      | m_axi_gmem          | interface |          |                                                      |
| gmem_conv_16_biases      | s_axi_control       | register  | offset   | name=gmem_conv_16_biases_1 offset=0x28 range=32      |
| gmem_conv_16_biases      | s_axi_control       | register  | offset   | name=gmem_conv_16_biases_2 offset=0x2c range=32      |
| gmem_conv_32_weights     | m_axi_gmem          | interface |          |                                                      |
| gmem_conv_32_weights     | s_axi_control       | register  | offset   | name=gmem_conv_32_weights_1 offset=0x34 range=32     |
| gmem_conv_32_weights     | s_axi_control       | register  | offset   | name=gmem_conv_32_weights_2 offset=0x38 range=32     |
| gmem_conv_32_biases      | m_axi_gmem          | interface |          |                                                      |
| gmem_conv_32_biases      | s_axi_control       | register  | offset   | name=gmem_conv_32_biases_1 offset=0x40 range=32      |
| gmem_conv_32_biases      | s_axi_control       | register  | offset   | name=gmem_conv_32_biases_2 offset=0x44 range=32      |
| gmem_dense_weights       | m_axi_dense_weights | interface |          |                                                      |
| gmem_dense_weights       | s_axi_control       | register  | offset   | name=gmem_dense_weights_1 offset=0x4c range=32       |
| gmem_dense_weights       | s_axi_control       | register  | offset   | name=gmem_dense_weights_2 offset=0x50 range=32       |
| gmem_dense_biases        | m_axi_gmem          | interface |          |                                                      |
| gmem_dense_biases        | s_axi_control       | register  | offset   | name=gmem_dense_biases_1 offset=0x58 range=32        |
| gmem_dense_biases        | s_axi_control       | register  | offset   | name=gmem_dense_biases_2 offset=0x5c range=32        |
| gmem_softmax_weights     | m_axi_gmem          | interface |          |                                                      |
| gmem_softmax_weights     | s_axi_control       | register  | offset   | name=gmem_softmax_weights_1 offset=0x64 range=32     |
| gmem_softmax_weights     | s_axi_control       | register  | offset   | name=gmem_softmax_weights_2 offset=0x68 range=32     |
| gmem_softmax_biases      | m_axi_gmem          | interface |          |                                                      |
| gmem_softmax_biases      | s_axi_control       | register  | offset   | name=gmem_softmax_biases_1 offset=0x70 range=32      |
| gmem_softmax_biases      | s_axi_control       | register  | offset   | name=gmem_softmax_biases_2 offset=0x74 range=32      |
| gmem_conv_16_feature_map | m_axi_gmem          | interface |          |                                                      |
| gmem_conv_16_feature_map | s_axi_control       | register  | offset   | name=gmem_conv_16_feature_map_1 offset=0x7c range=32 |
| gmem_conv_16_feature_map | s_axi_control       | register  | offset   | name=gmem_conv_16_feature_map_2 offset=0x80 range=32 |
| gmem_conv_32_feature_map | m_axi_gmem          | interface |          |                                                      |
| gmem_conv_32_feature_map | s_axi_control       | register  | offset   | name=gmem_conv_32_feature_map_1 offset=0x88 range=32 |
| gmem_conv_32_feature_map | s_axi_control       | register  | offset   | name=gmem_conv_32_feature_map_2 offset=0x8c range=32 |
| gmem_dense_feature_map   | m_axi_gmem          | interface |          |                                                      |
| gmem_dense_feature_map   | s_axi_control       | register  | offset   | name=gmem_dense_feature_map_1 offset=0x94 range=32   |
| gmem_dense_feature_map   | s_axi_control       | register  | offset   | name=gmem_dense_feature_map_2 offset=0x98 range=32   |
| gmem_softmax_feature_map | m_axi_gmem          | interface |          |                                                      |
| gmem_softmax_feature_map | s_axi_control       | register  | offset   | name=gmem_softmax_feature_map_1 offset=0xa0 range=32 |
| gmem_softmax_feature_map | s_axi_control       | register  | offset   | name=gmem_softmax_feature_map_2 offset=0xa4 range=32 |
+--------------------------+---------------------+-----------+----------+------------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------------+------------------+-----------+--------+-------+-----------------------------------------------------------------------------+
| HW Interface        | Loop             | Direction | Length | Width | Location                                                                    |
+---------------------+------------------+-----------+--------+-------+-----------------------------------------------------------------------------+
| m_axi_dense_weights | inputs           | read      | 6272   | 512   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:421:10 |
| m_axi_gmem          |                  | write     | 784    | 512   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:504:11 |
| m_axi_gmem          |                  | write     | 392    | 512   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:507:11 |
| m_axi_gmem          |                  | write     | 4      | 512   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:510:9  |
| m_axi_gmem          | store_l0_weights | read      | 9      | 512   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:22:2   |
| m_axi_gmem          |                  | read      | 288    | 512   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:32:2   |
| m_axi_gmem          |                  | read      | 2      | 512   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:40:2   |
| m_axi_gmem          |                  | read      | 4      | 512   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:44:2   |
+---------------------+------------------+-----------+--------+-------+-----------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+---------------------+----------------------+-----------------+----------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------+
| HW Interface        | Variable             | Loop            | Problem                                                                                                  | Resolution | Location                                                                    |
+---------------------+----------------------+-----------------+----------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------+
| m_axi_dense_weights | weights              | inputs          | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 | 214-353    | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:421:10 |
| m_axi_gmem          | gmem_conv_16_weights | VITIS_LOOP_23_1 | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 | 214-353    | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:23:20  |
+---------------------+----------------------+-----------------+----------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------+-----+--------+------------------+------+---------+---------+
| Name                                                               | DSP | Pragma | Variable         | Op   | Impl    | Latency |
+--------------------------------------------------------------------+-----+--------+------------------+------+---------+---------+
| + accel                                                            | 885 |        |                  |      |         |         |
|  + accel_Pipeline_store_l0_weights_VITIS_LOOP_23_1                 | 0   |        |                  |      |         |         |
|    add_ln22_1_fu_342_p2                                            | -   |        | add_ln22_1       | add  | fabric  | 0       |
|    add_ln22_fu_519_p2                                              | -   |        | add_ln22         | add  | fabric  | 0       |
|    add_ln23_fu_607_p2                                              | -   |        | add_ln23         | add  | fabric  | 0       |
|  + accel_Pipeline_store_l0_biases                                  | 0   |        |                  |      |         |         |
|    add_ln28_fu_84_p2                                               | -   |        | add_ln28         | add  | fabric  | 0       |
|  + accel_Pipeline_store_l2_weights_VITIS_LOOP_34_4_VITIS_LOOP_35_5 | 0   |        |                  |      |         |         |
|    empty_fu_493_p2                                                 | -   |        | empty            | sub  | fabric  | 0       |
|    add_ln32_1_fu_513_p2                                            | -   |        | add_ln32_1       | add  | fabric  | 0       |
|    add_ln32_fu_531_p2                                              | -   |        | add_ln32         | add  | fabric  | 0       |
|    add_ln33_fu_601_p2                                              | -   |        | add_ln33         | add  | fabric  | 0       |
|    p_mid118_fu_641_p2                                              | -   |        | p_mid118         | sub  | fabric  | 0       |
|    add_ln34_fu_689_p2                                              | -   |        | add_ln34         | add  | fabric  | 0       |
|    add_ln36_1_fu_757_p2                                            | -   |        | add_ln36_1       | add  | fabric  | 0       |
|    add_ln36_fu_767_p2                                              | -   |        | add_ln36         | add  | fabric  | 0       |
|    add_ln35_fu_779_p2                                              | -   |        | add_ln35         | add  | fabric  | 0       |
|    add_ln34_1_fu_785_p2                                            | -   |        | add_ln34_1       | add  | fabric  | 0       |
|    add_ln33_1_fu_799_p2                                            | -   |        | add_ln33_1       | add  | fabric  | 0       |
|  + accel_Pipeline_store_l2_biases                                  | 0   |        |                  |      |         |         |
|    add_ln40_fu_126_p2                                              | -   |        | add_ln40         | add  | fabric  | 0       |
|  + accel_Pipeline_store_l4_biases                                  | 0   |        |                  |      |         |         |
|    add_ln44_fu_126_p2                                              | -   |        | add_ln44         | add  | fabric  | 0       |
|  + accel_Pipeline_store_l5_weights_VITIS_LOOP_49_6                 | 0   |        |                  |      |         |         |
|    add_ln48_1_fu_208_p2                                            | -   |        | add_ln48_1       | add  | fabric  | 0       |
|    add_ln48_fu_220_p2                                              | -   |        | add_ln48         | add  | fabric  | 0       |
|    add_ln50_4_fu_260_p2                                            | -   |        | add_ln50_4       | add  | fabric  | 0       |
|    add_ln50_3_fu_300_p2                                            | -   |        | add_ln50_3       | add  | fabric  | 0       |
|    add_ln50_fu_310_p2                                              | -   |        | add_ln50         | add  | fabric  | 0       |
|    add_ln50_1_fu_348_p2                                            | -   |        | add_ln50_1       | add  | fabric  | 0       |
|    add_ln50_2_fu_437_p2                                            | -   |        | add_ln50_2       | add  | fabric  | 0       |
|    add_ln50_5_fu_378_p2                                            | -   |        | add_ln50_5       | add  | fabric  | 0       |
|    add_ln49_fu_384_p2                                              | -   |        | add_ln49         | add  | fabric  | 0       |
|  + accel_Pipeline_store_l5_biases                                  | 0   |        |                  |      |         |         |
|    add_ln53_fu_151_p2                                              | -   |        | add_ln53         | add  | fabric  | 0       |
|    add_ln54_fu_183_p2                                              | -   |        | add_ln54         | add  | fabric  | 0       |
|    add_ln54_1_fu_199_p2                                            | -   |        | add_ln54_1       | add  | fabric  | 0       |
|  + dataflow_region                                                 | 885 |        |                  |      |         |         |
|   + input_to_stream                                                | 0   |        |                  |      |         |         |
|     sub_ln538_fu_210_p2                                            | -   |        | sub_ln538        | sub  | fabric  | 0       |
|     add_ln537_1_fu_222_p2                                          | -   |        | add_ln537_1      | add  | fabric  | 0       |
|     add_ln537_fu_231_p2                                            | -   |        | add_ln537        | add  | fabric  | 0       |
|     sub_ln538_1_fu_275_p2                                          | -   |        | sub_ln538_1      | sub  | fabric  | 0       |
|     add_ln539_fu_305_p2                                            | -   |        | add_ln539        | add  | fabric  | 0       |
|     add_ln174_fu_349_p2                                            | -   |        | add_ln174        | add  | fabric  | 0       |
|     add_ln174_1_fu_418_p2                                          | -   |        | add_ln174_1      | add  | fabric  | 0       |
|     add_ln538_fu_365_p2                                            | -   |        | add_ln538        | add  | fabric  | 0       |
|   + conv_1c_create_window_stream_float_28u_28u_3u_3u_s             | 0   |        |                  |      |         |         |
|     pixel_counter_4_fu_515_p2                                      | -   |        | pixel_counter_4  | add  | fabric  | 0       |
|     col_ptr_11_fu_549_p2                                           | -   |        | col_ptr_11       | add  | fabric  | 0       |
|   + conv_1c_pad_windows_float_28u_28u_3u_3u_16u_s                  | 0   |        |                  |      |         |         |
|     empty_fu_140_p2                                                | -   |        | empty            | add  | fabric  | 0       |
|     empty_178_fu_152_p2                                            | -   |        | empty_178        | add  | fabric  | 0       |
|     add_ln117_fu_170_p2                                            | -   |        | add_ln117        | add  | fabric  | 0       |
|     p_mid1_fu_197_p2                                               | -   |        | p_mid1           | add  | fabric  | 0       |
|     p_mid17_fu_217_p2                                              | -   |        | p_mid17          | add  | fabric  | 0       |
|     add_ln127_fu_249_p2                                            | -   |        | add_ln127        | add  | fabric  | 0       |
|     add_ln127_1_fu_261_p2                                          | -   |        | add_ln127_1      | add  | fabric  | 0       |
|   + conv_1c_sum_float_28u_28u_3u_3u_16u_s                          | 45  |        |                  |      |         |         |
|    + conv_1c_sum_float_28u_28u_3u_3u_16u_Pipeline_inputs           | 45  |        |                  |      |         |         |
|      input_counter_31_fu_2018_p2                                   | -   |        | input_counter_31 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul              | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_s            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_63           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_64           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_1168_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_1168_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_65           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_2174_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_2174_2       | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | temp_sum_1009    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_1            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_1_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_1_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_1_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_1_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_1_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_1_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_1_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_1_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | temp_sum_1011    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_2            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_2_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_2_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_2_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_2_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_2_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_2_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_2_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_2_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | temp_sum_1013    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_3            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_3_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_3_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_3_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_3_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_3_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_3_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_3_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_3_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | temp_sum_1015    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_4            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_4_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_4_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_4_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_4_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_4_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_4_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_4_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_4_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | temp_sum_1017    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_5            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_5_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_5_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_5_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_5_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_5_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_5_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_5_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_5_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U60                            | 2   |        | temp_sum_1019    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_6            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_6_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_6_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_6_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_6_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_6_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_6_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_6_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_6_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | temp_sum_1021    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_7            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_7_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_7_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_7_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_7_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_7_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_7_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_7_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_7_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | temp_sum_1023    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_8            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_8_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_8_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_8_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_8_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_8_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_8_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_8_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_8_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | temp_sum_1025    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_9            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_9_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_9_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_9_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_9_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_9_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_9_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_9_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_9_2_2        | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U61                            | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U62                            | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | temp_sum_1027    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_10           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_10_s         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_10_3         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_10_1         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_10_1_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_10_1_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_10_2         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_10_2_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_10_2_2       | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | temp_sum_1029    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_11           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_11_s         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_11_3         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_11_1         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_11_1_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_11_1_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_11_2         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_11_2_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_11_2_2       | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | temp_sum_1031    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_12           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_12_s         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_12_3         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_12_1         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_12_1_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_12_1_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_12_2         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_12_2_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_12_2_2       | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | temp_sum_1033    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_13           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_13_s         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_13_3         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_13_1         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_13_1_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_13_1_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_13_2         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_13_2_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_13_2_2       | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U63                            | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U64                            | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U65                            | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | temp_sum_1035    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_14           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U69                             | 3   |        | mul_14_s         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_14_3         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_14_1         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U70                             | 3   |        | mul_14_1_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U71                             | 3   |        | mul_14_1_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U72                             | 3   |        | mul_14_2         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_14_2_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_14_2_2       | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | temp_sum_1037    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U73                             | 3   |        | mul_15           | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_15_s         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U74                             | 3   |        | mul_15_3         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_15_1         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U75                             | 3   |        | mul_15_1_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_15_1_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_15_2         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U76                             | 3   |        | mul_15_2_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U77                             | 3   |        | mul_15_2_2       | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U66                            | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U67                            | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U68                            | 2   |        | temp_sum_1039    | fadd | fulldsp | 3       |
|   + conv_1c_activate_28u_28u_3u_3u_16u_s                           | 0   |        |                  |      |         |         |
|     add_ln176_fu_99_p2                                             | -   |        | add_ln176        | add  | fabric  | 0       |
|   + maxp_create_window_stream_28u_28u_16u_2u_2u_s                  | 0   |        |                  |      |         |         |
|     add_ln337_fu_198_p2                                            | -   |        | add_ln337        | add  | fabric  | 0       |
|     sub_ln344_fu_259_p2                                            | -   |        | sub_ln344        | sub  | fabric  | 0       |
|     add_ln344_fu_273_p2                                            | -   |        | add_ln344        | add  | fabric  | 0       |
|     add_ln344_1_fu_287_p2                                          | -   |        | add_ln344_1      | add  | fabric  | 0       |
|     pos_y_0_fu_293_p2                                              | -   |        | pos_y_0          | add  | fabric  | 0       |
|     sub_ln353_fu_323_p2                                            | -   |        | sub_ln353        | sub  | fabric  | 0       |
|     add_ln353_fu_337_p2                                            | -   |        | add_ln353        | add  | fabric  | 0       |
|     add_ln353_1_fu_351_p2                                          | -   |        | add_ln353_1      | add  | fabric  | 0       |
|     add_ln350_fu_362_p2                                            | -   |        | add_ln350        | add  | fabric  | 0       |
|     add_ln353_2_fu_376_p2                                          | -   |        | add_ln353_2      | add  | fabric  | 0       |
|     add_ln353_3_fu_390_p2                                          | -   |        | add_ln353_3      | add  | fabric  | 0       |
|     add_ln353_4_fu_409_p2                                          | -   |        | add_ln353_4      | add  | fabric  | 0       |
|     add_ln353_5_fu_423_p2                                          | -   |        | add_ln353_5      | add  | fabric  | 0       |
|     row_ptr_2_fu_458_p2                                            | -   |        | row_ptr_2        | add  | fabric  | 0       |
|     col_ptr_2_fu_470_p2                                            | -   |        | col_ptr_2        | add  | fabric  | 0       |
|     add_ln339_fu_520_p2                                            | -   |        | add_ln339        | add  | fabric  | 0       |
|   + maxp_3136u_2u_2u_s                                             | 0   |        |                  |      |         |         |
|     w_2_fu_129_p2                                                  | -   |        | w_2              | add  | fabric  | 0       |
|   + conv_mc_create_window_stream_float_14u_14u_16u_3u_3u_s         | 0   |        |                  |      |         |         |
|     add_ln208_fu_893_p2                                            | -   |        | add_ln208        | add  | fabric  | 0       |
|     col_ptr_9_fu_914_p2                                            | -   |        | col_ptr_9        | add  | fabric  | 0       |
|     pixel_counter_2_fu_928_p2                                      | -   |        | pixel_counter_2  | add  | fabric  | 0       |
|     add_ln210_fu_1046_p2                                           | -   |        | add_ln210        | add  | fabric  | 0       |
|   + conv_mc_pad_windows_float_14u_14u_16u_3u_3u_32u_s              | 0   |        |                  |      |         |         |
|     empty_fu_332_p2                                                | -   |        | empty            | add  | fabric  | 0       |
|     empty_174_fu_344_p2                                            | -   |        | empty_174        | add  | fabric  | 0       |
|     add_ln264_fu_360_p2                                            | -   |        | add_ln264        | add  | fabric  | 0       |
|     add_ln264_1_fu_378_p2                                          | -   |        | add_ln264_1      | add  | fabric  | 0       |
|     add_ln253_fu_414_p2                                            | -   |        | add_ln253        | add  | fabric  | 0       |
|     p_mid1_fu_444_p2                                               | -   |        | p_mid1           | add  | fabric  | 0       |
|     p_mid114_fu_464_p2                                             | -   |        | p_mid114         | add  | fabric  | 0       |
|     add_ln264_2_fu_526_p2                                          | -   |        | add_ln264_2      | add  | fabric  | 0       |
|     add_ln264_3_fu_550_p2                                          | -   |        | add_ln264_3      | add  | fabric  | 0       |
|     add_ln264_4_fu_562_p2                                          | -   |        | add_ln264_4      | add  | fabric  | 0       |
|     add_ln255_fu_617_p2                                            | -   |        | add_ln255        | add  | fabric  | 0       |
|     add_ln254_fu_623_p2                                            | -   |        | add_ln254        | add  | fabric  | 0       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_s                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_Pipeline_inputs           | 43  |        |                  |      |         |         |
|      input_counter_2_fu_3070_p2                                    | -   |        | input_counter_2  | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_1       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_1_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | temp_sum_3       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_2_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | temp_sum_5       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_3_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_7       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_4_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_9       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_10      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_5_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_11      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_12      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_6_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_13      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_14      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_7_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_15      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_16      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_8_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_17      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_18      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_9_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_19      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_20      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_10_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_21      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_22      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_11_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_23      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_24      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_12_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_25      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_26      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_13_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_27      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_28      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_14_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_29      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_30      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_15_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_31      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_32      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_16_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_33      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_34      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_17_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_35      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_36      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_18_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_37      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_38      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_19_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_39      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_40      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_20_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_41      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_42      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_21_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U290                           | 2   |        | temp_sum_43      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_44      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_22_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | temp_sum_45      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_46      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_23_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | temp_sum_47      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_48      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_24_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | temp_sum_49      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_50      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_25_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U291                           | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | temp_sum_51      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_52      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_26_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U292                           | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | temp_sum_53      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_54      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_27_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | temp_sum_55      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_56      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_28_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | temp_sum_57      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | temp_sum_58      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_29_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | temp_sum_59      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | temp_sum_60      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | mul21_30_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U298                            | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U299                            | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U293                           | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U294                           | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U295                           | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | temp_sum_61      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U300                            | 3   |        | temp_sum_62      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U301                            | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U302                            | 3   |        | mul21_31_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U303                            | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U304                            | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U305                            | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U306                            | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U296                           | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U297                           | 2   |        | temp_sum_63      | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_1                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_1_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_19_fu_3070_p2                                   | -   |        | input_counter_19 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_4          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_5          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_6          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_568     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_569     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_1_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | temp_sum_570     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_571     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_2_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | temp_sum_572     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_573     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_3_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_574     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_575     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_4_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_576     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_577     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_5_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_578     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_579     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_6_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_580     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_581     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_7_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_582     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_583     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_8_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_584     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_585     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_9_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_586     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_587     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_10_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_588     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_589     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_11_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_590     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_591     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_12_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_592     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_593     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_13_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_594     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_595     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_14_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_596     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_597     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_15_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_598     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_599     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_16_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_600     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_601     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_17_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_602     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_603     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_18_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_604     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_605     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_19_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_606     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_607     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_20_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_608     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_609     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_21_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U600                           | 2   |        | temp_sum_610     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_611     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_22_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | temp_sum_612     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_613     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_23_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | temp_sum_614     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_615     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_24_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | temp_sum_616     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_617     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_25_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U601                           | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | temp_sum_618     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_619     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_26_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U602                           | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | temp_sum_620     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_621     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_27_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | temp_sum_622     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_623     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_28_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | temp_sum_624     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | temp_sum_625     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_29_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | temp_sum_626     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | temp_sum_627     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | mul21_30_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U608                            | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U609                            | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U603                           | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U604                           | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U605                           | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | temp_sum_628     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U610                            | 3   |        | temp_sum_629     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U611                            | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U612                            | 3   |        | mul21_31_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U613                            | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U614                            | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U615                            | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U616                            | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U606                           | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U607                           | 2   |        | temp_sum_630     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_2                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_2_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_18_fu_3070_p2                                   | -   |        | input_counter_18 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_4          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_5          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_6          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_505     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_506     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_1_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | temp_sum_507     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_508     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_2_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | temp_sum_509     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_510     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_3_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_511     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_512     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_4_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_513     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_514     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_5_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_515     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_516     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_6_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_517     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_518     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_7_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_519     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_520     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_8_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_521     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_522     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_9_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_523     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_524     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_10_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_525     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_526     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_11_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_527     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_528     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_12_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_529     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_530     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_13_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_531     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_532     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_14_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_533     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_534     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_15_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_535     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_536     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_16_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_537     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_538     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_17_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_539     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_540     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_18_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_541     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_542     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_19_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_543     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_544     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_20_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_545     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_546     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_21_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U910                           | 2   |        | temp_sum_547     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_548     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_22_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | temp_sum_549     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_550     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_23_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | temp_sum_551     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_552     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_24_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | temp_sum_553     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_554     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_25_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U911                           | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | temp_sum_555     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_556     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_26_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U912                           | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | temp_sum_557     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_558     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_27_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | temp_sum_559     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_560     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_28_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | temp_sum_561     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | temp_sum_562     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_29_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | temp_sum_563     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | temp_sum_564     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | mul21_30_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U918                            | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U919                            | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U913                           | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U914                           | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U915                           | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | temp_sum_565     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U920                            | 3   |        | temp_sum_566     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U921                            | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U922                            | 3   |        | mul21_31_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U923                            | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U924                            | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U925                            | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U926                            | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U916                           | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U917                           | 2   |        | temp_sum_567     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_3                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_3_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_16_fu_3070_p2                                   | -   |        | input_counter_16 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_442     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_443     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_1_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | temp_sum_444     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_445     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_2_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | temp_sum_446     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_447     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_3_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_448     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_449     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_4_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_450     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_451     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_5_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_452     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_453     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_6_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_454     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_455     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_7_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_456     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_457     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_8_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_458     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_459     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_9_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_460     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_461     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_10_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_462     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_463     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_11_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_464     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_465     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_12_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_466     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_467     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_13_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_468     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_469     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_14_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_470     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_471     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_15_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_472     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_473     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_16_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_474     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_475     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_17_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_476     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_477     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_18_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_478     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_479     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_19_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_480     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_481     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_20_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_482     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_483     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_21_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1220                          | 2   |        | temp_sum_484     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_485     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_22_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | temp_sum_486     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_487     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_23_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | temp_sum_488     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_489     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_24_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | temp_sum_490     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_491     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_25_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1221                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | temp_sum_492     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_493     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_26_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1222                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | temp_sum_494     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_495     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_27_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | temp_sum_496     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_497     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_28_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | temp_sum_498     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | temp_sum_499     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_29_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | temp_sum_500     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | temp_sum_501     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | mul21_30_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1228                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1229                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1223                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1224                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1225                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | temp_sum_502     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1230                           | 3   |        | temp_sum_503     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1231                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1232                           | 3   |        | mul21_31_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1233                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1234                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1235                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1236                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1226                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1227                          | 2   |        | temp_sum_504     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_4                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_4_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_14_fu_3070_p2                                   | -   |        | input_counter_14 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_7          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_8          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_9          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_379     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_380     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_1_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | temp_sum_381     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_382     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_2_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | temp_sum_383     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_384     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_3_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_385     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_386     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_4_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_387     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_388     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_5_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_389     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_390     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_6_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_391     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_392     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_7_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_393     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_394     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_8_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_395     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_396     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_9_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_397     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_398     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_10_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_399     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_400     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_11_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_401     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_402     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_12_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_403     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_404     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_13_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_405     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_406     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_14_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_407     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_408     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_15_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_409     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_410     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_16_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_411     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_412     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_17_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_413     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_414     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_18_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_415     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_416     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_19_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_417     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_418     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_20_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_419     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_420     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_21_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1530                          | 2   |        | temp_sum_421     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_422     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_22_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | temp_sum_423     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_424     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_23_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | temp_sum_425     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_426     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_24_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | temp_sum_427     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_428     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_25_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1531                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | temp_sum_429     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_430     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_26_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1532                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | temp_sum_431     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_432     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_27_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | temp_sum_433     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_434     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_28_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | temp_sum_435     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | temp_sum_436     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_29_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | temp_sum_437     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | temp_sum_438     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | mul21_30_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1538                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1539                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1533                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1534                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1535                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | temp_sum_439     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1540                           | 3   |        | temp_sum_440     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1541                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1542                           | 3   |        | mul21_31_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1543                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1544                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1545                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1546                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1536                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1537                          | 2   |        | temp_sum_441     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_5                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_5_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_12_fu_3070_p2                                   | -   |        | input_counter_12 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_4          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_5          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_6          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_316     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_317     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_1_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | temp_sum_318     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_319     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_2_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | temp_sum_320     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_321     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_3_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_322     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_323     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_4_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_324     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_325     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_5_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_326     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_327     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_6_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_328     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_329     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_7_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_330     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_331     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_8_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_332     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_333     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_9_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_334     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_335     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_10_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_336     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_337     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_11_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_338     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_339     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_12_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_340     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_341     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_13_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_342     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_343     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_14_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_344     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_345     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_15_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_346     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_347     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_16_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_348     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_349     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_17_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_350     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_351     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_18_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_352     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_353     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_19_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_354     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_355     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_20_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_356     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_357     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_21_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1840                          | 2   |        | temp_sum_358     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_359     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_22_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | temp_sum_360     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_361     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_23_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | temp_sum_362     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_363     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_24_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | temp_sum_364     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_365     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_25_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1841                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | temp_sum_366     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_367     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_26_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1842                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | temp_sum_368     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_369     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_27_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | temp_sum_370     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_371     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_28_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | temp_sum_372     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | temp_sum_373     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_29_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | temp_sum_374     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | temp_sum_375     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | mul21_30_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1848                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1849                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1843                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1844                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1845                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | temp_sum_376     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1850                           | 3   |        | temp_sum_377     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1851                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1852                           | 3   |        | mul21_31_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1853                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1854                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1855                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U1856                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1846                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U1847                          | 2   |        | temp_sum_378     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_6                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_6_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_10_fu_3070_p2                                   | -   |        | input_counter_10 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_253     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_254     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_1_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | temp_sum_255     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_256     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_2_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | temp_sum_257     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_258     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_3_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_259     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_260     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_4_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_261     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_262     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_5_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_263     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_264     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_6_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_265     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_266     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_7_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_267     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_268     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_8_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_269     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_270     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_9_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_271     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_272     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_10_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_273     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_274     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_11_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_275     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_276     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_12_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_277     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_278     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_13_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_279     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_280     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_14_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_281     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_282     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_15_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_283     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_284     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_16_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_285     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_286     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_17_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_287     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_288     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_18_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_289     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_290     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_19_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_291     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_292     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_20_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_293     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_294     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_21_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2150                          | 2   |        | temp_sum_295     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_296     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_22_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | temp_sum_297     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_298     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_23_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | temp_sum_299     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_300     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_24_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | temp_sum_301     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_302     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_25_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2151                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | temp_sum_303     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_304     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_26_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2152                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | temp_sum_305     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_306     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_27_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | temp_sum_307     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_308     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_28_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | temp_sum_309     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | temp_sum_310     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_29_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | temp_sum_311     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | temp_sum_312     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | mul21_30_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2158                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2159                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2153                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2154                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2155                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | temp_sum_313     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2160                           | 3   |        | temp_sum_314     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2161                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2162                           | 3   |        | mul21_31_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2163                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2164                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2165                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2166                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2156                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2157                          | 2   |        | temp_sum_315     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_7                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_7_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_8_fu_3070_p2                                    | -   |        | input_counter_8  | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_7          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_8          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_9          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_190     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_191     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_1_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | temp_sum_192     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_193     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_2_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | temp_sum_194     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_195     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_3_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_196     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_197     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_4_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_198     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_199     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_5_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_200     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_201     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_6_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_202     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_203     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_7_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_204     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_205     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_8_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_206     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_207     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_9_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_208     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_209     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_10_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_210     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_211     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_11_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_212     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_213     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_12_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_214     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_215     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_13_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_216     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_217     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_14_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_218     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_219     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_15_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_220     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_221     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_16_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_222     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_223     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_17_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_224     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_225     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_18_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_226     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_227     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_19_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_228     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_229     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_20_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_230     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_231     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_21_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2460                          | 2   |        | temp_sum_232     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_233     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_22_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | temp_sum_234     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_235     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_23_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | temp_sum_236     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_237     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_24_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | temp_sum_238     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_239     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_25_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2461                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | temp_sum_240     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_241     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_26_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2462                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | temp_sum_242     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_243     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_27_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | temp_sum_244     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_245     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_28_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | temp_sum_246     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | temp_sum_247     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_29_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | temp_sum_248     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | temp_sum_249     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | mul21_30_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2468                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2469                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2463                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2464                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2465                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | temp_sum_250     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2470                           | 3   |        | temp_sum_251     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2471                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2472                           | 3   |        | mul21_31_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2473                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2474                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2475                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2476                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2466                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2467                          | 2   |        | temp_sum_252     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_8                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_8_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_6_fu_3070_p2                                    | -   |        | input_counter_6  | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_4          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_5          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_6          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_127     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_128     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_1_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | temp_sum_129     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_130     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_2_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | temp_sum_131     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_132     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_3_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_133     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_134     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_4_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_135     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_136     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_5_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_137     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_138     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_6_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_139     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_140     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_7_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_141     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_142     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_8_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_143     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_144     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_9_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_145     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_146     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_10_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_147     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_148     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_11_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_149     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_150     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_12_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_151     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_152     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_13_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_153     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_154     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_14_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_155     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_156     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_15_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_157     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_158     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_16_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_159     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_160     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_17_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_161     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_162     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_18_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_163     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_164     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_19_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_165     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_166     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_20_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_167     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_168     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_21_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2770                          | 2   |        | temp_sum_169     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_170     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_22_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | temp_sum_171     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_172     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_23_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | temp_sum_173     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_174     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_24_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | temp_sum_175     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_176     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_25_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2771                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | temp_sum_177     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_178     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_26_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2772                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | temp_sum_179     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_180     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_27_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | temp_sum_181     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_182     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_28_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | temp_sum_183     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | temp_sum_184     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_29_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | temp_sum_185     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | temp_sum_186     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | mul21_30_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2778                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2779                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2773                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2774                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2775                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | temp_sum_187     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2780                           | 3   |        | temp_sum_188     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2781                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2782                           | 3   |        | mul21_31_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2783                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2784                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2785                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U2786                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2776                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U2777                          | 2   |        | temp_sum_189     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_9                          | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_9_Pipeline_inputs         | 43  |        |                  |      |         |         |
|      input_counter_4_fu_3070_p2                                    | -   |        | input_counter_4  | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_1       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_1_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | temp_sum_3       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_2_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | temp_sum_5       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_3_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_7       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_4_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_9       | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_64      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_5_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_65      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_66      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_6_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_67      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_68      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_7_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_69      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_70      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_8_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_71      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_72      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_9_3        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_73      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_74      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_10_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_75      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_76      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_11_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_77      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_78      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_12_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_79      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_80      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_13_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_81      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_82      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_14_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_83      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_84      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_15_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_85      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_86      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_16_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_87      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_88      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_17_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_89      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_90      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_18_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_91      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_92      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_19_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_93      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_94      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_20_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_95      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_96      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_21_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3080                          | 2   |        | temp_sum_97      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_98      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_22_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | temp_sum_99      | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_100     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_23_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | temp_sum_101     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_102     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_24_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | temp_sum_103     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_104     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_25_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3081                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | temp_sum_105     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_106     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_26_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3082                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | temp_sum_107     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_108     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_27_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | temp_sum_109     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_110     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_28_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | temp_sum_111     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | temp_sum_112     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_29_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | temp_sum_113     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | temp_sum_114     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | mul21_30_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3088                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3089                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3083                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3084                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3085                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | temp_sum_115     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3090                           | 3   |        | temp_sum_116     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3091                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3092                           | 3   |        | mul21_31_3       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3093                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3094                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3095                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3096                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3086                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3087                          | 2   |        | temp_sum_117     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_10                         | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_10_Pipeline_inputs        | 43  |        |                  |      |         |         |
|      input_counter_29_fu_3070_p2                                   | -   |        | input_counter_29 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_19         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_20         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_21         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_946     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_947     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_1_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | temp_sum_948     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_949     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_2_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | temp_sum_950     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_951     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_3_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_952     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_953     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_4_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_954     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_955     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_5_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_956     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_957     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_6_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_958     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_959     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_7_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_960     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_961     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_8_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_962     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_963     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_9_9        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_964     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_965     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_10_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_966     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_967     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_11_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_968     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_969     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_12_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_970     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_971     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_13_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_972     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_973     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_14_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_974     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_975     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_15_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_976     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_977     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_16_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_978     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_979     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_17_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_980     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_981     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_18_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_982     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_983     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_19_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_984     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_985     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_20_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_986     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_987     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_21_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3390                          | 2   |        | temp_sum_988     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_989     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_22_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | temp_sum_990     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_991     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_23_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | temp_sum_992     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_993     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_24_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | temp_sum_994     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_995     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_25_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3391                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | temp_sum_996     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_997     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_26_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3392                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | temp_sum_998     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_999     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_27_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | temp_sum_1000    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_1001    | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_28_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | temp_sum_1002    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | temp_sum_1003    | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_29_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | temp_sum_1004    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | temp_sum_1005    | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | mul21_30_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3398                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3399                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3393                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3394                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3395                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | temp_sum_1006    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3400                           | 3   |        | temp_sum_1007    | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3401                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3402                           | 3   |        | mul21_31_9       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3403                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3404                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3405                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3406                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3396                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3397                          | 2   |        | temp_sum_1008    | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_11                         | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_11_Pipeline_inputs        | 43  |        |                  |      |         |         |
|      input_counter_28_fu_3070_p2                                   | -   |        | input_counter_28 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_16         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_17         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_18         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_883     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_884     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_1_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | temp_sum_885     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_886     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_2_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | temp_sum_887     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_888     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_3_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_889     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_890     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_4_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_891     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_892     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_5_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_893     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_894     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_6_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_895     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_896     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_7_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_897     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_898     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_8_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_899     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_900     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_9_8        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_901     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_902     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_10_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_903     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_904     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_11_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_905     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_906     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_12_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_907     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_908     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_13_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_909     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_910     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_14_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_911     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_912     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_15_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_913     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_914     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_16_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_915     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_916     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_17_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_917     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_918     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_18_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_919     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_920     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_19_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_921     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_922     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_20_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_923     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_924     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_21_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3700                          | 2   |        | temp_sum_925     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_926     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_22_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | temp_sum_927     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_928     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_23_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | temp_sum_929     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_930     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_24_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | temp_sum_931     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_932     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_25_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3701                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | temp_sum_933     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_934     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_26_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3702                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | temp_sum_935     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_936     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_27_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | temp_sum_937     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_938     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_28_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | temp_sum_939     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | temp_sum_940     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_29_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | temp_sum_941     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | temp_sum_942     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | mul21_30_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3708                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3709                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3703                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3704                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3705                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | temp_sum_943     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3710                           | 3   |        | temp_sum_944     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3711                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3712                           | 3   |        | mul21_31_8       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3713                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3714                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3715                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3716                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3706                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3707                          | 2   |        | temp_sum_945     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_12                         | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_12_Pipeline_inputs        | 43  |        |                  |      |         |         |
|      input_counter_27_fu_3070_p2                                   | -   |        | input_counter_27 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_13         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_14         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_15         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_820     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_821     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_1_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | temp_sum_822     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_823     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_2_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | temp_sum_824     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_825     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_3_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_826     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_827     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_4_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_828     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_829     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_5_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_830     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_831     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_6_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_832     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_833     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_7_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_834     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_835     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_8_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_836     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_837     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_9_7        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_838     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_839     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_10_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_840     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_841     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_11_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_842     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_843     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_12_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_844     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_845     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_13_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_846     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_847     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_14_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_848     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_849     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_15_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_850     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_851     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_16_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_852     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_853     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_17_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_854     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_855     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_18_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_856     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_857     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_19_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_858     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_859     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_20_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_860     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_861     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_21_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4010                          | 2   |        | temp_sum_862     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_863     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_22_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | temp_sum_864     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_865     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_23_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | temp_sum_866     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_867     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_24_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | temp_sum_868     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_869     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_25_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4011                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | temp_sum_870     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_871     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_26_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4012                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | temp_sum_872     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_873     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_27_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | temp_sum_874     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_875     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_28_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | temp_sum_876     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | temp_sum_877     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_29_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | temp_sum_878     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | temp_sum_879     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | mul21_30_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4018                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4019                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4013                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4014                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4015                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | temp_sum_880     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4020                           | 3   |        | temp_sum_881     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4021                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4022                           | 3   |        | mul21_31_7       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4023                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4024                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4025                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4026                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4016                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4017                          | 2   |        | temp_sum_882     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_13                         | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_13_Pipeline_inputs        | 43  |        |                  |      |         |         |
|      input_counter_25_fu_3070_p2                                   | -   |        | input_counter_25 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_10         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_11         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_12         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_757     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_758     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_1_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | temp_sum_759     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_760     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_2_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | temp_sum_761     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_762     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_3_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_763     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_764     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_4_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_765     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_766     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_5_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_767     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_768     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_6_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_769     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_770     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_7_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_771     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_772     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_8_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_773     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_774     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_9_6        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_775     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_776     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_10_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_777     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_778     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_11_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_779     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_780     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_12_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_781     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_782     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_13_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_783     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_784     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_14_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_785     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_786     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_15_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_787     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_788     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_16_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_789     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_790     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_17_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_791     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_792     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_18_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_793     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_794     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_19_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_795     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_796     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_20_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_797     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_798     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_21_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4320                          | 2   |        | temp_sum_799     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_800     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_22_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | temp_sum_801     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_802     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_23_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | temp_sum_803     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_804     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_24_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | temp_sum_805     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_806     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_25_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4321                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | temp_sum_807     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_808     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_26_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4322                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | temp_sum_809     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_810     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_27_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | temp_sum_811     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_812     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_28_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | temp_sum_813     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | temp_sum_814     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_29_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | temp_sum_815     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | temp_sum_816     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | mul21_30_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4328                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4329                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4323                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4324                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4325                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | temp_sum_817     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4330                           | 3   |        | temp_sum_818     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4331                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4332                           | 3   |        | mul21_31_6       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4333                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4334                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4335                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4336                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4326                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4327                          | 2   |        | temp_sum_819     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_14                         | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_14_Pipeline_inputs        | 43  |        |                  |      |         |         |
|      input_counter_23_fu_3070_p2                                   | -   |        | input_counter_23 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_7          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_8          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_9          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_694     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_695     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_1_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | temp_sum_696     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_697     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_2_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | temp_sum_698     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_699     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_3_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_700     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_701     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_4_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_702     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_703     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_5_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_704     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_705     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_6_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_706     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_707     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_7_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_708     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_709     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_8_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_710     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_711     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_9_5        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_712     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_713     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_10_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_714     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_715     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_11_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_716     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_717     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_12_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_718     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_719     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_13_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_720     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_721     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_14_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_722     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_723     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_15_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_724     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_725     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_16_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_726     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_727     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_17_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_728     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_729     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_18_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_730     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_731     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_19_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_732     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_733     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_20_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_734     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_735     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_21_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4630                          | 2   |        | temp_sum_736     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_737     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_22_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | temp_sum_738     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_739     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_23_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | temp_sum_740     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_741     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_24_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | temp_sum_742     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_743     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_25_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4631                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | temp_sum_744     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_745     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_26_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4632                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | temp_sum_746     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_747     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_27_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | temp_sum_748     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_749     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_28_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | temp_sum_750     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | temp_sum_751     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_29_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | temp_sum_752     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | temp_sum_753     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | mul21_30_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4638                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4639                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4633                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4634                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4635                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | temp_sum_754     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4640                           | 3   |        | temp_sum_755     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4641                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4642                           | 3   |        | mul21_31_5       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4643                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4644                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4645                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4646                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4636                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4637                          | 2   |        | temp_sum_756     | fadd | fulldsp | 3       |
|   + conv_mc_sum_float_14u_14u_3u_3u_32u_15                         | 43  |        |                  |      |         |         |
|    + conv_mc_sum_float_14u_14u_3u_3u_32u_15_Pipeline_inputs        | 43  |        |                  |      |         |         |
|      input_counter_21_fu_3070_p2                                   | -   |        | input_counter_21 | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | temp_sum         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_s          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_7          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_8          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_1326_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_1326_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_9          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_2332_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_2332_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp1             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp2             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp              | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp4             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp6             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp5             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp3             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_631     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_632     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_1_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_1_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_1_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_1_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_1_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_1_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_1_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_1_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp8             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp9             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp7             | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp11            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp13            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp12            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp10            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | temp_sum_633     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_634     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_2_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_2_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_2_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_2_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_2_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_2_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_2_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | mul21_2_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp15            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp16            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp14            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp18            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp20            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp19            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp17            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | temp_sum_635     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_636     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_3_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_3_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_3_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_3_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_3_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_3_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_3_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_3_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp22            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp23            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp21            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp25            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp27            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp26            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp24            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_637     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_638     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_4_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_4_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_4_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_4_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_4_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_4_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_4_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_4_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp29            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp30            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp28            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp32            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp34            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp33            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp31            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_639     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_640     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_5_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_5_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_5_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_5_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_5_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_5_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_5_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_5_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp36            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp37            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp35            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp39            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp41            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp40            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp38            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_641     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_642     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_6_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_6_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_6_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_6_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_6_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_6_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_6_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_6_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp43            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp44            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | tmp42            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp46            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp48            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp47            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp45            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_643     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_644     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_7_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_7_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_7_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_7_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_7_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_7_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_7_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_7_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp50            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp51            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp49            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp53            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp55            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp54            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp52            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_645     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_646     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_8_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_8_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_8_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_8_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_8_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_8_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_8_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_8_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp57            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp58            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp56            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp60            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp62            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp61            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp59            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_647     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_648     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_9_s        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_9_4        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_9_1        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_9_1_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_9_1_2      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_9_2        | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_9_2_1      | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_9_2_2      | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp64            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp65            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp63            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp67            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp69            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp68            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp66            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_649     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_650     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_10_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_10_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_10_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_10_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_10_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_10_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_10_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_10_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp71            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp72            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp70            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp74            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp76            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp75            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp73            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_651     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_652     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_11_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_11_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_11_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_11_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_11_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_11_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_11_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_11_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp78            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp79            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp77            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp81            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp83            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp82            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp80            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_653     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_654     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_12_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_12_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_12_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_12_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_12_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_12_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_12_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_12_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp85            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp86            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp84            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp88            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp90            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp89            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp87            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_655     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_656     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_13_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_13_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_13_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_13_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_13_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_13_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_13_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_13_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp92            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp93            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp91            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp95            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp97            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp96            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp94            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_657     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_658     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_14_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_14_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_14_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_14_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_14_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_14_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_14_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_14_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp99            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp100           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp98            | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp102           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp104           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp103           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp101           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_659     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_660     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_15_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_15_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_15_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_15_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_15_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_15_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_15_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_15_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp106           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp107           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp105           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp109           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp111           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp110           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp108           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_661     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_662     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_16_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_16_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_16_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_16_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_16_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_16_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_16_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_16_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp113           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp114           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp112           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp116           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp118           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp117           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp115           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_663     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_664     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_17_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_17_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_17_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_17_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_17_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_17_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_17_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_17_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp120           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp121           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp119           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp123           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp125           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp124           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp122           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_665     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_666     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_18_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_18_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_18_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_18_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_18_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_18_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_18_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_18_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp127           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp128           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp126           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp130           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp132           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp131           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp129           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_667     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_668     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_19_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_19_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_19_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_19_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_19_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_19_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_19_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_19_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp134           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp135           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp133           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp137           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp139           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp138           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp136           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_669     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_670     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_20_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_20_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_20_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_20_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_20_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_20_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_20_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_20_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp141           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp142           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp140           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp144           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp146           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp145           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp143           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_671     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_672     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_21_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_21_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_21_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_21_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_21_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_21_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_21_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_21_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp148           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp149           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp147           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp151           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp153           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp152           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp150           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4940                          | 2   |        | temp_sum_673     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_674     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_22_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_22_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_22_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_22_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_22_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_22_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_22_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_22_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp155           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp156           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp154           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp158           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp160           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp159           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp157           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | temp_sum_675     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_676     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_23_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_23_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_23_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_23_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_23_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_23_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_23_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_23_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp162           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp163           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp161           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp165           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp167           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp166           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp164           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | temp_sum_677     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_678     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_24_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_24_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_24_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_24_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_24_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_24_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_24_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_24_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp169           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp170           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp168           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp172           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp174           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp173           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp171           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | temp_sum_679     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_680     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_25_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_25_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_25_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_25_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_25_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_25_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_25_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_25_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp176           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp177           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp175           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp179           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp181           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp180           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4941                          | 2   |        | tmp178           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | temp_sum_681     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_682     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_26_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_26_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_26_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_26_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_26_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_26_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_26_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_26_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp183           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp184           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4942                          | 2   |        | tmp182           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp186           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp188           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp187           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp185           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | temp_sum_683     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_684     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_27_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_27_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_27_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_27_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_27_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_27_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_27_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_27_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp190           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp191           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp189           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp193           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp195           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp194           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp192           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | temp_sum_685     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_686     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_28_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_28_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_28_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_28_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_28_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_28_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_28_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_28_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp197           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp198           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp196           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp200           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp202           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp201           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp199           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | temp_sum_687     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | temp_sum_688     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_29_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_29_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_29_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_29_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | mul21_29_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_29_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_29_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_29_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp204           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp205           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp203           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp207           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp209           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp208           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp206           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | temp_sum_689     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | temp_sum_690     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_30_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | mul21_30_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_30_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_30_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4948                           | 3   |        | mul21_30_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4949                           | 3   |        | mul21_30_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_30_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_30_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp211           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4943                          | 2   |        | tmp212           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp210           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4944                          | 2   |        | tmp214           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp216           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4945                          | 2   |        | tmp215           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp213           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | temp_sum_691     | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4950                           | 3   |        | temp_sum_692     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4951                           | 3   |        | mul21_31_s       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4952                           | 3   |        | mul21_31_4       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4953                           | 3   |        | mul21_31_1       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4954                           | 3   |        | mul21_31_1_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_31_1_2     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_31_2       | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4955                           | 3   |        | mul21_31_2_1     | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U4956                           | 3   |        | mul21_31_2_2     | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4946                          | 2   |        | tmp218           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp219           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp217           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp221           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp223           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp222           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | tmp220           | fadd | fulldsp | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U4947                          | 2   |        | temp_sum_693     | fadd | fulldsp | 3       |
|   + conv_mc_aggregate_channels_14u_14u_16u_32u_s                   | 32  |        |                  |      |         |         |
|     add_ln309_fu_319_p2                                            | -   |        | add_ln309        | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5257                           | 2   |        | tmp16            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5250                           | 2   |        | tmp17            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5261                           | 2   |        | tmp15            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5251                           | 2   |        | tmp19            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5252                           | 2   |        | tmp20            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5258                           | 2   |        | tmp18            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5263                           | 2   |        | tmp14            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5253                           | 2   |        | tmp23            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5254                           | 2   |        | tmp24            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5259                           | 2   |        | tmp22            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5255                           | 2   |        | tmp26            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5256                           | 2   |        | tmp28            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5260                           | 2   |        | tmp27            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5262                           | 2   |        | tmp25            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5264                           | 2   |        | tmp21            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U5265                           | 2   |        | temp_sum_4593_s  | fadd | fulldsp | 3       |
|     add_ln310_fu_408_p2                                            | -   |        | add_ln310        | add  | fabric  | 0       |
|   + maxp_create_window_stream_14u_14u_32u_2u_2u_s                  | 0   |        |                  |      |         |         |
|     add_ln337_fu_200_p2                                            | -   |        | add_ln337        | add  | fabric  | 0       |
|     sub_ln344_fu_261_p2                                            | -   |        | sub_ln344        | sub  | fabric  | 0       |
|     add_ln344_fu_275_p2                                            | -   |        | add_ln344        | add  | fabric  | 0       |
|     add_ln344_2_fu_289_p2                                          | -   |        | add_ln344_2      | add  | fabric  | 0       |
|     pos_y_0_fu_295_p2                                              | -   |        | pos_y_0          | add  | fabric  | 0       |
|     sub_ln353_fu_325_p2                                            | -   |        | sub_ln353        | sub  | fabric  | 0       |
|     add_ln353_fu_339_p2                                            | -   |        | add_ln353        | add  | fabric  | 0       |
|     add_ln353_6_fu_353_p2                                          | -   |        | add_ln353_6      | add  | fabric  | 0       |
|     add_ln350_fu_364_p2                                            | -   |        | add_ln350        | add  | fabric  | 0       |
|     add_ln353_7_fu_378_p2                                          | -   |        | add_ln353_7      | add  | fabric  | 0       |
|     add_ln353_8_fu_392_p2                                          | -   |        | add_ln353_8      | add  | fabric  | 0       |
|     add_ln353_9_fu_411_p2                                          | -   |        | add_ln353_9      | add  | fabric  | 0       |
|     add_ln353_10_fu_425_p2                                         | -   |        | add_ln353_10     | add  | fabric  | 0       |
|     row_ptr_4_fu_460_p2                                            | -   |        | row_ptr_4        | add  | fabric  | 0       |
|     col_ptr_5_fu_472_p2                                            | -   |        | col_ptr_5        | add  | fabric  | 0       |
|     add_ln339_fu_522_p2                                            | -   |        | add_ln339        | add  | fabric  | 0       |
|   + maxp_1568u_2u_2u_s                                             | 0   |        |                  |      |         |         |
|     w_4_fu_129_p2                                                  | -   |        | w_4              | add  | fabric  | 0       |
|   + dense_64u_1568u_s                                              | 80  |        |                  |      |         |         |
|    + dense_64u_1568u_Pipeline_init_sums                            | 0   |        |                  |      |         |         |
|      add_ln418_fu_1023_p2                                          | -   |        | add_ln418        | add  | fabric  | 0       |
|    + dense_64u_1568u_Pipeline_inputs                               | 80  |        |                  |      |         |         |
|      add_ln421_fu_2161_p2                                          | -   |        | add_ln421        | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5381                           | 3   |        | mul              | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5365                          | 2   |        | kernel_sum_64    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5382                           | 3   |        | mul_1            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5366                          | 2   |        | kernel_sum_65    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5383                           | 3   |        | mul_2            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5367                          | 2   |        | kernel_sum_66    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5384                           | 3   |        | mul_3            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5368                          | 2   |        | kernel_sum_67    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5385                           | 3   |        | mul_4            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5369                          | 2   |        | kernel_sum_68    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5386                           | 3   |        | mul_5            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5370                          | 2   |        | kernel_sum_69    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5387                           | 3   |        | mul_6            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5371                          | 2   |        | kernel_sum_70    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5388                           | 3   |        | mul_7            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5372                          | 2   |        | kernel_sum_71    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5389                           | 3   |        | mul_8            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5373                          | 2   |        | kernel_sum_72    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5390                           | 3   |        | mul_9            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5374                          | 2   |        | kernel_sum_73    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5391                           | 3   |        | mul_s            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5375                          | 2   |        | kernel_sum_74    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5392                           | 3   |        | mul_10           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5376                          | 2   |        | kernel_sum_75    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5393                           | 3   |        | mul_11           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5377                          | 2   |        | kernel_sum_76    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5394                           | 3   |        | mul_12           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5378                          | 2   |        | kernel_sum_77    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5395                           | 3   |        | mul_13           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5379                          | 2   |        | kernel_sum_78    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5396                           | 3   |        | mul_14           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5380                          | 2   |        | kernel_sum_79    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5381                           | 3   |        | mul_15           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5365                          | 2   |        | kernel_sum_80    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5382                           | 3   |        | mul_16           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5366                          | 2   |        | kernel_sum_81    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5383                           | 3   |        | mul_17           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5367                          | 2   |        | kernel_sum_82    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5384                           | 3   |        | mul_18           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5368                          | 2   |        | kernel_sum_83    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5385                           | 3   |        | mul_19           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5369                          | 2   |        | kernel_sum_84    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5386                           | 3   |        | mul_20           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5370                          | 2   |        | kernel_sum_85    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5387                           | 3   |        | mul_21           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5371                          | 2   |        | kernel_sum_86    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5388                           | 3   |        | mul_22           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5372                          | 2   |        | kernel_sum_87    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5389                           | 3   |        | mul_23           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5373                          | 2   |        | kernel_sum_88    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5390                           | 3   |        | mul_24           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5374                          | 2   |        | kernel_sum_89    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5391                           | 3   |        | mul_25           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5375                          | 2   |        | kernel_sum_90    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5392                           | 3   |        | mul_26           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5376                          | 2   |        | kernel_sum_91    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5393                           | 3   |        | mul_27           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5377                          | 2   |        | kernel_sum_92    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5394                           | 3   |        | mul_28           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5378                          | 2   |        | kernel_sum_93    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5395                           | 3   |        | mul_29           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5379                          | 2   |        | kernel_sum_94    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5396                           | 3   |        | mul_30           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5380                          | 2   |        | kernel_sum_95    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5381                           | 3   |        | mul_31           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5365                          | 2   |        | kernel_sum_96    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5382                           | 3   |        | mul_32           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5366                          | 2   |        | kernel_sum_97    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5383                           | 3   |        | mul_33           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5367                          | 2   |        | kernel_sum_98    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5384                           | 3   |        | mul_34           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5368                          | 2   |        | kernel_sum_99    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5385                           | 3   |        | mul_35           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5369                          | 2   |        | kernel_sum_100   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5386                           | 3   |        | mul_36           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5370                          | 2   |        | kernel_sum_101   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5387                           | 3   |        | mul_37           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5371                          | 2   |        | kernel_sum_102   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5388                           | 3   |        | mul_38           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5372                          | 2   |        | kernel_sum_103   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5389                           | 3   |        | mul_39           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5373                          | 2   |        | kernel_sum_104   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5390                           | 3   |        | mul_40           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5374                          | 2   |        | kernel_sum_105   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5391                           | 3   |        | mul_41           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5375                          | 2   |        | kernel_sum_106   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5392                           | 3   |        | mul_42           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5376                          | 2   |        | kernel_sum_107   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5393                           | 3   |        | mul_43           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5377                          | 2   |        | kernel_sum_108   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5394                           | 3   |        | mul_44           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5378                          | 2   |        | kernel_sum_109   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5395                           | 3   |        | mul_45           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5379                          | 2   |        | kernel_sum_110   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5396                           | 3   |        | mul_46           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5380                          | 2   |        | kernel_sum_111   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5381                           | 3   |        | mul_47           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5365                          | 2   |        | kernel_sum_112   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5382                           | 3   |        | mul_48           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5366                          | 2   |        | kernel_sum_113   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5383                           | 3   |        | mul_49           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5367                          | 2   |        | kernel_sum_114   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5384                           | 3   |        | mul_50           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5368                          | 2   |        | kernel_sum_115   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5385                           | 3   |        | mul_51           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5369                          | 2   |        | kernel_sum_116   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5386                           | 3   |        | mul_52           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5370                          | 2   |        | kernel_sum_117   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5387                           | 3   |        | mul_53           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5371                          | 2   |        | kernel_sum_118   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5388                           | 3   |        | mul_54           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5372                          | 2   |        | kernel_sum_119   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5389                           | 3   |        | mul_55           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5373                          | 2   |        | kernel_sum_120   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5390                           | 3   |        | mul_56           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5374                          | 2   |        | kernel_sum_121   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5391                           | 3   |        | mul_57           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5375                          | 2   |        | kernel_sum_122   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5392                           | 3   |        | mul_58           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5376                          | 2   |        | kernel_sum_123   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5393                           | 3   |        | mul_59           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5377                          | 2   |        | kernel_sum_124   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5394                           | 3   |        | mul_60           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5378                          | 2   |        | kernel_sum_125   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5395                           | 3   |        | mul_61           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5379                          | 2   |        | kernel_sum_126   | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5396                           | 3   |        | mul_62           | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5380                          | 2   |        | kernel_sum_127   | fadd | fulldsp | 3       |
|    + dense_64u_1568u_Pipeline_activate                             | 0   |        |                  |      |         |         |
|      add_ln431_fu_601_p2                                           | -   |        | add_ln431        | add  | fabric  | 0       |
|   + softmax_10u_64u_s                                              | 40  |        |                  |      |         |         |
|     flog_32ns_32ns_32_9_full_dsp_1_U5680                           | 13  |        | tmp              | flog | fulldsp | 8       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U5678                       | 2   |        | constant         | fadd | fulldsp | 3       |
|    + softmax_10u_64u_Pipeline_VITIS_LOOP_453_1                     | 0   |        |                  |      |         |         |
|      add_ln453_fu_209_p2                                           | -   |        | add_ln453        | add  | fabric  | 0       |
|    + softmax_10u_64u_Pipeline_calc_sums_and_max                    | 18  |        |                  |      |         |         |
|      add_ln458_fu_474_p2                                           | -   |        | add_ln458        | add  | fabric  | 0       |
|      add_ln466_fu_492_p2                                           | -   |        | add_ln466        | add  | fabric  | 0       |
|      add_ln466_1_fu_504_p2                                         | -   |        | add_ln466_1      | add  | fabric  | 0       |
|      add_ln466_2_fu_521_p2                                         | -   |        | add_ln466_2      | add  | fabric  | 0       |
|      add_ln466_3_fu_532_p2                                         | -   |        | add_ln466_3      | add  | fabric  | 0       |
|      add_ln466_4_fu_543_p2                                         | -   |        | add_ln466_4      | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5620                           | 3   |        | mul              | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5621                           | 3   |        | mul_1            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5617                          | 2   |        | softmax_max_1    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5622                           | 3   |        | mul_2            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5618                          | 2   |        | softmax_max_2    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5623                           | 3   |        | mul_3            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5619                          | 2   |        | softmax_max_3    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5620                           | 3   |        | mul_4            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5621                           | 3   |        | mul_5            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5617                          | 2   |        | softmax_max_5    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5622                           | 3   |        | mul_6            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5618                          | 2   |        | softmax_max_6    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5623                           | 3   |        | mul_7            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5619                          | 2   |        | softmax_max_7    | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5620                           | 3   |        | mul_8            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U5621                           | 3   |        | mul_9            | fmul | maxdsp  | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U5617                          | 2   |        | softmax_max_9    | fadd | fulldsp | 3       |
|    + softmax_10u_64u_Pipeline_calc_exp_sum                         | 0   |        |                  |      |         |         |
|      add_ln474_fu_168_p2                                           | -   |        | add_ln474        | add  | fabric  | 0       |
|    + softmax_10u_64u_Pipeline_feature_map                          | 0   |        |                  |      |         |         |
|      add_ln479_fu_163_p2                                           | -   |        | add_ln479        | add  | fabric  | 0       |
|   + write_gmem                                                     | 0   |        |                  |      |         |         |
|    + write_gmem_Pipeline_conv_16                                   | 0   |        |                  |      |         |         |
|      add_ln504_fu_123_p2                                           | -   |        | add_ln504        | add  | fabric  | 0       |
|    + write_gmem_Pipeline_conv_32                                   | 0   |        |                  |      |         |         |
|      add_ln507_fu_123_p2                                           | -   |        | add_ln507        | add  | fabric  | 0       |
|    + write_gmem_Pipeline_dense                                     | 0   |        |                  |      |         |         |
|      add_ln510_fu_123_p2                                           | -   |        | add_ln510        | add  | fabric  | 0       |
|    + write_gmem_Pipeline_softmax                                   | 0   |        |                  |      |         |         |
|      add_ln513_fu_144_p2                                           | -   |        | add_ln513        | add  | fabric  | 0       |
|      add_ln514_fu_176_p2                                           | -   |        | add_ln514        | add  | fabric  | 0       |
|      add_ln514_1_fu_182_p2                                         | -   |        | add_ln514_1      | add  | fabric  | 0       |
|    + write_gmem_Pipeline_VITIS_LOOP_517_1                          | 0   |        |                  |      |         |         |
|      i_11_fu_58_p2                                                 | -   |        | i_11             | add  | fabric  | 0       |
|    + write_gmem_Pipeline_VITIS_LOOP_520_2                          | 0   |        |                  |      |         |         |
|      i_10_fu_58_p2                                                 | -   |        | i_10             | add  | fabric  | 0       |
|    + write_gmem_Pipeline_VITIS_LOOP_523_3                          | 0   |        |                  |      |         |         |
|      i_9_fu_58_p2                                                  | -   |        | i_9              | add  | fabric  | 0       |
|    + write_gmem_Pipeline_VITIS_LOOP_526_4                          | 0   |        |                  |      |         |         |
|      i_7_fu_58_p2                                                  | -   |        | i_7              | add  | fabric  | 0       |
|    + write_gmem_Pipeline_VITIS_LOOP_529_5                          | 0   |        |                  |      |         |         |
|      i_5_fu_58_p2                                                  | -   |        | i_5              | add  | fabric  | 0       |
+--------------------------------------------------------------------+-----+--------+------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------------------------------+------+------+--------+-----------------------------------+---------+--------+---------+
| Name                                                       | BRAM | URAM | Pragma | Variable                          | Storage | Impl   | Latency |
+------------------------------------------------------------+------+------+--------+-----------------------------------+---------+--------+---------+
| + accel                                                    | 118  | 0    |        |                                   |         |        |         |
|   conv_16_weights_U                                        | 2    | -    |        | conv_16_weights                   | ram_t2p | auto   | 1       |
|   conv_16_biases_U                                         | -    | -    |        | conv_16_biases                    | ram_s2p | auto   | 1       |
|   conv_32_weights_U                                        | 2    | -    |        | conv_32_weights                   | ram_s2p | auto   | 1       |
|   conv_32_weights_1_U                                      | 2    | -    |        | conv_32_weights_1                 | ram_s2p | auto   | 1       |
|   conv_32_weights_2_U                                      | 2    | -    |        | conv_32_weights_2                 | ram_s2p | auto   | 1       |
|   conv_32_weights_3_U                                      | 2    | -    |        | conv_32_weights_3                 | ram_s2p | auto   | 1       |
|   conv_32_weights_4_U                                      | 2    | -    |        | conv_32_weights_4                 | ram_s2p | auto   | 1       |
|   conv_32_weights_5_U                                      | 2    | -    |        | conv_32_weights_5                 | ram_s2p | auto   | 1       |
|   conv_32_weights_6_U                                      | 2    | -    |        | conv_32_weights_6                 | ram_s2p | auto   | 1       |
|   conv_32_weights_7_U                                      | 2    | -    |        | conv_32_weights_7                 | ram_s2p | auto   | 1       |
|   conv_32_weights_8_U                                      | 2    | -    |        | conv_32_weights_8                 | ram_s2p | auto   | 1       |
|   conv_32_weights_9_U                                      | 2    | -    |        | conv_32_weights_9                 | ram_s2p | auto   | 1       |
|   conv_32_weights_10_U                                     | 2    | -    |        | conv_32_weights_10                | ram_s2p | auto   | 1       |
|   conv_32_weights_11_U                                     | 2    | -    |        | conv_32_weights_11                | ram_s2p | auto   | 1       |
|   conv_32_weights_12_U                                     | 2    | -    |        | conv_32_weights_12                | ram_s2p | auto   | 1       |
|   conv_32_weights_13_U                                     | 2    | -    |        | conv_32_weights_13                | ram_s2p | auto   | 1       |
|   conv_32_weights_14_U                                     | 2    | -    |        | conv_32_weights_14                | ram_s2p | auto   | 1       |
|   conv_32_weights_15_U                                     | 2    | -    |        | conv_32_weights_15                | ram_s2p | auto   | 1       |
|   conv_32_biases_U                                         | 2    | -    |        | conv_32_biases                    | ram_1p  | auto   | 1       |
|   dense_biases_U                                           | 2    | -    |        | dense_biases                      | ram_1p  | auto   | 1       |
|   softmax_weights_U                                        | 2    | -    |        | softmax_weights                   | rom_np  | auto   | 1       |
|   softmax_weights_1_U                                      | 2    | -    |        | softmax_weights_1                 | rom_np  | auto   | 1       |
|   softmax_biases_U                                         | -    | -    |        | softmax_biases                    | ram_1p  | auto   | 1       |
|  + dataflow_region                                         | 78   | 0    |        |                                   |         |        |         |
|    gmem_softmax_feature_map_c_U                            | 4    | -    |        | gmem_softmax_feature_map_c        | fifo    | memory | 0       |
|    gmem_dense_feature_map_c_U                              | 4    | -    |        | gmem_dense_feature_map_c          | fifo    | memory | 0       |
|    gmem_conv_32_feature_map_c_U                            | 4    | -    |        | gmem_conv_32_feature_map_c        | fifo    | memory | 0       |
|    gmem_conv_16_feature_map_c_U                            | 4    | -    |        | gmem_conv_16_feature_map_c        | fifo    | memory | 0       |
|    dense_weights1_c_U                                      | -    | -    |        | dense_weights1_c                  | fifo    | srl    | 0       |
|    input_stream_U                                          | -    | -    |        | input_stream                      | fifo    | srl    | 0       |
|    conv_16_feature_map_stream_U                            | -    | -    |        | conv_16_feature_map_stream        | fifo    | srl    | 0       |
|    conv_16_activations_stream_U                            | 1    | -    |        | conv_16_activations_stream        | fifo    | memory | 0       |
|    maxp_16_feature_map_stream_U                            | -    | -    |        | maxp_16_feature_map_stream        | fifo    | srl    | 0       |
|    maxp_16_activations_window_stream_U                     | 1    | -    |        | maxp_16_activations_window_stream | fifo    | memory | 0       |
|    conv_32_feature_map_stream_U                            | -    | -    |        | conv_32_feature_map_stream        | fifo    | srl    | 0       |
|    conv_32_activations_stream_U                            | 1    | -    |        | conv_32_activations_stream        | fifo    | memory | 0       |
|    maxp_32_feature_map_stream_U                            | -    | -    |        | maxp_32_feature_map_stream        | fifo    | srl    | 0       |
|    maxp_32_activations_window_stream_U                     | 1    | -    |        | maxp_32_activations_window_stream | fifo    | memory | 0       |
|    dense_feature_map_stream_U                              | -    | -    |        | dense_feature_map_stream          | fifo    | srl    | 0       |
|    dense_activations_stream_U                              | -    | -    |        | dense_activations_stream          | fifo    | srl    | 0       |
|    conv_16_f_map_out_U                                     | 28   | -    |        | conv_16_f_map_out                 | fifo    | memory | 0       |
|    conv_32_f_map_out_U                                     | 16   | -    |        | conv_32_f_map_out                 | fifo    | memory | 0       |
|    dense_f_map_out_U                                       | 2    | -    |        | dense_f_map_out                   | fifo    | memory | 0       |
|    softmax_f_map_out_U                                     | -    | -    |        | softmax_f_map_out                 | fifo    | srl    | 0       |
|    conv_16_window_stream_U                                 | -    | -    |        | conv_16_window_stream             | fifo    | srl    | 0       |
|    conv_16_padded_window_stream_U                          | -    | -    |        | conv_16_padded_window_stream      | fifo    | srl    | 0       |
|    kernel_sums_U                                           | -    | -    |        | kernel_sums                       | fifo    | srl    | 0       |
|    maxp_16_window_stream_U                                 | -    | -    |        | maxp_16_window_stream             | fifo    | srl    | 0       |
|    conv_32_window_stream_U                                 | -    | -    |        | conv_32_window_stream             | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_0_U                        | -    | -    |        | conv_32_padded_window_stream_0    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_1_U                        | -    | -    |        | conv_32_padded_window_stream_1    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_2_U                        | -    | -    |        | conv_32_padded_window_stream_2    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_3_U                        | -    | -    |        | conv_32_padded_window_stream_3    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_4_U                        | -    | -    |        | conv_32_padded_window_stream_4    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_5_U                        | -    | -    |        | conv_32_padded_window_stream_5    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_6_U                        | -    | -    |        | conv_32_padded_window_stream_6    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_7_U                        | -    | -    |        | conv_32_padded_window_stream_7    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_8_U                        | -    | -    |        | conv_32_padded_window_stream_8    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_9_U                        | -    | -    |        | conv_32_padded_window_stream_9    | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_10_U                       | -    | -    |        | conv_32_padded_window_stream_10   | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_11_U                       | -    | -    |        | conv_32_padded_window_stream_11   | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_12_U                       | -    | -    |        | conv_32_padded_window_stream_12   | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_13_U                       | -    | -    |        | conv_32_padded_window_stream_13   | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_14_U                       | -    | -    |        | conv_32_padded_window_stream_14   | fifo    | srl    | 0       |
|    conv_32_padded_window_stream_15_U                       | -    | -    |        | conv_32_padded_window_stream_15   | fifo    | srl    | 0       |
|    in_channel_map_stream_0_U                               | -    | -    |        | in_channel_map_stream_0           | fifo    | srl    | 0       |
|    in_channel_map_stream_1_U                               | -    | -    |        | in_channel_map_stream_1           | fifo    | srl    | 0       |
|    in_channel_map_stream_2_U                               | -    | -    |        | in_channel_map_stream_2           | fifo    | srl    | 0       |
|    in_channel_map_stream_3_U                               | -    | -    |        | in_channel_map_stream_3           | fifo    | srl    | 0       |
|    in_channel_map_stream_4_U                               | -    | -    |        | in_channel_map_stream_4           | fifo    | srl    | 0       |
|    in_channel_map_stream_5_U                               | -    | -    |        | in_channel_map_stream_5           | fifo    | srl    | 0       |
|    in_channel_map_stream_6_U                               | -    | -    |        | in_channel_map_stream_6           | fifo    | srl    | 0       |
|    in_channel_map_stream_7_U                               | -    | -    |        | in_channel_map_stream_7           | fifo    | srl    | 0       |
|    in_channel_map_stream_8_U                               | -    | -    |        | in_channel_map_stream_8           | fifo    | srl    | 0       |
|    in_channel_map_stream_9_U                               | -    | -    |        | in_channel_map_stream_9           | fifo    | srl    | 0       |
|    in_channel_map_stream_10_U                              | -    | -    |        | in_channel_map_stream_10          | fifo    | srl    | 0       |
|    in_channel_map_stream_11_U                              | -    | -    |        | in_channel_map_stream_11          | fifo    | srl    | 0       |
|    in_channel_map_stream_12_U                              | -    | -    |        | in_channel_map_stream_12          | fifo    | srl    | 0       |
|    in_channel_map_stream_13_U                              | -    | -    |        | in_channel_map_stream_13          | fifo    | srl    | 0       |
|    in_channel_map_stream_14_U                              | -    | -    |        | in_channel_map_stream_14          | fifo    | srl    | 0       |
|    in_channel_map_stream_15_U                              | -    | -    |        | in_channel_map_stream_15          | fifo    | srl    | 0       |
|    maxp_32_window_stream_U                                 | -    | -    |        | maxp_32_window_stream             | fifo    | srl    | 0       |
|   + maxp_create_window_stream_28u_28u_16u_2u_2u_s          | 6    | 0    |        |                                   |         |        |         |
|     line_buffer_U                                          | 6    | -    |        | line_buffer                       | rom_np  | auto   | 1       |
|   + conv_mc_create_window_stream_float_14u_14u_16u_3u_3u_s | 0    | 0    |        |                                   |         |        |         |
|     line_buffer_0_U                                        | -    | -    |        | line_buffer_0                     | ram_s2p | auto   | 1       |
|     line_buffer_1_U                                        | -    | -    |        | line_buffer_1                     | ram_s2p | auto   | 1       |
|     line_buffer_0_1_U                                      | -    | -    |        | line_buffer_0_1                   | ram_s2p | auto   | 1       |
|     line_buffer_1_1_U                                      | -    | -    |        | line_buffer_1_1                   | ram_s2p | auto   | 1       |
|     line_buffer_0_2_U                                      | -    | -    |        | line_buffer_0_2                   | ram_s2p | auto   | 1       |
|     line_buffer_1_2_U                                      | -    | -    |        | line_buffer_1_2                   | ram_s2p | auto   | 1       |
|     line_buffer_0_3_U                                      | -    | -    |        | line_buffer_0_3                   | ram_s2p | auto   | 1       |
|     line_buffer_1_3_U                                      | -    | -    |        | line_buffer_1_3                   | ram_s2p | auto   | 1       |
|     line_buffer_0_4_U                                      | -    | -    |        | line_buffer_0_4                   | ram_s2p | auto   | 1       |
|     line_buffer_1_4_U                                      | -    | -    |        | line_buffer_1_4                   | ram_s2p | auto   | 1       |
|     line_buffer_0_5_U                                      | -    | -    |        | line_buffer_0_5                   | ram_s2p | auto   | 1       |
|     line_buffer_1_5_U                                      | -    | -    |        | line_buffer_1_5                   | ram_s2p | auto   | 1       |
|     line_buffer_0_6_U                                      | -    | -    |        | line_buffer_0_6                   | ram_s2p | auto   | 1       |
|     line_buffer_1_6_U                                      | -    | -    |        | line_buffer_1_6                   | ram_s2p | auto   | 1       |
|     line_buffer_0_7_U                                      | -    | -    |        | line_buffer_0_7                   | ram_s2p | auto   | 1       |
|     line_buffer_1_7_U                                      | -    | -    |        | line_buffer_1_7                   | ram_s2p | auto   | 1       |
|     line_buffer_0_8_U                                      | -    | -    |        | line_buffer_0_8                   | ram_s2p | auto   | 1       |
|     line_buffer_1_8_U                                      | -    | -    |        | line_buffer_1_8                   | ram_s2p | auto   | 1       |
|     line_buffer_0_9_U                                      | -    | -    |        | line_buffer_0_9                   | ram_s2p | auto   | 1       |
|     line_buffer_1_9_U                                      | -    | -    |        | line_buffer_1_9                   | ram_s2p | auto   | 1       |
|     line_buffer_0_10_U                                     | -    | -    |        | line_buffer_0_10                  | ram_s2p | auto   | 1       |
|     line_buffer_1_10_U                                     | -    | -    |        | line_buffer_1_10                  | ram_s2p | auto   | 1       |
|     line_buffer_0_11_U                                     | -    | -    |        | line_buffer_0_11                  | ram_s2p | auto   | 1       |
|     line_buffer_1_11_U                                     | -    | -    |        | line_buffer_1_11                  | ram_s2p | auto   | 1       |
|     line_buffer_0_12_U                                     | -    | -    |        | line_buffer_0_12                  | ram_s2p | auto   | 1       |
|     line_buffer_1_12_U                                     | -    | -    |        | line_buffer_1_12                  | ram_s2p | auto   | 1       |
|     line_buffer_0_13_U                                     | -    | -    |        | line_buffer_0_13                  | ram_s2p | auto   | 1       |
|     line_buffer_1_13_U                                     | -    | -    |        | line_buffer_1_13                  | ram_s2p | auto   | 1       |
|     temp_windows_elements_0_1_U                            | -    | -    |        | temp_windows_elements_0_1         | ram_s2p | auto   | 1       |
|     temp_windows_elements_0_2_U                            | -    | -    |        | temp_windows_elements_0_2         | ram_s2p | auto   | 1       |
|     temp_windows_elements_1_1_U                            | -    | -    |        | temp_windows_elements_1_1         | ram_s2p | auto   | 1       |
|     temp_windows_elements_1_2_U                            | -    | -    |        | temp_windows_elements_1_2         | ram_s2p | auto   | 1       |
|     temp_windows_elements_2_1_U                            | -    | -    |        | temp_windows_elements_2_1         | ram_s2p | auto   | 1       |
|     temp_windows_elements_2_2_U                            | -    | -    |        | temp_windows_elements_2_2         | ram_s2p | auto   | 1       |
|   + maxp_create_window_stream_14u_14u_32u_2u_2u_s          | 6    | 0    |        |                                   |         |        |         |
|     line_buffer_U                                          | 6    | -    |        | line_buffer                       | rom_np  | auto   | 1       |
+------------------------------------------------------------+------+------+--------+-----------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
| Type            | Options                                                                                                  | Location                                                                                                              |
+-----------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
| array_partition | variable=line_buffer dim=2 complete                                                                      | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:68 in conv_1c_create_window_stream, line_buffer  |
| pipeline        | II=16                                                                                                    | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:147 in conv_1c_sum                               |
| array_partition | variable=line_buffer dim=2 complete                                                                      | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:200 in conv_mc_create_window_stream, line_buffer |
| pipeline        | II=32                                                                                                    | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:283 in conv_mc_sum                               |
| pipeline        | II=1                                                                                                     | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:383 in maxp                                      |
| array_partition | variable=kernel_sum type=complete                                                                        | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:416 in dense, kernel_sum                         |
| pipeline        | II=4                                                                                                     | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:423 in dense                                     |
| pipeline        |                                                                                                          | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:433 in dense                                     |
| array_partition | variable=sum type=complete                                                                               | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:451 in softmax, sum                              |
| pipeline        | II=3                                                                                                     | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:460 in softmax                                   |
| pipeline        | II=3                                                                                                     | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:475 in softmax                                   |
| stable          | variable=gmem_input_data                                                                                 | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:559 in dataflow_region, gmem_input_data          |
| stable          | variable=conv_16_weights                                                                                 | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:560 in dataflow_region, conv_16_weights          |
| stable          | variable=conv_16_biases                                                                                  | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:561 in dataflow_region, conv_16_biases           |
| stable          | variable=conv_32_weights                                                                                 | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:562 in dataflow_region, conv_32_weights          |
| stable          | variable=conv_32_biases                                                                                  | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:563 in dataflow_region, conv_32_biases           |
| stable          | variable=dense_weights                                                                                   | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:564 in dataflow_region, dense_weights            |
| stable          | variable=dense_biases                                                                                    | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:565 in dataflow_region, dense_biases             |
| stable          | variable=softmax_weights                                                                                 | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:566 in dataflow_region, softmax_weights          |
| stable          | variable=softmax_biases                                                                                  | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:567 in dataflow_region, softmax_biases           |
| dataflow        |                                                                                                          | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:569 in dataflow_region                           |
| interface       | mode=m_axi port=gmem_dense_weights bundle=dense_weights max_write_burst_length=1 num_write_outstanding=1 | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:738 in accel, gmem_dense_weights                 |
| array_partition | variable=conv_32_weights type=complete dim=1                                                             | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:745 in accel, conv_32_weights                    |
| inline          |                                                                                                          | ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.hpp:101 in write_mem                                 |
+-----------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+

* Inferred Pragmas
+-----------------------------------------------------------------------------------+-----------------+-----------------------------------------------------+-----------------------------------+
| Source Pragma                                                                     | Inferred Pragma | Options                                             | Location                          |
+-----------------------------------------------------------------------------------+-----------------+-----------------------------------------------------+-----------------------------------+
| pipeline ../../../../home/msi/ES-FL/code/cnn_hls/all_fwp/src/forward_prop.cpp:460 | array_partition | dim=2 type=cyclic factor=2 variable=softmax_weights | variable softmax_weights in accel |
+-----------------------------------------------------------------------------------+-----------------+-----------------------------------------------------+-----------------------------------+


