# My_Verification_work
A repo for my System Verilog testbenches with test benches for UART, I2C, SPI, FIFOs and Bus protocols like AMBA, AHB and WISHBONE 
designs are verified using structred SystemVerilog testbenches 
![image](https://user-images.githubusercontent.com/90535558/236628631-c68a0b51-230e-4b26-b1a1-af447ffeb4c6.png)
