Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 21:01:45 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga005.fm.intel.com (fmsmga005.fm.intel.com [10.253.24.32])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id E37BC58042F
	for <like.xu@linux.intel.com>; Fri,  7 Dec 2018 02:43:51 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by fmsmga005-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 07 Dec 2018 02:43:51 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AATqFOhRvWhwF5czRRakOGn8L59psv+yvbD5Q0YIu?=
 =?us-ascii?q?jvd0So/mwa6zYRGN2/xhgRfzUJnB7Loc0qyK6/CmATRIyK3CmUhKSIZLWR4BhJ?=
 =?us-ascii?q?detC0bK+nBN3fGKuX3ZTcxBsVIWQwt1Xi6NU9IBJS2PAWK8TW94jEIBxrwKxd+?=
 =?us-ascii?q?KPjrFY7OlcS30P2594HObwlSizexfbB/IA+qoQnNq8IbnZZsJqEtxxXTv3BGYf?=
 =?us-ascii?q?5WxWRmJVKSmxbz+MK994N9/ipTpvws6ddOXb31cKokQ7NYCi8mM30u683wqRbD?=
 =?us-ascii?q?VwqP6WACXWgQjxFFHhLK7BD+Xpf2ryv6qu9w0zSUMMHqUbw5Xymp4qF2QxHqlS?=
 =?us-ascii?q?gHLSY0/mHJhMJ+j6xVpxCupxJizY7MYoybNvVzcr7TcN8GW2VBRd1cWzBdDo6m?=
 =?us-ascii?q?c4cCFfYNMfpeooLgp1UOtxy+BQy0Ce3zyz9Hmn/20rcg0+s8DArI3hIvH9QTv3?=
 =?us-ascii?q?vKttX1L6ASUeaox6TP1zXDbu9Z2Tfn54jSbx8tu/GMUqx2ccXM10YvDRjFjlKW?=
 =?us-ascii?q?qYH+OzOV1+INvHKB7+pnT+6vjHQnqw5orzWp28wiiZHJi5oLxlzY9ih12ps5Kc?=
 =?us-ascii?q?C7RUJhf9KpHptduzuHO4Z0Ws8uXmJltSIgxrEYpZK2czIGxIknyhPbcfCLboqF?=
 =?us-ascii?q?7gzlWe2MOzl3nmhld6i6hxuq8Uiv1On8Vs6s3VZOrypFicXMtmsX2xzc7MiHV+?=
 =?us-ascii?q?Fx/kC72TaAzwzT6+dELl4olafDNZIt3r09moAOvUjeHSL6glv6gaGWe0k+5+Sl?=
 =?us-ascii?q?6fzrYrD8qZ+dM490hBv+MqMrmsGnGOQ3LA0OX3WC9euhyrLj41P2QLFTgvItla?=
 =?us-ascii?q?nZrZbaKtgFqa6iBANV1ocj6xWhADu839UYgGEKLFZEeBKBkojoNEvCIPH+Dfej?=
 =?us-ascii?q?nVuslC1nyOzBPr3kGZjNKH/DkLHufbZ79k5Q0g0zzcpQ555MELEOPOrzWlPttN?=
 =?us-ascii?q?zfFhI5Nw20w+X5B9ln2YIeRHmCAquYMKPUrF+J6fgjI+iKZI8Jpjn9L+Ip6OLp?=
 =?us-ascii?q?jX88yhcge7K0184XdGygBaYhZEGYemb3xNEGF2gMo0w5VuOtjVSDVTtaYTG1R7?=
 =?us-ascii?q?494TcgT5urCJqGSo2zjbjS4SGgA5cDY2lHDkyLQ27lcpjBV/oSZSbXOMJ4jzEf?=
 =?us-ascii?q?SZCnTIku0wzosxX1nKF6JOjZ8TFNqJT4ydJu7PfSnxxhyTshFsmYziSBQn95mk?=
 =?us-ascii?q?sOQDk52r05plZymXmZ1q0tuf1TFdVJ67tpXwE2OITHyOoyX8rzUQLIZNvPSFug?=
 =?us-ascii?q?Tti8GjY3ZtYwxdYUZAB6Adr03UOL5DajH7JAz+/DP5cz6K+Jh3U=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BKAADiTQpcmBHrdtBjHgEGBwaBUwcLA?=
 =?us-ascii?q?YEwgmKMcosxmVyBcRQBARgUgSoBhi8iNgcNAQMBAQEBAQECARMBAQEBAQgLCwY?=
 =?us-ascii?q?bDiMMgjYFAgMYCYJcAwMBAiQZAQEECikBAgMBAgYBAT4KCAMBMAEFARwZBYMcg?=
 =?us-ascii?q?gIBAQOZPTyKHYFsM4J2AQEFgkOEZwgSh16DE4EcgVc/g26GA4UOiTmHAJAwBwK?=
 =?us-ascii?q?CIQSPGwsYiWOHVZh0BgIJBw8hgSwHgX9NMIMvghsMF4hehV5TgQeISYF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0BKAADiTQpcmBHrdtBjHgEGBwaBUwcLAYEwgmKMcosxmVy?=
 =?us-ascii?q?BcRQBARgUgSoBhi8iNgcNAQMBAQEBAQECARMBAQEBAQgLCwYbDiMMgjYFAgMYC?=
 =?us-ascii?q?YJcAwMBAiQZAQEECikBAgMBAgYBAT4KCAMBMAEFARwZBYMcggIBAQOZPTyKHYF?=
 =?us-ascii?q?sM4J2AQEFgkOEZwgSh16DE4EcgVc/g26GA4UOiTmHAJAwBwKCIQSPGwsYiWOHV?=
 =?us-ascii?q?Zh0BgIJBw8hgSwHgX9NMIMvghsMF4hehV5TgQeISYF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,326,1539673200"; 
   d="scan'208";a="55330730"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 07 Dec 2018 02:43:50 -0800
Received: from localhost ([::1]:45284 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gVDbp-0007MZ-OB
	for like.xu@linux.intel.com; Fri, 07 Dec 2018 05:43:49 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:59201)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gVDVD-0008Bt-6k
	for qemu-devel@nongnu.org; Fri, 07 Dec 2018 05:37:01 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gVDVA-0007fW-Jf
	for qemu-devel@nongnu.org; Fri, 07 Dec 2018 05:36:59 -0500
Received: from mail-ot1-x334.google.com ([2607:f8b0:4864:20::334]:37925)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gVDVA-0007fD-E7
	for qemu-devel@nongnu.org; Fri, 07 Dec 2018 05:36:56 -0500
Received: by mail-ot1-x334.google.com with SMTP id e12so3351119otl.5
	for <qemu-devel@nongnu.org>; Fri, 07 Dec 2018 02:36:56 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=from:to:cc:subject:date:message-id:in-reply-to:references;
	bh=d5zvLHHmmieVOeK6cFWeR4Z+Tq48WSwNOYxULraeDqw=;
	b=KeEfUEFq6wteONVxWTamhTFy/yoDzR5/kiODiiIDAl2fmLR3Vc+YvZ4me36oW+yNzW
	7vi6Pu0Ot1USTFgjAYJB2qa6JJn7Jdjaq+H7jxUrhZirwLpLM6V3fx/r21TVJqVQsLfY
	22tiXeG7689ubn60mukqScvtPBbjs+dGIhc8w=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
	:references;
	bh=d5zvLHHmmieVOeK6cFWeR4Z+Tq48WSwNOYxULraeDqw=;
	b=Vi0PFIxsWw0XRXrTze0DovR+znOqCyEpQ1RSNyCUifDWfnB4UzLqgMFnffn+AIXPWG
	F1ov6fcyN7dk3h8HqloOhvPqHg89V4BMYKKFoUWvmFhY4jUZSIIepl0Ot3aposZPWxKQ
	gEGNkOAsw5tEgUEL7yd3ZTfcVZRkmIQffFo1PKU15wf/oRUrWVm/uFp4aa+VxH6dMO9e
	4KfXloL91QOPBngHpcAO197jqvfzHLsbbHI8ed6B3MAp5LHe49tdNPvsmA96VokcbJcE
	vWASZyjXeGe63qEFAGE9ATfGaN7aEIc1wfvJtcvs+ODjfMn3rVopnsmnv8zkU88y3rIB
	blmw==
X-Gm-Message-State: AA+aEWZc6352Rjb8aZYfc3N0x8saWSly3EKbytcDbPsnTXHf7/9NPM0F
	W6s/ECy7PxXyFrazEXJTGdxqaEU8RBQ=
X-Google-Smtp-Source: AFSGD/UlpLiVF+sj04Ljp0as5ZRNsmliphIA4di5/bUYNf6qBTSMjZIonFnVieeKniUHIvsTUowMxQ==
X-Received: by 2002:a9d:66f:: with SMTP id 102mr1128628otn.293.1544179015375; 
	Fri, 07 Dec 2018 02:36:55 -0800 (PST)
Received: from cloudburst.twiddle.net (172.189-204-159.bestel.com.mx.
	[189.204.159.172]) by smtp.gmail.com with ESMTPSA id
	c19sm2037594otl.16.2018.12.07.02.36.54
	(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
	Fri, 07 Dec 2018 02:36:54 -0800 (PST)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Date: Fri,  7 Dec 2018 04:36:18 -0600
Message-Id: <20181207103631.28193-14-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.17.2
In-Reply-To: <20181207103631.28193-1-richard.henderson@linaro.org>
References: <20181207103631.28193-1-richard.henderson@linaro.org>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::334
Subject: [Qemu-devel] [PATCH 13/26] target/arm: Decode Load/store register
 (pac)
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org, ramana.radhakrishnan@arm.com
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Not that there are any stores involved, but why argue with ARM's
naming convention.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/translate-a64.c | 62 ++++++++++++++++++++++++++++++++++++++
 1 file changed, 62 insertions(+)

diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c
index d4df2b48b1..99e1405dff 100644
--- a/target/arm/translate-a64.c
+++ b/target/arm/translate-a64.c
@@ -3143,6 +3143,65 @@ static void disas_ldst_atomic(DisasContext *s, uint32_t insn,
        s->be_data | size | MO_ALIGN);
 }
 
+/* PAC memory operations
+ *
+ *  31  30      27  26    24    22  21       12  11  10    5     0
+ * +------+-------+---+-----+-----+---+--------+---+---+----+-----+
+ * | size | 1 1 1 | V | 0 0 | M S | 1 |  imm9  | W | 1 | Rn |  Rt |
+ * +------+-------+---+-----+-----+------------+---+---+----+-----+
+ *
+ * Rt: the result register
+ * Rn: base address or SP
+ * Rs: the source register for the operation
+ * V: vector flag (always 0 as of v8.3)
+ * M: clear for key DA, set for key DB
+ * W: pre-indexing flag
+ * S: sign for imm9.
+ */
+static void disas_ldst_pac(DisasContext *s, uint32_t insn,
+                           int size, int rt, bool is_vector)
+{
+    int rn = extract32(insn, 5, 5);
+    bool is_wback = extract32(insn, 11, 1);
+    bool use_key_a = !extract32(insn, 23, 1);
+    int offset, memidx;
+    TCGv_i64 tcg_addr, tcg_rt;
+
+    if (size != 3 || is_vector || !dc_isar_feature(aa64_pauth, s)) {
+        unallocated_encoding(s);
+        return;
+    }
+
+    if (rn == 31) {
+        gen_check_sp_alignment(s);
+    }
+    tcg_addr = read_cpu_reg_sp(s, rn, 1);
+
+    if (s->pauth_active) {
+        if (use_key_a) {
+            gen_helper_autda(tcg_addr, cpu_env, tcg_addr, cpu_X[31]);
+        } else {
+            gen_helper_autdb(tcg_addr, cpu_env, tcg_addr, cpu_X[31]);
+        }
+    }
+
+    /* Form the 10-bit signed, scaled offset.  */
+    offset = (extract32(insn, 22, 1) << 9) | extract32(insn, 12, 9);
+    offset = sextract32(offset << size, 10 + size, 0);
+    tcg_gen_addi_i64(tcg_addr, tcg_addr, offset);
+
+    tcg_rt = cpu_reg(s, rt);
+    memidx = get_mem_index(s);
+    do_gpr_ld_memidx(s, tcg_rt, tcg_addr, size,
+                     /* is_signed */ false, /* extend */ false, memidx,
+                     /* iss_valid */ true, /* iss_srt */ rt,
+                     /* iss_sf */ true, /* iss_ar */ false);
+
+    if (is_wback) {
+        tcg_gen_mov_i64(cpu_reg_sp(s, rn), tcg_addr);
+    }
+}
+
 /* Load/store register (all forms) */
 static void disas_ldst_reg(DisasContext *s, uint32_t insn)
 {
@@ -3168,6 +3227,9 @@ static void disas_ldst_reg(DisasContext *s, uint32_t insn)
         case 2:
             disas_ldst_reg_roffset(s, insn, opc, size, rt, is_vector);
             return;
+        default:
+            disas_ldst_pac(s, insn, size, rt, is_vector);
+            return;
         }
         break;
     case 1:
-- 
2.17.2


