From 7ad0520c89e8a8079c1749cdfdbf9ccae03a6f52 Mon Sep 17 00:00:00 2001
From: Jack Tan <jack.tan@windriver.com>
Date: Mon, 17 Mar 2014 22:09:01 +0800
Subject: [PATCH 6/7] bcm-xlp: update the device tree file of xlp208

Based on the SDK 3.0

Change the interrupt number of smsc911x to '40'

Signed-off-by: Jack Tan <jack.tan@windriver.com>
---
 arch/mips/boot/dts/xlp2xx-linux.dts | 1992 +++++++++++++++++++++++------------
 1 file changed, 1317 insertions(+), 675 deletions(-)

diff --git a/arch/mips/boot/dts/xlp2xx-linux.dts b/arch/mips/boot/dts/xlp2xx-linux.dts
index e3b5734..d10fae9 100755
--- a/arch/mips/boot/dts/xlp2xx-linux.dts
+++ b/arch/mips/boot/dts/xlp2xx-linux.dts
@@ -1,141 +1,149 @@
-/*
- * XLP2XX Device Tree Source
+/* XLP2XX Device Tree Source
+ *
  */
 
 /dts-v1/;
-
 / {
-	model = "netlogic,XLP-FVP";
-	compatible = "netlogic,xlp";
-	#address-cells = <0x2>;
-	#size-cells = <0x2>;
 
-	memory {
-		device_type = "memory";
-		reg = <0x0 0x1000000 0x0 0xb000000 0x0 0x20000000 0x0 0xa0000000 0x0 0xe0000000 0x0 0x20000000>;
-	};
+	model = "netlogic,XLP-FVP";
+        compatible = "netlogic,xlp";
+        #address-cells = <2>;
+        #size-cells = <2>;
+	/*memory range for linux. This will not appear in dom0*/
+        memory {
+                device_type = "memory";
+                reg =  <0 0x00000000 0 0x0B000000
+                        0 0x20000000 0 0xa0000000
+                        0 0xe0000000 0 0x20000000>;
+        };
 
 	hypervisor {
 		hypervisor-name = "Xen";
-		alloc_dom0_memory = <0x0>;
+		alloc_dom0_memory = <0>;
 		bootargs = "ncores=4 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffff -- ";
 		domain_heap = <0x80000000 0x20000000>;
 	};
-
 	doms {
-		#address-cells = <0x1>;
-		#size-cells = <0x1>;
-
+		#address-cells = <1>;
+		#size-cells = <1>;
 		dom@0 {
 			device_type = "domain";
 			os = "linux";
-			#address-cells = <0x1>;
-			#size-cells = <0x1>;
+
+			#address-cells = <1>;
+			#size-cells = <1>;
 
 			cpu {
 				onlinemask = <0xff>;
-				nae-rx-vc = <0x0>;
-				nae-fb-vc = <0x1>;
+                                nae-rx-vc = <0>;
+                                nae-fb-vc = <1>;
 				napi-vc-mask = <0xb>;
-				sae-rx-vc = <0x0>;
-				sae-rx-sync-vc = <0x3>;
-				ipsec-async-vc = <0x3>;
-				ipsec-sync-vc = <0x2>;
-			};
+				sae-rx-vc = <0>; /*  */
+				sae-rx-sync-vc  = <3>; /* should be exclusive */
+				ipsec-async-vc  = <3>;
+				ipsec-sync-vc   = <2>;
 
+			};
 			uart {
-				id = <0x0>;
-				owner = <0x1>;
+				id = <0>;
+				owner = <1>;
 				sharedcfg = <0x1f000000>;
 			};
-
-			fmn {
-				node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-			};
-
+                        fmn {
+				/* make the node mask to 0xffffffff for SRIO */
+                                node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+                        };
 			nae {
-				freein-fifo-mask = <0xff 0x0 0x0 0x0>;
-				vfbtbl-sw-offset = <0x0 0x0 0x0 0x0>;
-				vfbtbl-sw-nentries = <0x20 0x20 0x20 0x20>;
-				vfbtbl-hw-offset = <0x20 0x20 0x20 0x20>;
-				vfbtbl-hw-nentries = <0x14 0x14 0x14 0x14>;
+				freein-fifo-mask = <0xff 0 0 0>;
+				/* node offsets and size */
+				vfbtbl-sw-offset = <0 0 0 0>;
+				vfbtbl-sw-nentries = <32 32 32 32>;
+				/* hw entries */
+				vfbtbl-hw-offset = <32 32 32 32>;
+				vfbtbl-hw-nentries = <20 20 20 20>;
 			};
-
 			owner-config {
-				nae = <0x1>;
+				nae = <0x1>;   // currently for node 0
 				sae = <0x1>;
 				rsa = <0x1>;
 				fmn = <0x1>;
 			};
+
+
 		};
 	};
 
 	chosen {
-/*
+                bootargs = "root=/dev/nfs rw nfsroot=128.224.165.20:/export/pxeboot/vlm-boards/22051/rootfs ip=dhcp console=ttyS0,115200";
+		/*linux,initrd-start=<0x00c00000>;
 		bootargs = " console=ttyS0,115200  rhash_entries=1048576";
-		bootargs = "ramdisk=204800 rd_start=0xffffffff88000000 rd_size=0x01000000 root=/dev/ram rw console=ttyS0,115200";
-*/
-		bootargs = "root=/dev/nfs rw nfsroot=128.224.165.20:/export/pxeboot/vlm-boards/22010 ip=128.224.178.55:128.224.165.20:128.224.178.1:255.255.254.0:xlp:eth0:off console=ttyS0,115200";
+		linux,initrd-end=<0x02c00000>;*/
 	};
 
+	/* These binaries are downloaded at the resp physical memory locations
+	 * by their corresponding bootstrapping loaders. For example,
+	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
+	 * at 1M, hypervisor by u-boot hypervisor at 136M.
+	 * On simulator all these binaries are pre-loaded by using '-F' option
+	 * for convenience. On silicon, they will be loaded by their corresponding
+	 * temporary download locations the stage-1/stage-2 firmware
+	 */
 	firmware-download {
-		u-boot = <0xc100000 0x3f00000>;
-		sysconfig = <0x100000 0x100000>;
-		hypervisor = <0x8800000 0x800000>;
-		dom0 = <0x9000000 0x3000000>;
-		domU-ramdisk = <0x60000000 0x60800000>;
+		u-boot        = <0x0c100000 0x3f00000>;  /* 63M @ 193M */
+		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
+		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
+		dom0          = <0x09000000 0x03000000>; /* 48M @ 144M */
+		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
 	};
 
 	soc {
-		#address-cells = <0x2>;
-		#size-cells = <0x1>;
+		#address-cells = <2>;
+		#size-cells = <1>;
 		compatible = "simple-bus";
-		ranges = <0x0 0x0 0x0 0x18000000 0x4000000 0x1 0x0 0x0 0x16000000 0x1000000>;
+		ranges = <0 0  0 0x18000000  0x04000000   // PCIe CFG
+			  1 0  0 0x16000000  0x02000000>; // GBU chipselects
 
-		serial@30000 {
+		serial0: serial@30000 {
 			device_type = "serial";
 			compatible = "ns16550";
-			reg = <0x0 0x30100 0xa00>;
-			reg-shift = <0x2>;
-			reg-io-width = <0x4>;
-			clock-frequency = <0x7f28155>;
-			interrupt-parent = <0x1>;
-			interrupts = <0x11>;
+			reg = <0 0x30100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <133333333>;
+			interrupt-parent = <&pic>;
+			interrupts = <17>;
 		};
-
-		serial@31000 {
+		serial1: serial@31000 {
 			device_type = "serial";
 			compatible = "ns16550";
-			reg = <0x0 0x31100 0xa00>;
-			reg-shift = <0x2>;
-			reg-io-width = <0x4>;
-			clock-frequency = <0x7f28155>;
-			interrupt-parent = <0x1>;
-			interrupts = <0x12>;
+			reg = <0 0x31100 0xa00>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <133333333>;
+			interrupt-parent = <&pic>;
+			interrupts = <18>;
 		};
-
-		ocores@37100 {
+		i2c0: ocores@37100 {
 			compatible = "opencores,i2c-ocores";
-			#address-cells = <0x1>;
-			#size-cells = <0x0>;
-			reg = <0x0 0x37100 0x20>;
-			reg-shift = <0x2>;
-			reg-io-width = <0x4>;
-			clock-frequency = <0x1e84800>;
-			interrupt-parent = <0x1>;
-			interrupts = <0x1e>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0 0x37100 0x20>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <32000000>;
+			interrupt-parent = <&pic>;
+			interrupts = <30>;
 		};
-
-		ocores@37120 {
+		i2c1: ocores@37120 {
 			compatible = "opencores,i2c-ocores";
-			#address-cells = <0x1>;
-			#size-cells = <0x0>;
-			reg = <0x0 0x37120 0x20>;
-			reg-shift = <0x2>;
-			reg-io-width = <0x4>;
-			clock-frequency = <0x1e84800>;
-			interrupt-parent = <0x1>;
-			interrupts = <0x1f>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0 0x37120 0x20>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clock-frequency = <32000000>;
+			interrupt-parent = <&pic>;
+			interrupts = <31>;
 
 			rtc@68 {
 				compatible = "dallas,ds1374";
@@ -146,694 +154,1328 @@
 				compatible = "national,lm90";
 				reg = <0x4c>;
 			};
-		};
 
-		pic@4000 {
+			eeprom@57 {
+                                compatible = "xlpge_eeprom";
+                                reg = <0x57>;
+                        };
+		};
+		pic: pic@4000 {
 			interrupt-controller;
-			#address-cells = <0x0>;
-			#interrupt-cells = <0x1>;
-			reg = <0x0 0x4000 0x200>;
-			linux,phandle = <0x1>;
+			#address-cells = <0>;
+			#interrupt-cells = <1>;
+			reg = <0 0x4000 0x200>;
 		};
 
 		nor_flash@1,0 {
 			compatible = "cfi-flash";
-			#address-cells = <0x1>;
-			#size-cells = <0x1>;
-			bank-width = <0x2>;
-			reg = <0x1 0x0 0x1000000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			bank-width = <2>;
+			reg = <1 0 0x1000000>;
 
 			partition@0 {
 				label = "x-loader";
-				reg = <0x0 0x100000>;
+				reg = <0x0 0x100000>; /* 1M */
 				read-only;
 			};
 
 			partition@100000 {
 				label = "u-boot";
-				reg = <0x100000 0x100000>;
+				reg = <0x100000 0x100000>; /* 1M */
 			};
 
 			partition@200000 {
 				label = "kernel";
-				reg = <0x200000 0x500000>;
+				reg = <0x200000 0x500000>; /* 5M */
 			};
 
 			partition@700000 {
 				label = "rootfs";
-				reg = <0x700000 0x800000>;
+				reg = <0x700000 0x800000>; /* 8M */
 			};
 
 			partition@f00000 {
 				label = "env";
-				reg = <0xf00000 0x100000>;
+				reg = <0xf00000 0x100000>; /* 1M */
 				read-only;
 			};
 		};
 
-		fmn@node-0 {
-			default-credits = <0x32>;
-			default-queue-size = <0x4000>;
-			fmn-spill-mem-base = <0x0 0x10000000>;
-			fmn-spill-mem-size = <0x0 0x2000000>;
+		nand_flash@0,0 {
+			compatible = "netlogic,xlp-nand";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			reg = <0 0x39000 0x1000>;
+
+			interrupts = <43>;
+			interrupt-parent = <&pic>;
+			nand-ecc-mode = "hw";
+
+			partition@0 {
+				label = "firmware";
+				reg = <0x0 0x20000000>;
+			};
+
+			partition@1 {
+				label = "kernel";
+				reg = <0x20000000 0x20000000>;
+			};
 
-			q-config {
+			partition@2 {
+				label = "user";
+				reg = <0x40000000 0x0>;
+			};
+		};
 
-				cpu {
-					queue-size = <0x8000>;
+		spi: xlp_spi@13a000 {
+			compatible = "netlogic,xlp-spi";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0 0x3a000 0x100>;
 
-					credits-from {
-						node-0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4 0x0 0x0 0x96>;
-					};
+			spi_nor@1 {
+				compatible = "spansion,s25sl12801";
+				#address-cells = <1>;
+				#size-cells = <1>;
+
+				reg = <1>;		/* Chip Select */
+				spi-max-frequency = <40000000>;
+
+				partition@0 {
+					label = "x-loader";
+					reg = <0x0 0x200000>; /* 2M */
+					read-only;
 				};
 
-				nae {
+				partition@200000 {
+					label = "kernel";
+					reg = <0x200000 0x500000>; /* 5M */
+				};
 
-					credits-from {
-						node-0 = <0x64 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					};
+				partition@700000 {
+					label = "rootfs";
+					reg = <0x700000 0x800000>; /* 8M */
 				};
 
-				srio {
+				partition@f00000 {
+					label = "env";
+					reg = <0xf00000 0x100000>; /* 1M */
+					read-only;
+				};
+			};
+			spi_nand@2 {
+				compatible = "spinand,mt29f";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <2>;	/* SPI NAND CS */
+				spi-max-frequency = <50000000>;
+
+				partition@0 {
+					label = "firmware";
+					reg = <0x0 0x1c00000>;
+				};
 
-					credits-from {
-						node-0 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					};
+				partition@1 {
+					label = "kernel";
+					reg = <0x1c00000 0x0>;
 				};
 			};
+
+		};
+		gpio: xlp_gpio@34000 {
+			compatible = "netlogic,xlp-gpio";
+			reg = <0 0x34000 0x1000>;
+			#gpio-cells = <2>;
+			gpio-controller;
+
+			#interrupt-cells = <1>;
+			interrupt-parent = <&pic>;
+			interrupts = <39>;
+			interrupt-controller;
 		};
+		ethernet@2,0 {
+		        compatible = "smsc,lan9115";
+		        reg = <1 0x01200000 0x100000>;
+			reg-io-width = <4>;
 
-		fmn@node-1 {
-			default-credits = <0x32>;
-			default-queue-size = <0x4000>;
-			fmn-spill-mem-base = <0x0 0x0>;
-			fmn-spill-mem-size = <0x0 0x2000000>;
+		        interrupts = <40>;
+		        interrupt-parent = <&pic>;
 
-			q-config {
-			};
+		        phy-mode = "mii";
+		        mac-address = [00 0f 30 54 11 e9];
+			smsc,irq-push-pull;
 		};
+fmn@node-0 {
+        default-credits = <50>;
+        default-queue-size = <28672>;
+        fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
+        fmn-spill-mem-size = <0x00000000 0x02000000>;
+	q-config {
+		/* credits from station     
+		   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx gdx1 rsa crypto cmp poe nae regx srio lzs"
+		   The order and number of station should be matching with the list given above
+		   Here, credits 0 means the default credits. 
+		   Right now there is no way to configure credit of zero */
+
+                cpu {
+                        queue-size = <36864>; /* queue size for all the cpu vcs */
+                        credits-from {
+                                node-0 = <0 0 0 0 0 0 0 0 0 0 0 500 0 0 150 0>;
+                        };
+                };
 
-		fmn@node-2 {
-		};
+	};
+};
+fmn@node-1{
+        default-credits = <50>;
+        default-queue-size = <28672>;
+        fmn-spill-mem-base = <0x00000000 0x00000000>; /*0 - dynamic allocation */
+        fmn-spill-mem-size = <0x00000000 0x02000000>;
+	q-config{
+
+	};
+};
+fmn@node-2{
 
-		fmn@node-3 {
+};
+fmn@node-3{
+
+};
+  nae@node-0 {
+	model = "MIPS,XLP8XX NAE CFG";
+	compatible = "NETL,XLP8XX_A0";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	frequency = <500>;
+
+	ucore {
+		src@1 {
+num-opcodes = <79>;
+			path = "/work/bsp/xlp9xx/sdk-base-3.0/sdk/sysconfig/nae/ucore/dpi_nae_hash_mc8.c";
+			timestamp = "Sun Oct 13 02:42:55 2013
+";
+			mask = <0xff>;
+			opcodes = <
+				0x3c1c0010 
+				0x279cf808 
+				0x3c020010 
+				0x2442f808 
+				0x3c030010 
+				0x2463f808 
+				0xac400000 
+				0x0043082b 
+				0x1420fffd 
+				0x24420004 
+				0x3c1d0010 
+				0x27bdf9c0 
+				0x27a50020 
+				0x27a60028 
+				0xaca00000 
+				0xacc00000 
+				0x0c000029 
+				0x00002021 
+				0x1000ffff 
+				0x00000000 
+				0x3c020000 
+				0x8c420170 
+				0x27bdffe0 
+				0x2403ffff 
+				0xafbf001c 
+				0xafb10018 
+				0x10430009 
+				0xafb00014 
+				0x3c100000 
+				0x26100170 
+				0x2411ffff 
+				0x0040f809 
+				0x2610fffc 
+				0x8e020000 
+				0x1451fffc 
+				0x00000000 
+				0x8fbf001c 
+				0x8fb10018 
+				0x8fb00014 
+				0x03e00008 
+				0x27bd0020 
+				0x27bdffe8 
+				0x3c02000f 
+				0xafa0000c 
+				0x3442fe00 
+				0xafa00008 
+				0x3c040170 
+				0xafa00004 
+				0xafa00000 
+				0x34088004 
+				0x8d030000 
+				0x8c460000 
+				0xafa60004 
+				0x8c450004 
+				0xafa50000 
+				0x8c430008 
+				0xafa3000c 
+				0x8fb80004 
+				0x8fb90000 
+				0x8faf000c 
+				0x03387026 
+				0x01cf6826 
+				0xafad0008 
+				0x8fac0008 
+				0x000c5842 
+				0xafab0008 
+				0x8faa0008 
+				0x31490007 
+				0x00094080 
+				0xafa80010 
+				0x8fa70010 
+				0x30e60fff 
+				0x00062a00 
+				0x34a30001 
+				0x34088030 
+				0xad030000 
+				0x34088000 
+				0x08000031 
+				0xad040000 
+			>;
 		};
+	};
 
-		nae@node-0 {
-			model = "MIPS,XLP8XX NAE CFG";
-			compatible = "NETL,XLP8XX_A0";
-			#address-cells = <0x1>;
-			#size-cells = <0x1>;
-			frequency = <0x1f4>;
+        freein-fifo-config {
+                /* 
+                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
+                        2. Onnchip desc size per queue will be configured from arry below
+                   If spill descs per queue is specified,
+                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
+                */
+		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00200000>; // spill address is allocated dynamically
+                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
+                freein-fifo-spill-num-descs = <1200>;
+		/* If port-fifo-en is not specified(0/1), it will be set to 1 
+		   while building the linux dtb file. For all the othercases it will be set to 0.
+		   See build-dtb.sh. If required, user can explicitly set the value here.
+		   */
+		port-fifo-en = <1>;
+        };
+
+	// VFBID MAP: Upto 127 entries
+	// (each entry is a pair of (vfbid , dest-vc)
+	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
+	vfbid-config {
+	};
 
-			ucore {
+	// Packet Ordering Engine (POE)
+	poe {	
+	
+		mode = "bypass";
+
+                distribution-enable = <1>;
+                // 16 bit mask
+                dist-drop-enable = <0>;
+                // 8 bit mask
+                class-drop-enable = <0>;
+                drop-timer = <0>;
+                dest-threshold = <0xa>;
+                dist-threshold = <0xa 0xa 0xa 0xa>;
+                statistics-enable = <0>;
+
+//		poe-spill-address = <0xec00000>;
+//		poe-spill-length = <0x10000>;
+
+		// Comminting the actual value to be given to
+		// POE as POE is not getting called in the
+		// regular case
+		poe-spill-address = <0x0>;
+		poe-spill-length =  <0x0>;
+		
+		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
+		// Format : 512-bit-vector is specified as 16 32-bit words
+		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
+		// Each word has the MSB select higer vc number and LSB select lower vc num
+                distribution_vectors {
+                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
+                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                };
+	};
 
-				src@1 {
-					num-opcodes = <0x240>;
-					path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
-					timestamp = "Tue Apr 23 13:07:50 2013\n";
-					mask = <0xff>;
-					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
-				};
-			};
+	complex@0 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "yes";
+		xaui {
+			loopback = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		sgmii {
+	                loopback = <0 0 0 0>;
+			mgmt-port = <0 0 0 0>;
+        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                	iface-fifo-size = <13 13 13 13>;
+
+	                ext-phy-addr = <4 7 6 5>;
+        	        ext-phy-bus = <1 1 1 1>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	num-channels = <1 1 1 1>;
+	                parser-sequence-fifo-size = <62 62 62 62>;
+
+        	        rx-buffer-size = <128 128 128 128>;
+
+                	// Max available descriptors are 1024 (across all complexes).
+	                // Per port num_free_descriptors must be even number
+        	        num-free-descs = <52 52 52 52>;
+                	free-desc-size = <2048 2048 2048 2048>;
+	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			/* To enable change it to  <0xf> . 0xf = 1111, enable 4 ports in one complex*/
+			msec-port-enable  = <0x0>;
+		};
+                interlaken {
+                        //select daughter board : cortina or loopback
+                        db = "cortina";
 
-			freein-fifo-config {
-				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x200000>;
-				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
-				freein-fifo-spill-num-descs = <0x4b0>;
-				port-fifo-en = <0x1>;
-			};
+                        loopback = <0>;
 
-			vfbid-config {
-			};
+                        // Maximum number of lanes per interface = 8 (from 2 complexes)
+                        num-lanes = <4>;
+                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
+                        lane-rate = <0>;
 
-			poe {
-				mode = "bypass";
-				distribution-enable = <0x1>;
-				dist-drop-enable = <0x0>;
-				class-drop-enable = <0x0>;
-				drop-timer = <0x0>;
-				dest-threshold = <0xa>;
-				dist-threshold = <0xa 0xa 0xa 0xa>;
-				statistics-enable = <0x0>;
-				poe-spill-address = <0x0>;
-				poe-spill-length = <0x0>;
-
-				distribution_vectors {
-					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
-					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-				};
-			};
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <110>;
 
-			complex@0 {
-				device_type = "nae-complex";
-				mode = "xaui";
-
-				xaui {
-					loopback = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-					vlan-pri-en = <0x0>;
-					msec-port-enable = <0x0>;
-				};
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
 
-				rxaui {
-					loopback = <0x0>;
-					submode = <0x2>;
-					scrambler = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-					msec-port-enable = <0x0>;
-				};
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <4>;
+                        rx-buffer-size = <1840>;
 
-				sgmii {
-					loopback = <0x0 0x0 0x0 0x0>;
-					mgmt-port = <0x0 0x0 0x0 0x0>;
-					iface-fifo-size = <0xd 0xd 0xd 0xd>;
-					ext-phy-addr = <0x4 0x7 0x6 0x5>;
-					ext-phy-bus = <0x1 0x1 0x1 0x1>;
-					num-channels = <0x1 0x1 0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80 0x80 0x80>;
-					num-free-descs = <0x34 0x34 0x34 0x34>;
-					free-desc-size = <0x800 0x800 0x800 0x800>;
-					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-					msec-port-enable = <0x0>;
-				};
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <300>;
+                        free-desc-size = <2048>;
+                        ucore-mask = <0xffff>;
+                };
 
-				interlaken {
-					db = "cortina";
-					loopback = <0x0>;
-					num-lanes = <0x4>;
-					lane-rate = <0x0>;
-					iface-fifo-size = <0x6e>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x4>;
-					rx-buffer-size = <0x730>;
-					num-free-descs = <0x12c>;
-					free-desc-size = <0x800>;
-					ucore-mask = <0xffff>;
-				};
-			};
+	};
+	complex@1 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "yes";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			/* To enable change it to  <1> */
+			msec-port-enable  = <0>;
+		};
+		sgmii {
+	                loopback = <0 0 0 0>;
 
-			complex@1 {
-				device_type = "nae-complex";
-				mode = "xaui";
-
-				xaui {
-					loopback = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-					vlan-pri-en = <0x0>;
-					msec-port-enable = <0x0>;
-				};
+	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
+        	        iface-fifo-size = <13 13 13 13>;
 
-				rxaui {
-					loopback = <0x0>;
-					submode = <0x2>;
-					scrambler = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-					msec-port-enable = <0x0>;
-				};
+                	ext-phy-addr = <8 11 10 9>;
+	                ext-phy-bus = <1 1 1 1>;
 
-				sgmii {
-					loopback = <0x0 0x0 0x0 0x0>;
-					iface-fifo-size = <0xd 0xd 0xd 0xd>;
-					ext-phy-addr = <0x8 0xb 0xa 0x9>;
-					ext-phy-bus = <0x1 0x1 0x1 0x1>;
-					num-channels = <0x1 0x1 0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80 0x80 0x80>;
-					num-free-descs = <0x34 0x34 0x34 0x34>;
-					free-desc-size = <0x800 0x800 0x800 0x800>;
-					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-					msec-port-enable = <0x0>;
-				};
-			};
+        	        // Max parser sequence fifo size 1024 packets
+                	// (if 1588 Timestamp is not required, then max size increases to 2048)
+	                num-channels = <1 1 1 1>;
+        	        parser-sequence-fifo-size = <62 62 62 62>;
 
-			complex@2 {
-				device_type = "nae-complex";
-				mode = "xaui";
-
-				xaui {
-					loopback = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-					vlan-pri-en = <0x0>;
-				};
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+        	        rx-buffer-size = <128 128 128 128>;
 
-				rxaui {
-					loopback = <0x0>;
-					submode = <0x2>;
-					scrambler = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
 
-				interlaken {
-					db = "cortina";
-					loopback = <0x0>;
-					num-lanes = <0x4>;
-					lane-rate = <0x0>;
-					iface-fifo-size = <0x6e>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x4>;
-					rx-buffer-size = <0x730>;
-					num-free-descs = <0x12c>;
-					free-desc-size = <0x800>;
-					ucore-mask = <0xffff>;
-				};
+                	// Max available descriptors are 1024 (across all complexes).
+	                // Per port num_free_descriptors must be even number
+        	        num-free-descs = <52 52 52 52>;
+                	free-desc-size = <2048 2048 2048 2048>;
+	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			/* To enable change it to  <0xf> . 0xf = 1111, enable 4 ports in one complex*/
+			msec-port-enable  = <0x0>;
+		};
 
-				sgmii {
-					loopback = <0x0 0x0 0x0 0x0>;
-					iface-fifo-size = <0xd 0xd 0xd 0xd>;
-					ext-phy-addr = <0x0 0x3 0x2 0x1>;
-					ext-phy-bus = <0x1 0x1 0x1 0x1>;
-					num-channels = <0x1 0x1 0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80 0x80 0x80>;
-					num-free-descs = <0x34 0x34 0x34 0x34>;
-					free-desc-size = <0x800 0x800 0x800 0x800>;
-					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-				};
-			};
+	};
+	complex@2 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "yes";
+                xaui {
+                        loopback = <0>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
+                };
+                rxaui {
+                        loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+
+		interlaken {
+	                //select daughter board : cortina or loopback
+        	        db = "cortina";
+
+                	loopback = <0>;
+
+	                // Maximum number of lanes per interface = 8 (from 2 complexes)
+        	        num-lanes = <4>;
+                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
+	                lane-rate = <0>;
+	
+        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                	iface-fifo-size = <110>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	parser-sequence-fifo-size = <225>;
+			
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                	num-channels = <4>;
+	                rx-buffer-size = <1840>;
+
+	                // Max available descriptors are 1024  (across all complexes).
+        	        // Per port num_free_descriptors must be even number
+                	num-free-descs = <300>;
+	                free-desc-size = <2048>;
+        	        ucore-mask = <0xffff>;
+		};
+		sgmii {
+        	        loopback = <0 0 0 0>;
 
-			complex@3 {
-				device_type = "nae-complex";
-				mode = "xaui";
-
-				xaui {
-					loopback = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-					vlan-pri-en = <0x0>;
-				};
+                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
+	                iface-fifo-size = <13 13 13 13>;
 
-				rxaui {
-					loopback = <0x0>;
-					submode = <0x2>;
-					scrambler = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
+        	        ext-phy-addr = <0 3 2 1>;
+                	ext-phy-bus = <1 1 1 1>;
 
-				sgmii {
-					loopback = <0x0 0x0 0x0 0x0>;
-					iface-fifo-size = <0xd 0xd 0xd 0xd>;
-					ext-phy-addr = <0xc 0xf 0xe 0xd>;
-					ext-phy-bus = <0x1 0x1 0x1 0x1>;
-					num-channels = <0x1 0x1 0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80 0x80 0x80>;
-					num-free-descs = <0x34 0x34 0x34 0x34>;
-					free-desc-size = <0x800 0x800 0x800 0x800>;
-					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-				};
-			};
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	num-channels = <1 1 1 1>;
+	                parser-sequence-fifo-size = <62 62 62 62>;
 
-			complex@4 {
-				device_type = "nae-complex";
-				mode = "sgmii";
-
-				sgmii {
-					loopback = <0x0 0x0>;
-					mgmt-port = <0x1 0x0>;
-					iface-fifo-size = <0xd 0xd>;
-					ext-phy-addr = <0x10 0x11>;
-					ext-phy-bus = <0x0 0x0>;
-					num-channels = <0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80>;
-					num-free-descs = <0x34 0x34>;
-					free-desc-size = <0x800 0x800>;
-					ucore-mask = <0xffff 0xffff>;
-				};
-			};
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+	                rx-buffer-size = <128 128 128 128>;
+
+
+        	        // Max available descriptors are 1024 (across all complexes).
+                	// Per port num_free_descriptors must be even number
+	                num-free-descs = <52 52 52 52>;
+        	        free-desc-size = <2048 2048 2048 2048>;
+                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		};
+	};
+	complex@3 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "yes";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+			vlan-pri-en = <0x0>; 
 		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+                sgmii {
+                        loopback = <0 0 0 0>;
 
-		nae@node-1 {
-			model = "MIPS,XLP8XX NAE CFG";
-			compatible = "NETL,XLP8XX_A0";
-			#address-cells = <0x1>;
-			#size-cells = <0x1>;
-			frequency = <0x1f4>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <13 13 13 13>;
 
-			ucore {
+                        ext-phy-addr = <12 15 14 13>;
+                        ext-phy-bus = <1 1 1 1>;
 
-				src@1 {
-					num-opcodes = <0x240>;
-					path = "/home/yjin-local/bcm-sdk/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
-					timestamp = "Tue Apr 23 13:07:50 2013\n";
-					mask = <0xff>;
-					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420934 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100934 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfea8 0xafa00030 0xafa0002c 0xafa00028 0xafa00024 0xafa00020 0xafa0001c 0xafa00018 0xafa00014 0xafa00010 0xafa0000c 0xafa00008 0xafa00004 0x8fa30004 0x2c620048 0x10400012 0x3c040001 0x34848000 0x8fb80004 0x8fad0004 0x187080 0xd6080 0x1845821 0x8d6a0000 0x27af0034 0x1ee4821 0xad2a0000 0x8fa80004 0x25070001 0xafa70004 0x8fa60004 0x2cc50048 0x14a0fff1 0x0 0x8fa20040 0x30590002 0x13200050 0x3c020010 0x3c1f2aaa 0x37e3aaab 0x24060800 0x3c050178 0x3c040170 0x34088004 0x8d070000 0x8c4ffe4c 0xf3c02 0xafa70008 0x8c4dfe50 0xd7402 0xafae002c 0x904cfe61 0x318b001f 0xafab0000 0x8fab0008 0x8fac002c 0x8fb80000 0x3030018 0x184fc3 0x4010 0x1094023 0x85040 0x8f8c0 0x250d0006 0x3eac823 0xd7080 0x3193823 0x3ae4821 0x8d2a0034 0x77880 0x8fb90048 0x1e73821 0xeaf806 0x33ef001f 0x19c200 0x8fae0038 0x1f86821 0x8faa0044 0xd4880 0x1140001d 0x12e4821 0x299805dd 0x13000020 0x0 0x250a000c 0xa6080 0x3ac5021 0x8d5f0034 0xffc806 0x11660007 0x332a001f 0x25080012 0x86880 0x3ad7021 0x8dcb0034 0xeb4006 0x310a001f 0x31390fff 0x19c200 0x370f0001 0x34088030 0xad0f0000 0x8fa70040 0x30e90008 0x11200006 0xa5380 0x34088000 0x8000054 0xad040000 0x8000085 0x2508000c 0x145f825 0x34088000 0x8000054 0xad1f0000 0x800007e 0x250a0012 0x8fa40040 0x30830001 0x146000e2 0x3c020010 0x8fa60040 0x30c50004 0x10a00198 0x3c02dead 0x3c030002 0x80000ae 0x3442beef 0xafa00004 0x8fa70004 0x2ce90064 0x1520017f 0x0 0x8c6fbffc 0x15e2fff9 0x3c0d0001 0x3c03dead 0x3463beff 0x3c192aaa 0x3c1f0178 0x3c080170 0x3c020010 0x2466fff0 0x35a5c000 0x3724aaab 0x240a0800 0x27e90018 0x25070018 0x34088004 0x8d0c0000 0x8c59fe4c 0x194402 0xafa80008 0x8c58fe50 0x185c02 0xafab002c 0x8c4ffe54 0x31ed00ff 0xafad0018 0x8c4efe00 0xafae0010 0x8c5ffe04 0xafbf000c 0x8c59fe08 0xafb90020 0x9058fe01 0x904bfe02 0x186a00 0xb7c00 0x8fa80018 0x904bfe05 0x1aff821 0x904efe00 0x904ffe06 0x9059fe03 0xac48fe0c 0x3eec021 0x1834021 0x905ffe04 0x196600 0xb7200 0xf6c00 0x1cdc821 0x30cc021 0x904cfe07 0x33f7821 0x904efe09 0x905ffe0a 0xc5e00 0x1eb6821 0xe6200 0x904bfe08 0x904efe0b 0x1fcc00 0x1997821 0x1ebc821 0xefe00 0x33f6021 0x188c821 0x195f02 0x197900 0x30cf823 0x16f7025 0x3ee7826 0x1a86821 0xfc180 0xf4682 0x1af6023 0x1185825 0x16cc026 0x32df821 0x18ce02 0x186a00 0x3f84023 0x32d7025 0x1c8c826 0x1ff6021 0x197c02 0x19fc00 0x30cc021 0x1ff5825 0x1996023 0x16cf826 0x1f4342 0x1f6cc0 0x10d7025 0x31f7823 0x1cf7826 0x904dfe0f 0x904efe0e 0x338c821 0xf5f02 0xf6100 0x16cc025 0x3f9f821 0x904cfe0c 0x32f4023 0xe5c00 0xdce00 0x904dfe0d 0x1ff7821 0x3084026 0x32bc021 0x30cc821 0xd7200 0xf6482 0xfc380 0x32e5821 0x1986825 0x10fc826 0x32dc823 0x17ff821 0x197542 0x195ac0 0x1cb4025 0x33f6026 0x1886023 0xcc1c2 0xcfe40 0x31f6825 0x18f5826 0x16d5823 0xb7402 0xb4400 0x1c87825 0x179c026 0x30fc023 0x18ff02 0x18c900 0x30c4026 0x3f96825 0x10d7023 0xe7c82 0xe6380 0x1cbc826 0x1ecf825 0x33f6823 0x1b84026 0xd7202 0x10e5823 0x316f0fff 0xafaf0014 0x8fac0014 0xac4cfe04 0xac46fe00 0x8fbf0014 0x1fc880 0x325c021 0x8f0d0000 0x31ae001f 0xafae0000 0x8fad0008 0x8fae002c 0x8fb90000 0x3240018 0x1947c3 0x5810 0x1685823 0xb6040 0xb78c0 0x1ecf823 0x256f0006 0xf6080 0x33f4023 0x3acf821 0x8ff90034 0x8c080 0x8faf0048 0x3084021 0x119c006 0x330c001f 0xfca00 0x1997821 0x8fbf0038 0x8fac0044 0xfc080 0x118000cf 0x31f7821 0x29cc05dd 0x118000d2 0x0 0x256c000c 0xcc880 0x3b9c021 0x8f0e0034 0x10ef806 0x11aa0007 0x33ec001f 0x256b0012 0xbf880 0x3bf6021 0x8d8b0034 0x10b6806 0x31ac001f 0x31f90fff 0x19c200 0x370e0001 0x34088030 0xad0e0000 0x8fa80040 0x310f0008 0x11e000b8 0xc5b80 0x34088000 0x80000bd 0xad070000 0x3c089e37 0x3c0c2aaa 0x2446fe4c 0x24050006 0x250379b9 0x3584aaab 0x240a0800 0x3c090178 0x3c070170 0x34088004 0x8d0b0000 0x8c4cfe4c 0xcfc02 0xafbf0008 0x8c59fe4c 0x19c202 0x330f000f 0xafaf0030 0x8c4dfe50 0xd7402 0xafae002c 0x8c4bfe54 0x316800ff 0xafa80018 0x8fac0030 0xcf880 0x3e64021 0x8d19000c 0x19c302 0x330f000f 0xafaf0028 0x8d0d000c 0x31ae003f 0xafae0024 0x8fab0018 0x11650071 0x0 0x8c4ffe00 0xafaf0010 0x8c4cfe04 0xafac000c 0x8c48fe08 0xafa80020 0x8fae0010 0x8fab000c 0x8fa80020 0x1c3f821 0x1637821 0x3e86823 0x1afc823 0x8c342 0x338c826 0x1e86023 0x1995823 0x197200 0x1cb7026 0x119f823 0x3eec023 0xe6b42 0x1b8c026 0x32e7823 0x1f84023 0x186302 0x1886026 0x1d85823 0x16cc823 0xcfc00 0x3f9c826 0x30c6823 0x1b97023 0x197942 0x1ee7026 0x1994023 0x10ef823 0xe58c2 0x17f6026 0x32ec023 0x30c7823 0xc6a80 0x1af5826 0x1cc4023 0x10bf823 0xbcbc2 0x33fc026 0xafb80014 0x8fad0014 0x31af001f 0xafaf0000 0x8fad0008 0x8fae002c 0x8fbf0000 0x3e40018 0x1f47c3 0x5810 0x1685823 0xbc840 0xb60c0 0x1997823 0x256c0006 0xcc880 0x3ef4023 0x3b9f821 0x8fef0034 0x8c080 0x8fac0048 0x3084021 0x10fc006 0x3319001f 0xc7a00 0x32f6021 0x8fbf0038 0x8fb90044 0xcc080 0x1320001d 0x31f7821 0x29ce05dd 0x11c00032 0x0 0x256c000c 0xc6080 0x3acc821 0x8f3f0034 0x11fc006 0x11aa0007 0x330c001f 0x256b0012 0xbc080 0x3b87021 0x8dcb0034 0x10b6806 0x31ac001f 0x31ed0fff 0xdca00 0x373f0001 0x34088030 0xad1f0000 0x8fa80040 0x310f0008 0x11e00006 0xc5b80 0x34088000 0x800018c 0xad070000 0x8000201 0x256b000c 0x1696025 0x34088000 0x800018c 0xad0c0000 0x8fae0024 0x31cb0010 0x1160ff8d 0x0 0x8fb90028 0x8fbf0030 0x8faf002c 0x3f9c021 0x186880 0x15afff86 0x0 0x8d0e0004 0xe5c02 0xafab001c 0x8fac001c 0x3188001f 0x80001db 0xafa80000 0x80001fa 0x256c0012 0x8fb80004 0x270e0001 0xafae0004 0x8fa40004 0x2c8a0064 0x1140fe7c 0x0 0x800022c 0x0 0x8000172 0x256b000c 0x1696825 0x34088000 0x80000bd 0xad0d0000 0x800016b 0x256c0012 0x1021 0x3e00008 0x27bd0158>;
-				};
-			};
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        num-channels = <1 1 1 1>;
+                        parser-sequence-fifo-size = <62 62 62 62>;
 
-			freein-fifo-config {
-				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x200000>;
-				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
-				freein-fifo-spill-num-descs = <0x4b0>;
-				port-fifo-en = <0x1>;
-			};
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        rx-buffer-size = <128 128 128 128>;
 
-			vfbid-config {
-			};
 
-			poe {
-				mode = "bypass";
-				distribution-enable = <0x1>;
-				dist-drop-enable = <0x0>;
-				class-drop-enable = <0x0>;
-				drop-timer = <0x0>;
-				dest-threshold = <0xa>;
-				dist-threshold = <0xa 0xa 0xa 0xa>;
-				statistics-enable = <0x0>;
-
-				distribution_vectors {
-					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
-					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
-				};
-			};
+                        // Max available descriptors are 1024 (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <52 52 52 52>;
+                        free-desc-size = <2048 2048 2048 2048>;
+                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+                };
+	};
+	complex@4 {
+		device_type = "nae-complex";
+		mode = "sgmii";
+
+		sgmii {
+			loopback = <0 0>;
+	
+			mgmt-port = <1 0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <13 13>;
+                
+			ext-phy-addr = <16 17>;
+        	        ext-phy-bus = <0 0>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			num-channels = <1 1>;
+			parser-sequence-fifo-size = <62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			rx-buffer-size = <128 128>;
+				   
+
+			// Max available descriptors are 1024 (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <52 52>;
+			free-desc-size = <2048 2048>;
+			ucore-mask = <0xffff 0xffff>;
+		};
+	};
+};
+   nae@node-1 {
+	model = "MIPS,XLP8XX NAE CFG";
+	compatible = "NETL,XLP8XX_A0";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	frequency = <500>;
+
+	ucore {
+		src@1 {
+num-opcodes = <79>;
+			path = "/work/bsp/xlp9xx/sdk-base-3.0/sdk/sysconfig/nae/ucore/dpi_nae_hash_mc8.c";
+			timestamp = "Sun Oct 13 02:42:55 2013
+";
+			mask = <0xff>;
+			opcodes = <
+				0x3c1c0010 
+				0x279cf808 
+				0x3c020010 
+				0x2442f808 
+				0x3c030010 
+				0x2463f808 
+				0xac400000 
+				0x0043082b 
+				0x1420fffd 
+				0x24420004 
+				0x3c1d0010 
+				0x27bdf9c0 
+				0x27a50020 
+				0x27a60028 
+				0xaca00000 
+				0xacc00000 
+				0x0c000029 
+				0x00002021 
+				0x1000ffff 
+				0x00000000 
+				0x3c020000 
+				0x8c420170 
+				0x27bdffe0 
+				0x2403ffff 
+				0xafbf001c 
+				0xafb10018 
+				0x10430009 
+				0xafb00014 
+				0x3c100000 
+				0x26100170 
+				0x2411ffff 
+				0x0040f809 
+				0x2610fffc 
+				0x8e020000 
+				0x1451fffc 
+				0x00000000 
+				0x8fbf001c 
+				0x8fb10018 
+				0x8fb00014 
+				0x03e00008 
+				0x27bd0020 
+				0x27bdffe8 
+				0x3c02000f 
+				0xafa0000c 
+				0x3442fe00 
+				0xafa00008 
+				0x3c040170 
+				0xafa00004 
+				0xafa00000 
+				0x34088004 
+				0x8d030000 
+				0x8c460000 
+				0xafa60004 
+				0x8c450004 
+				0xafa50000 
+				0x8c430008 
+				0xafa3000c 
+				0x8fb80004 
+				0x8fb90000 
+				0x8faf000c 
+				0x03387026 
+				0x01cf6826 
+				0xafad0008 
+				0x8fac0008 
+				0x000c5842 
+				0xafab0008 
+				0x8faa0008 
+				0x31490007 
+				0x00094080 
+				0xafa80010 
+				0x8fa70010 
+				0x30e60fff 
+				0x00062a00 
+				0x34a30001 
+				0x34088030 
+				0xad030000 
+				0x34088000 
+				0x08000031 
+				0xad040000 
+			>;
+		};
+	};
 
-			complex@0 {
-				device_type = "nae-complex";
-				mode = "xaui";
-
-				xaui {
-					loopback = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
+        freein-fifo-config {
+                /* 
+                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
+                        2. Onnchip desc size per queue will be configured from arry below
+                   If spill descs per queue is specified,
+                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
+                */
+		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00200000>; // Spill address will be allocated dynamically
+                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
+                freein-fifo-spill-num-descs = <1200>;
+
+		/* If port-fifo-en is not specified(0/1), it will be set to 1 
+		   while building the linux dtb file. For all the othercases it will be set to 0.
+		   See build-dtb.sh. If required, user can explicitly set the value here.
+		   */
+		port-fifo-en = <1>;
+        };
+
+	// VFBID MAP: Upto 127 entries
+	// (each entry is a pair of (vfbid , dest-vc)
+	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
+	vfbid-config {
+	};
 
-				rxaui {
-					loopback = <0x0>;
-					submode = <0x2>;
-					scrambler = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
+	// Packet Ordering Engine (POE)
+	poe {	
+	
+		mode = "bypass";
+
+		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
+		// Format : 512-bit-vector is specified as 16 32-bit words
+		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
+		// Each word has the MSB select higer vc number and LSB select lower vc num
+		
+		distribution-enable = <1>;
+		// 16 bit mask
+		dist-drop-enable = <0>;	 
+		// 8 bit mask
+		class-drop-enable = <0>;
+		drop-timer = <0>;
+		dest-threshold = <0xa>;
+		dist-threshold = <0xa 0xa 0xa 0xa>;
+		statistics-enable = <0>;
+ 
+                distribution_vectors {
+                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
+                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
+                };
+	};
 
-				sgmii {
-					loopback = <0x0 0x0 0x0 0x0>;
-					iface-fifo-size = <0xd 0xd 0xd 0xd>;
-					ext-phy-addr = <0x4 0x7 0x6 0x5>;
-					ext-phy-bus = <0x1 0x1 0x1 0x1>;
-					num-channels = <0x1 0x1 0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80 0x80 0x80>;
-					num-free-descs = <0x34 0x34 0x34 0x34>;
-					free-desc-size = <0x800 0x800 0x800 0x800>;
-					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-				};
+	complex@0 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "yes";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		sgmii {
+	                loopback = <0 0 0 0>;
+	
+        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                	iface-fifo-size = <13 13 13 13>;
 
-				interlaken {
-					db = "cortina";
-					loopback = <0x0>;
-					num-lanes = <0x4>;
-					lane-rate = <0x0>;
-					iface-fifo-size = <0x6e>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x4>;
-					rx-buffer-size = <0x730>;
-					num-free-descs = <0x12c>;
-					free-desc-size = <0x800>;
-					ucore-mask = <0xffff>;
-				};
-			};
+	                ext-phy-addr = <4 7 6 5>;
+        	        ext-phy-bus = <1 1 1 1>;
 
-			complex@1 {
-				device_type = "nae-complex";
-				mode = "xaui";
-
-				xaui {
-					loopback = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	num-channels = <1 1 1 1>;
+	                parser-sequence-fifo-size = <62 62 62 62>;
 
-				rxaui {
-					loopback = <0x0>;
-					submode = <0x2>;
-					scrambler = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+        	        rx-buffer-size = <128 128 128 128>;
 
-				sgmii {
-					loopback = <0x0 0x0 0x0 0x0>;
-					iface-fifo-size = <0xd 0xd 0xd 0xd>;
-					ext-phy-addr = <0x8 0xb 0xa 0x9>;
-					ext-phy-bus = <0x1 0x1 0x1 0x1>;
-					num-channels = <0x1 0x1 0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80 0x80 0x80>;
-					num-free-descs = <0x34 0x34 0x34 0x34>;
-					free-desc-size = <0x800 0x800 0x800 0x800>;
-					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-				};
-			};
 
-			complex@2 {
-				device_type = "nae-complex";
-				mode = "xaui";
-
-				xaui {
-					loopback = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
+                	// Max available descriptors are 1024 (across all complexes).
+	                // Per port num_free_descriptors must be even number
+        	        num-free-descs = <52 52 52 52>;
+                	free-desc-size = <2048 2048 2048 2048>;
+	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		};
+                interlaken {
+                        //select daughter board : cortina or loopback
+                        db = "cortina";
+
+                        loopback = <0>;
+
+                        // Maximum number of lanes per interface = 8 (from 2 complexes)
+                        num-lanes = <4>;
+                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
+                        lane-rate = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <110>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                        num-channels = <4>;
+                        rx-buffer-size = <1840>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <300>;
+                        free-desc-size = <2048>;
+                        ucore-mask = <0xffff>;
+                };
+	};
+	complex@1 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "yes";
+		xaui {
+			loopback = <0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+	
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;  
+		};
+		sgmii {
+	                loopback = <0 0 0 0>;
 
-				rxaui {
-					loopback = <0x0>;
-					submode = <0x2>;
-					scrambler = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
+	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
+        	        iface-fifo-size = <13 13 13 13>;
 
-				interlaken {
-					db = "cortina";
-					loopback = <0x0>;
-					num-lanes = <0x4>;
-					lane-rate = <0x0>;
-					iface-fifo-size = <0x6e>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x4>;
-					rx-buffer-size = <0x730>;
-					num-free-descs = <0x12c>;
-					free-desc-size = <0x800>;
-					ucore-mask = <0xffff>;
-				};
+                	ext-phy-addr = <8 11 10 9>;
+	                ext-phy-bus = <1 1 1 1>;
 
-				sgmii {
-					loopback = <0x0 0x0 0x0 0x0>;
-					iface-fifo-size = <0xd 0xd 0xd 0xd>;
-					ext-phy-addr = <0x0 0x3 0x2 0x1>;
-					ext-phy-bus = <0x1 0x1 0x1 0x1>;
-					num-channels = <0x1 0x1 0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80 0x80 0x80>;
-					num-free-descs = <0x34 0x34 0x34 0x34>;
-					free-desc-size = <0x800 0x800 0x800 0x800>;
-					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-				};
-			};
+        	        // Max parser sequence fifo size 1024 packets
+                	// (if 1588 Timestamp is not required, then max size increases to 2048)
+	                num-channels = <1 1 1 1>;
+        	        parser-sequence-fifo-size = <62 62 62 62>;
 
-			complex@3 {
-				device_type = "nae-complex";
-				mode = "xaui";
-
-				xaui {
-					loopback = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					xgmii-speed = <0xa>;
-					ucore-mask = <0xffff>;
-				};
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+        	        rx-buffer-size = <128 128 128 128>;
 
-				rxaui {
-					loopback = <0x0>;
-					submode = <0x2>;
-					scrambler = <0x0>;
-					iface-fifo-size = <0x37>;
-					parser-sequence-fifo-size = <0xe1>;
-					num-channels = <0x1>;
-					rx-buffer-size = <0x3b0>;
-					num-free-descs = <0x96>;
-					free-desc-size = <0x800>;
-					higig-mode = <0x0>;
-					ucore-mask = <0xffff>;
-				};
-			};
 
-			complex@4 {
-				device_type = "nae-complex";
-				mode = "sgmii";
-
-				sgmii {
-					loopback = <0x0 0x0>;
-					mgmt-port = <0x1 0x0>;
-					iface-fifo-size = <0xd 0xd>;
-					ext-phy-addr = <0x10 0x11>;
-					ext-phy-bus = <0x0 0x0>;
-					num-channels = <0x1 0x1>;
-					parser-sequence-fifo-size = <0x3e 0x3e>;
-					rx-buffer-size = <0x80 0x80>;
-					num-free-descs = <0x34 0x34>;
-					free-desc-size = <0x800 0x800>;
-					ucore-mask = <0xffff 0xffff>;
-				};
-			};
+                	// Max available descriptors are 1024 (across all complexes).
+	                // Per port num_free_descriptors must be even number
+        	        num-free-descs = <52 52 52 52>;
+                	free-desc-size = <2048 2048 2048 2048>;
+	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
 		};
 
-		nae@node-2 {
+	};
+	complex@2 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "yes";
+                xaui {
+                        loopback = <0>;
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+                rxaui {
+                        loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                        iface-fifo-size = <55>;
+
+                        // Max parser sequence fifo size 1024 packets
+                        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                        parser-sequence-fifo-size = <225>;
+
+                        num-channels = <1>;
+                        rx-buffer-size = <944>;
+
+                        // Max available descriptors are 1024  (across all complexes).
+                        // Per port num_free_descriptors must be even number
+                        num-free-descs = <150>;
+                        free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+                        ucore-mask = <0xffff>;
+                };
+
+		interlaken {
+	                //select daughter board : cortina or loopback
+        	        db = "cortina";
+
+                	loopback = <0>;
+
+	                // Maximum number of lanes per interface = 8 (from 2 complexes)
+        	        num-lanes = <4>;
+                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
+	                lane-rate = <0>;
+	
+        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
+                	iface-fifo-size = <110>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+                	num-channels = <4>;
+	                rx-buffer-size = <1840>;
+
+	                // Max available descriptors are 1024  (across all complexes).
+        	        // Per port num_free_descriptors must be even number
+                	num-free-descs = <300>;
+	                free-desc-size = <2048>;
+        	        ucore-mask = <0xffff>;
 		};
+		sgmii {
+        	        loopback = <0 0 0 0>;
 
-		nae@node-3 {
+                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
+	                iface-fifo-size = <13 13 13 13>;
+
+        	        ext-phy-addr = <0 3 2 1>;
+                	ext-phy-bus = <1 1 1 1>;
+
+	                // Max parser sequence fifo size 1024 packets
+        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
+                	num-channels = <1 1 1 1>;
+	                parser-sequence-fifo-size = <62 62 62 62>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+	                rx-buffer-size = <128 128 128 128>;
+
+
+        	        // Max available descriptors are 1024 (across all complexes).
+                	// Per port num_free_descriptors must be even number
+	                num-free-descs = <52 52 52 52>;
+        	        free-desc-size = <2048 2048 2048 2048>;
+                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		};
+	};
+	complex@3 {
+		device_type = "nae-complex";
+		mode = "xaui";
+		cpld = "yes";
+		xaui {
+			loopback = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			xgmii-speed = <10>;
+			ucore-mask = <0xffff>;
+		};
+		rxaui {
+			loopback = <0>;
+
+                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
+                        submode  = <2>;
+                        // 0: disable ; 1: enable
+                        scrambler  = <0>;
+
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <55>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			parser-sequence-fifo-size = <225>;
+
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			num-channels = <1>;
+			rx-buffer-size = <944>;
+
+			// Max available descriptors are 1024  (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <150>;
+			free-desc-size = <2048>;
+			higig-mode = <0>;
+			ucore-mask = <0xffff>;
+		};
+	};
+	complex@4 {
+		device_type = "nae-complex";
+		mode = "sgmii";
+
+		sgmii {
+			loopback = <0 0>;
+			mgmt-port = <1 0>;
+			// Max ingress fifo size 256 units (size of one unit is 64 byte)
+			iface-fifo-size = <13 13>;
+ 		               
+			ext-phy-addr = <16 17>;
+        	        ext-phy-bus = <0 0>;
+
+			// Max parser sequence fifo size 1024 packets 
+			// (if 1588 Timestamp is not required, then max size increases to 2048)
+			num-channels = <1 1>;
+			parser-sequence-fifo-size = <62 62>;
+	
+			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
+			rx-buffer-size = <128 128>;
+				   
+
+			// Max available descriptors are 1024 (across all complexes).
+			// Per port num_free_descriptors must be even number
+			num-free-descs = <52 52>;
+			free-desc-size = <2048 2048>;
+			ucore-mask = <0xffff 0xffff>;
 		};
+	};
+};
+nae@node-2 {
+
+};
+nae@node-3 {
 
+};
 		nodes {
-			num-nodes = <0x1>;
+			num-nodes = <1>;
 		};
-	};
 
+	};
 	frequency-config {
-		nae = <0xfa>;
-		sae = <0x1f4>;
-		rsa = <0x1f4>;
-		dtre = <0xfa>;
-		cde = <0xfa>;
+		nae = <250>;
+		sae = <500>;
+		rsa = <500>;
+		dtre = <333>;  /* sub-multiple of 667 */
+		cde = <250>;
 	};
 };
+
-- 
1.7.9.5

