HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top_level_model
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top_level_model.srr(33);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/33||sender.v(36);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/36
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_model.srr(34);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/34||sender.v(49);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/49
Implementation;Synthesis|| CG290 ||@W:Referenced variable counterData is not in sensitivity list.||top_level_model.srr(35);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/35||sender.v(51);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/51
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_model.srr(36);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/36||sender.v(70);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/70
Implementation;Synthesis|| CG290 ||@W:Referenced variable reqState is not in sensitivity list.||top_level_model.srr(37);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/37||sender.v(72);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/72
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_model.srr(38);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/38||sender.v(79);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/79
Implementation;Synthesis|| CG290 ||@W:Referenced variable data is not in sensitivity list.||top_level_model.srr(39);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/39||sender.v(88);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/88
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal enable; possible missing assignment in an if or case statement.||top_level_model.srr(40);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/40||sender.v(81);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/81
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal reqState; possible missing assignment in an if or case statement.||top_level_model.srr(41);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/41||sender.v(81);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/81
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal counterData[7:0]; possible missing assignment in an if or case statement.||top_level_model.srr(42);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/42||sender.v(81);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\sender.v'/linenumber/81
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top_level_model.srr(45);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/45||receiver.v(36);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/36
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_model.srr(46);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/46||receiver.v(49);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/49
Implementation;Synthesis|| CG290 ||@W:Referenced variable rxDataReg is not in sensitivity list.||top_level_model.srr(47);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/47||receiver.v(51);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/51
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_model.srr(48);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/48||receiver.v(57);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/57
Implementation;Synthesis|| CG290 ||@W:Referenced variable data is not in sensitivity list.||top_level_model.srr(49);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/49||receiver.v(59);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/59
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_model.srr(50);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/50||receiver.v(86);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/86
Implementation;Synthesis|| CG290 ||@W:Referenced variable reqState is not in sensitivity list.||top_level_model.srr(51);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/51||receiver.v(99);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/99
Implementation;Synthesis|| CG133 ||@W:Object enable is declared but not assigned. Either assign a value or remove the declaration.||top_level_model.srr(52);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/52||receiver.v(31);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/31
Implementation;Synthesis|| CG133 ||@W:Object rxState is declared but not assigned. Either assign a value or remove the declaration.||top_level_model.srr(53);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/53||receiver.v(31);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/31
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal enableTx; possible missing assignment in an if or case statement.||top_level_model.srr(54);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/54||receiver.v(88);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/88
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal ack; possible missing assignment in an if or case statement.||top_level_model.srr(55);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/55||receiver.v(88);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/88
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal rxDataReg[7:0]; possible missing assignment in an if or case statement.||top_level_model.srr(56);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/56||receiver.v(51);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\hdl\receiver.v'/linenumber/51
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 9 sequential elements including mReceiver.outputData[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||top_level_model.srr(157);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/157||receiver.v(51);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw9\hw9p1_partb\hdl\receiver.v'/linenumber/51
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_level_model|bClk which controls 6 sequential elements including mReceiver.receiverState[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level_model.srr(158);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/158||receiver.v(108);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw9\hw9p1_partb\hdl\receiver.v'/linenumber/108
Implementation;Synthesis|| MT530 ||@W:Found inferred clock sender|senderState_inferred_clock[2] which controls 9 sequential elements including mSender.req. This clock has no specified timing constraint which may adversely impact design performance. ||top_level_model.srr(159);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/159||sender.v(81);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw9\hw9p1_partb\hdl\sender.v'/linenumber/81
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_level_model|aClk which controls 14 sequential elements including mSender.mCounter.temp[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level_model.srr(160);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/160||counter.v(30);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw9\hw9p1_partb\hdl\counter.v'/linenumber/30
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_level_model|aClk with period 10.00ns. Please declare a user-defined clock on object "p:aClk"||top_level_model.srr(326);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/326||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_level_model|bClk with period 10.00ns. Please declare a user-defined clock on object "p:bClk"||top_level_model.srr(327);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/327||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock sender|senderState_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on object "n:mSender.senderState[2]"||top_level_model.srr(328);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/328||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top_level_model.srr(344);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/344||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top_level_model.srr(346);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/346||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||top_level_model.srr(364);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\synthesis\top_level_model.srr'/linenumber/364||null;null
Implementation;Compile;RootName:top_level_model
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||top_level_model_compile_log.rpt;liberoaction://open_report/file/top_level_model_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/79299167||Info: Combinational loops have been detected in the design. To view the details, go to Tools->Reports->Timing->Combinational_Loops||(null);(null)||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/79299167||Info: Combinational loops have been detected in the design. To view the details, go to Tools->Reports->Timing->Combinational_Loops||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:top_level_model
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||top_level_model_placeroute_log.rpt;liberoaction://open_report/file/top_level_model_placeroute_log.rpt||(null);(null)
