#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 31 20:14:48 2019
# Process ID: 17574
# Current directory: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/vivado.log
# Journal file: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/vivado.jou
#-----------------------------------------------------------
source build.tcl
# open_project ZYNQ_File_Operation/ZYNQ_File_Operation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
# launch_runs impl_1 -to_step write_bitstream
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : </home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ZYNQ_File_Operation.bd> 
VHDL Output written to : /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/synth/ZYNQ_File_Operation.v
VHDL Output written to : /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/sim/ZYNQ_File_Operation.v
VHDL Output written to : /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/hdl/ZYNQ_File_Operation_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_auto_pc_0/ZYNQ_File_Operation_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/hw_handoff/ZYNQ_File_Operation.hwh
Generated Block Design Tcl file /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/hw_handoff/ZYNQ_File_Operation_bd.tcl
Generated Hardware Definition File /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/synth/ZYNQ_File_Operation.hwdef
[Sun Mar 31 20:15:14 2019] Launched ZYNQ_File_Operation_axi_uartlite_2_0_synth_1, ZYNQ_File_Operation_axi_uartlite_3_0_synth_1, ZYNQ_File_Operation_axi_uartlite_4_0_synth_1, ZYNQ_File_Operation_proc_sys_reset_0_0_synth_1, ZYNQ_File_Operation_processing_system7_0_0_synth_1, ZYNQ_File_Operation_xbar_0_synth_1, ZYNQ_File_Operation_axi_uartlite_1_0_synth_1, ZYNQ_File_Operation_axi_uartlite_0_0_synth_1, ZYNQ_File_Operation_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
ZYNQ_File_Operation_axi_uartlite_2_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_axi_uartlite_2_0_synth_1/runme.log
ZYNQ_File_Operation_axi_uartlite_3_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_axi_uartlite_3_0_synth_1/runme.log
ZYNQ_File_Operation_axi_uartlite_4_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_axi_uartlite_4_0_synth_1/runme.log
ZYNQ_File_Operation_proc_sys_reset_0_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_proc_sys_reset_0_0_synth_1/runme.log
ZYNQ_File_Operation_processing_system7_0_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_processing_system7_0_0_synth_1/runme.log
ZYNQ_File_Operation_xbar_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_xbar_0_synth_1/runme.log
ZYNQ_File_Operation_axi_uartlite_1_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_axi_uartlite_1_0_synth_1/runme.log
ZYNQ_File_Operation_axi_uartlite_0_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_axi_uartlite_0_0_synth_1/runme.log
ZYNQ_File_Operation_auto_pc_0_synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/ZYNQ_File_Operation_auto_pc_0_synth_1/runme.log
synth_1: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/synth_1/runme.log
[Sun Mar 31 20:15:14 2019] Launched impl_1...
Run output will be captured here: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1695.324 ; gain = 469.961 ; free physical = 14447 ; free virtual = 53067
# wait_on_run impl_1 
[Sun Mar 31 20:15:14 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ZYNQ_File_Operation.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ZYNQ_File_Operation.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ZYNQ_File_Operation.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top ZYNQ_File_Operation -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_0_0/ZYNQ_File_Operation_axi_uartlite_0_0.dcp' for cell 'axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0.dcp' for cell 'axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_2_0/ZYNQ_File_Operation_axi_uartlite_2_0.dcp' for cell 'axi_uartlite_2'
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_3_0/ZYNQ_File_Operation_axi_uartlite_3_0.dcp' for cell 'axi_uartlite_3'
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_4_0/ZYNQ_File_Operation_axi_uartlite_4_0.dcp' for cell 'axi_uartlite_4'
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_proc_sys_reset_0_0/ZYNQ_File_Operation_proc_sys_reset_0_0.dcp' for cell 'proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_processing_system7_0_0/ZYNQ_File_Operation_processing_system7_0_0.dcp' for cell 'processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_xbar_0/ZYNQ_File_Operation_xbar_0.dcp' for cell 'ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_auto_pc_0/ZYNQ_File_Operation_auto_pc_0.dcp' for cell 'ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_0_0/ZYNQ_File_Operation_axi_uartlite_0_0_board.xdc] for cell 'axi_uartlite_0/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_0_0/ZYNQ_File_Operation_axi_uartlite_0_0_board.xdc] for cell 'axi_uartlite_0/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_0_0/ZYNQ_File_Operation_axi_uartlite_0_0.xdc] for cell 'axi_uartlite_0/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_0_0/ZYNQ_File_Operation_axi_uartlite_0_0.xdc] for cell 'axi_uartlite_0/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0_board.xdc] for cell 'axi_uartlite_1/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0_board.xdc] for cell 'axi_uartlite_1/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0.xdc] for cell 'axi_uartlite_1/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0.xdc] for cell 'axi_uartlite_1/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_2_0/ZYNQ_File_Operation_axi_uartlite_2_0_board.xdc] for cell 'axi_uartlite_2/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_2_0/ZYNQ_File_Operation_axi_uartlite_2_0_board.xdc] for cell 'axi_uartlite_2/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_2_0/ZYNQ_File_Operation_axi_uartlite_2_0.xdc] for cell 'axi_uartlite_2/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_2_0/ZYNQ_File_Operation_axi_uartlite_2_0.xdc] for cell 'axi_uartlite_2/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_3_0/ZYNQ_File_Operation_axi_uartlite_3_0_board.xdc] for cell 'axi_uartlite_3/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_3_0/ZYNQ_File_Operation_axi_uartlite_3_0_board.xdc] for cell 'axi_uartlite_3/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_3_0/ZYNQ_File_Operation_axi_uartlite_3_0.xdc] for cell 'axi_uartlite_3/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_3_0/ZYNQ_File_Operation_axi_uartlite_3_0.xdc] for cell 'axi_uartlite_3/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_4_0/ZYNQ_File_Operation_axi_uartlite_4_0_board.xdc] for cell 'axi_uartlite_4/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_4_0/ZYNQ_File_Operation_axi_uartlite_4_0_board.xdc] for cell 'axi_uartlite_4/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_4_0/ZYNQ_File_Operation_axi_uartlite_4_0.xdc] for cell 'axi_uartlite_4/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_4_0/ZYNQ_File_Operation_axi_uartlite_4_0.xdc] for cell 'axi_uartlite_4/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_proc_sys_reset_0_0/ZYNQ_File_Operation_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_proc_sys_reset_0_0/ZYNQ_File_Operation_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_proc_sys_reset_0_0/ZYNQ_File_Operation_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_proc_sys_reset_0_0/ZYNQ_File_Operation_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_processing_system7_0_0/ZYNQ_File_Operation_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_processing_system7_0_0/ZYNQ_File_Operation_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/constrs_1/imports/xdc/Constraints_File.xdc]
Finished Parsing XDC File [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/constrs_1/imports/xdc/Constraints_File.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1726.574 ; gain = 497.086 ; free physical = 13916 ; free virtual = 52582
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1726.574 ; gain = 0.000 ; free physical = 13906 ; free virtual = 52574

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16b4004d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2122.102 ; gain = 395.527 ; free physical = 13469 ; free virtual = 52141

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 244d6fa04

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13469 ; free virtual = 52142
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d0e04068

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13469 ; free virtual = 52142
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 60 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19f66523b

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13468 ; free virtual = 52140
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 349 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19f66523b

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13467 ; free virtual = 52140
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f0859858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13469 ; free virtual = 52142
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f0859858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13469 ; free virtual = 52142
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13469 ; free virtual = 52141
Ending Logic Optimization Task | Checksum: f0859858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13469 ; free virtual = 52141

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f0859858

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13469 ; free virtual = 52141

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f0859858

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.102 ; gain = 0.000 ; free physical = 13469 ; free virtual = 52141
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2122.102 ; gain = 395.527 ; free physical = 13469 ; free virtual = 52141
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2154.117 ; gain = 0.000 ; free physical = 13457 ; free virtual = 52132
INFO: [Common 17-1381] The checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/impl_1/ZYNQ_File_Operation_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ZYNQ_File_Operation_drc_opted.rpt -pb ZYNQ_File_Operation_drc_opted.pb -rpx ZYNQ_File_Operation_drc_opted.rpx
Command: report_drc -file ZYNQ_File_Operation_drc_opted.rpt -pb ZYNQ_File_Operation_drc_opted.pb -rpx ZYNQ_File_Operation_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/impl_1/ZYNQ_File_Operation_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2242.160 ; gain = 0.000 ; free physical = 13431 ; free virtual = 52105
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c287d797

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2242.160 ; gain = 0.000 ; free physical = 13431 ; free virtual = 52105
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2242.160 ; gain = 0.000 ; free physical = 13432 ; free virtual = 52105

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bc21049b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2242.160 ; gain = 0.000 ; free physical = 13430 ; free virtual = 52093

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20c1f7692

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2242.160 ; gain = 0.000 ; free physical = 13426 ; free virtual = 52089

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20c1f7692

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2242.160 ; gain = 0.000 ; free physical = 13425 ; free virtual = 52088
Phase 1 Placer Initialization | Checksum: 20c1f7692

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2242.160 ; gain = 0.000 ; free physical = 13425 ; free virtual = 52088

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a0cbc923

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13422 ; free virtual = 52085

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.203 ; gain = 0.000 ; free physical = 13422 ; free virtual = 52093

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16e20e4dd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13419 ; free virtual = 52090
Phase 2 Global Placement | Checksum: 146c85ce7

Time (s): cpu = 00:01:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13408 ; free virtual = 52077

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 146c85ce7

Time (s): cpu = 00:01:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13408 ; free virtual = 52076

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 160bd6e9a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13408 ; free virtual = 52077

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae9caafb

Time (s): cpu = 00:01:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13409 ; free virtual = 52078

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 122f93faa

Time (s): cpu = 00:01:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13409 ; free virtual = 52078

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10c70633e

Time (s): cpu = 00:01:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13407 ; free virtual = 52075

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1510c96aa

Time (s): cpu = 00:01:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13406 ; free virtual = 52074

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1510c96aa

Time (s): cpu = 00:01:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13406 ; free virtual = 52075
Phase 3 Detail Placement | Checksum: 1510c96aa

Time (s): cpu = 00:01:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13406 ; free virtual = 52075

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ac374e9b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: ac374e9b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13405 ; free virtual = 52074
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.925. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e854afeb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13406 ; free virtual = 52074
Phase 4.1 Post Commit Optimization | Checksum: e854afeb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13406 ; free virtual = 52075

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e854afeb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13406 ; free virtual = 52075

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e854afeb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13406 ; free virtual = 52075

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14e541c0d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13405 ; free virtual = 52074
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e541c0d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13405 ; free virtual = 52074
Ending Placer Task | Checksum: f4e9e769

Time (s): cpu = 00:01:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13422 ; free virtual = 52091
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2281.203 ; gain = 39.043 ; free physical = 13423 ; free virtual = 52092
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2281.203 ; gain = 0.000 ; free physical = 13416 ; free virtual = 52089
INFO: [Common 17-1381] The checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/impl_1/ZYNQ_File_Operation_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ZYNQ_File_Operation_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2281.203 ; gain = 0.000 ; free physical = 13408 ; free virtual = 52078
INFO: [runtcl-4] Executing : report_utilization -file ZYNQ_File_Operation_utilization_placed.rpt -pb ZYNQ_File_Operation_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2281.203 ; gain = 0.000 ; free physical = 13416 ; free virtual = 52087
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ZYNQ_File_Operation_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2281.203 ; gain = 0.000 ; free physical = 13417 ; free virtual = 52087
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7e93636d ConstDB: 0 ShapeSum: 765683fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d3878b36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2303.832 ; gain = 22.629 ; free physical = 13299 ; free virtual = 51989
Post Restoration Checksum: NetGraph: b4d57ec8 NumContArr: 1eb20c6e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d3878b36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2303.832 ; gain = 22.629 ; free physical = 13300 ; free virtual = 51990

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d3878b36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2308.820 ; gain = 27.617 ; free physical = 13269 ; free virtual = 51959

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d3878b36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2308.820 ; gain = 27.617 ; free physical = 13270 ; free virtual = 51960
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 149f56c72

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13258 ; free virtual = 51950
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.919 | TNS=0.000  | WHS=-0.189 | THS=-37.548|

Phase 2 Router Initialization | Checksum: 137d1436a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13257 ; free virtual = 51949

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10f0f2e2e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13269 ; free virtual = 51962

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.460 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f7a7c48b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13274 ; free virtual = 51950

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.460 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19115d1e7

Time (s): cpu = 00:01:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13268 ; free virtual = 51947

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.460 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e1ecc37e

Time (s): cpu = 00:01:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13272 ; free virtual = 51951
Phase 4 Rip-up And Reroute | Checksum: 1e1ecc37e

Time (s): cpu = 00:01:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13272 ; free virtual = 51951

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e1ecc37e

Time (s): cpu = 00:01:44 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13271 ; free virtual = 51950

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e1ecc37e

Time (s): cpu = 00:01:44 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13271 ; free virtual = 51950
Phase 5 Delay and Skew Optimization | Checksum: 1e1ecc37e

Time (s): cpu = 00:01:44 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13271 ; free virtual = 51950

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14c9d2629

Time (s): cpu = 00:01:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13271 ; free virtual = 51950
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.575 | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 200814b4e

Time (s): cpu = 00:01:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13271 ; free virtual = 51950
Phase 6 Post Hold Fix | Checksum: 200814b4e

Time (s): cpu = 00:01:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13271 ; free virtual = 51950

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.237134 %
  Global Horizontal Routing Utilization  = 0.308654 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1678fe3f4

Time (s): cpu = 00:01:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13272 ; free virtual = 51951

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1678fe3f4

Time (s): cpu = 00:01:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13271 ; free virtual = 51950

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19bc14eb8

Time (s): cpu = 00:01:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13272 ; free virtual = 51951

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.575 | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19bc14eb8

Time (s): cpu = 00:01:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13270 ; free virtual = 51949
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13303 ; free virtual = 51982

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2338.875 ; gain = 57.672 ; free physical = 13304 ; free virtual = 51983
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2338.875 ; gain = 0.000 ; free physical = 13298 ; free virtual = 51982
INFO: [Common 17-1381] The checkpoint '/home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/impl_1/ZYNQ_File_Operation_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ZYNQ_File_Operation_drc_routed.rpt -pb ZYNQ_File_Operation_drc_routed.pb -rpx ZYNQ_File_Operation_drc_routed.rpx
Command: report_drc -file ZYNQ_File_Operation_drc_routed.rpt -pb ZYNQ_File_Operation_drc_routed.pb -rpx ZYNQ_File_Operation_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/impl_1/ZYNQ_File_Operation_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ZYNQ_File_Operation_methodology_drc_routed.rpt -pb ZYNQ_File_Operation_methodology_drc_routed.pb -rpx ZYNQ_File_Operation_methodology_drc_routed.rpx
Command: report_methodology -file ZYNQ_File_Operation_methodology_drc_routed.rpt -pb ZYNQ_File_Operation_methodology_drc_routed.pb -rpx ZYNQ_File_Operation_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.runs/impl_1/ZYNQ_File_Operation_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ZYNQ_File_Operation_power_routed.rpt -pb ZYNQ_File_Operation_power_summary_routed.pb -rpx ZYNQ_File_Operation_power_routed.rpx
Command: report_power -file ZYNQ_File_Operation_power_routed.rpt -pb ZYNQ_File_Operation_power_summary_routed.pb -rpx ZYNQ_File_Operation_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ZYNQ_File_Operation_route_status.rpt -pb ZYNQ_File_Operation_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ZYNQ_File_Operation_timing_summary_routed.rpt -pb ZYNQ_File_Operation_timing_summary_routed.pb -rpx ZYNQ_File_Operation_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ZYNQ_File_Operation_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ZYNQ_File_Operation_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ZYNQ_File_Operation_bus_skew_routed.rpt -pb ZYNQ_File_Operation_bus_skew_routed.pb -rpx ZYNQ_File_Operation_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ZYNQ_File_Operation.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ZYNQ_File_Operation.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2677.211 ; gain = 226.254 ; free physical = 13252 ; free virtual = 51932
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file ZYNQ_File_Operation.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 20:23:35 2019...
[Sun Mar 31 20:23:40 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:03:59 ; elapsed = 00:08:26 . Memory (MB): peak = 1695.324 ; gain = 0.000 ; free physical = 14373 ; free virtual = 53057
# write_hwdef -force ../sdk/ZYNQ_File_Operation.hdf
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 20:23:40 2019...
