Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_c_to_f_behav xil_defaultlib.tb_c_to_f xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_or_b' [C:/Users/Dhruv/Desktop/Working_files _ mac/systolic_controller.sv:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_or_b' [C:/Users/Dhruv/Desktop/Working_files _ mac/systolic_controller.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/uart_rx.sv" Line 1. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mem_loader.sv" Line 1. Module mem_loader doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/systolic_controller.sv" Line 4. Module systolic_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/data_aligner.sv" Line 2. Module data_aligner doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/data_aligner.sv" Line 2. Module data_aligner doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/systolic_array_core.sv" Line 1. Module systolic_array_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/matrix_uart_tx.sv" Line 2. Module matrix_uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/top.sv" Line 88. Module main_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/uart_rx.sv" Line 1. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mem_loader.sv" Line 1. Module mem_loader doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/systolic_controller.sv" Line 4. Module systolic_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/data_aligner.sv" Line 2. Module data_aligner doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/data_aligner.sv" Line 2. Module data_aligner doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/systolic_array_core.sv" Line 1. Module systolic_array_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/mac_cell.sv" Line 1. Module mac_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/matrix_uart_tx.sv" Line 2. Module matrix_uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dhruv/Desktop/Working_files _ mac/top.sv" Line 88. Module main_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.mem_loader
Compiling module xil_defaultlib.data_aligner
Compiling module xil_defaultlib.mac_cell
Compiling module xil_defaultlib.systolic_array_core
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.matrix_uart_tx
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_c_to_f
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_c_to_f_behav
