<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hgszh\Desktop\AD-DA\impl\gwsynthesis\AD-DA.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hgszh\Desktop\AD-DA\src\AD-DA.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hgszh\Desktop\AD-DA\src\AD-DA.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan  5 20:56:06 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1744</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1374</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>xtal_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>xtal_27MHz </td>
</tr>
<tr>
<td>2</td>
<td>spi_sclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_sclk </td>
</tr>
<tr>
<td>3</td>
<td>clk_216MHz</td>
<td>Base</td>
<td>4.630</td>
<td>215.983
<td>0.000</td>
<td>2.315</td>
<td></td>
<td></td>
<td>clk_216MHz </td>
</tr>
<tr>
<td>4</td>
<td>clk_2MHz</td>
<td>Base</td>
<td>500.000</td>
<td>2.000
<td>0.000</td>
<td>166.667</td>
<td></td>
<td></td>
<td>clk_2MHz </td>
</tr>
<tr>
<td>5</td>
<td>clk_72MHz</td>
<td>Base</td>
<td>13.889</td>
<td>71.999
<td>0.000</td>
<td>6.944</td>
<td></td>
<td></td>
<td>clk_72MHz </td>
</tr>
<tr>
<td>6</td>
<td>sys_clk_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.630</td>
<td>216.000
<td>0.000</td>
<td>2.315</td>
<td>xtal_27MHz_ibuf/I</td>
<td>xtal_clk</td>
<td>sys_clk_inst/rpll_inst/CLKOUTP </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>spi_sclk</td>
<td>50.000(MHz)</td>
<td>197.439(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_216MHz</td>
<td>215.983(MHz)</td>
<td>431.790(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_2MHz</td>
<td>2.000(MHz)</td>
<td>109.432(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_72MHz</td>
<td>71.999(MHz)</td>
<td>120.019(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of xtal_clk!</h4>
<h4>No timing paths to get frequency of sys_clk_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_216MHz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_216MHz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_2MHz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_2MHz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_72MHz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_72MHz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.314</td>
<td>spi_mcu2fpga/cnt_0_s3/Q</td>
<td>spi_mcu2fpga/cnt_2_s3/D</td>
<td>clk_216MHz:[R]</td>
<td>clk_216MHz:[R]</td>
<td>4.630</td>
<td>0.000</td>
<td>1.916</td>
</tr>
<tr>
<td>2</td>
<td>2.314</td>
<td>spi_mcu2fpga/cnt_0_s3/Q</td>
<td>spi_mcu2fpga/cnt_1_s5/D</td>
<td>clk_216MHz:[R]</td>
<td>clk_216MHz:[R]</td>
<td>4.630</td>
<td>0.000</td>
<td>1.916</td>
</tr>
<tr>
<td>3</td>
<td>2.387</td>
<td>spi_mcu2fpga/cnt_2_s3/Q</td>
<td>spi_mcu2fpga/cnt_0_s3/D</td>
<td>clk_216MHz:[R]</td>
<td>clk_216MHz:[R]</td>
<td>4.630</td>
<td>0.000</td>
<td>1.843</td>
</tr>
<tr>
<td>4</td>
<td>5.557</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_9_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.289</td>
</tr>
<tr>
<td>5</td>
<td>5.557</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_8_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.289</td>
</tr>
<tr>
<td>6</td>
<td>5.601</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_11_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.244</td>
</tr>
<tr>
<td>7</td>
<td>5.601</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_7_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.244</td>
</tr>
<tr>
<td>8</td>
<td>5.601</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_1_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.244</td>
</tr>
<tr>
<td>9</td>
<td>5.606</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_4_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.240</td>
</tr>
<tr>
<td>10</td>
<td>5.606</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_2_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>8.240</td>
</tr>
<tr>
<td>11</td>
<td>5.937</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_29_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.908</td>
</tr>
<tr>
<td>12</td>
<td>5.937</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_9_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.908</td>
</tr>
<tr>
<td>13</td>
<td>5.972</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_4_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>14</td>
<td>5.972</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_2_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.874</td>
</tr>
<tr>
<td>15</td>
<td>5.972</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_5_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.873</td>
</tr>
<tr>
<td>16</td>
<td>5.973</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_6_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.872</td>
</tr>
<tr>
<td>17</td>
<td>5.973</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/ampl_0_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.872</td>
</tr>
<tr>
<td>18</td>
<td>6.001</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_26_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.845</td>
</tr>
<tr>
<td>19</td>
<td>6.001</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_24_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.845</td>
</tr>
<tr>
<td>20</td>
<td>6.001</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_22_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.845</td>
</tr>
<tr>
<td>21</td>
<td>6.001</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_20_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.845</td>
</tr>
<tr>
<td>22</td>
<td>6.001</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_19_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.845</td>
</tr>
<tr>
<td>23</td>
<td>6.013</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_10_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.833</td>
</tr>
<tr>
<td>24</td>
<td>6.013</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_8_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.833</td>
</tr>
<tr>
<td>25</td>
<td>6.013</td>
<td>spi_sync_inst/crc_calc_4_s0/Q</td>
<td>spi_sync_inst/pinc_1_s0/CE</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>13.889</td>
<td>0.000</td>
<td>7.833</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_0_s0/Q</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_0_s0/D</td>
<td>spi_sclk:[R]</td>
<td>spi_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>dac8830_inst/spi/spi_cs_s3/Q</td>
<td>dac8830_inst/spi/spi_cs_s3/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>dac8830_inst/spi/bit_cnt_recv_3_s0/Q</td>
<td>dac8830_inst/spi/bit_cnt_recv_3_s0/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>spi_mcu2fpga/cnt_0_s3/Q</td>
<td>spi_mcu2fpga/cnt_0_s3/D</td>
<td>clk_216MHz:[R]</td>
<td>clk_216MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>spi_mcu2fpga/cnt_1_s5/Q</td>
<td>spi_mcu2fpga/cnt_1_s5/D</td>
<td>clk_216MHz:[R]</td>
<td>clk_216MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>dac8830_inst/spi/bit_cnt_recv_0_s1/Q</td>
<td>dac8830_inst/spi/bit_cnt_recv_0_s1/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>dac8830_inst/spi/bit_cnt_send_1_s1/Q</td>
<td>dac8830_inst/spi/bit_cnt_send_1_s1/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_0_s0/Q</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_0_s0/D</td>
<td>spi_sclk:[F]</td>
<td>spi_sclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>dac8830_inst/spi/bit_cnt_send_2_s1/Q</td>
<td>dac8830_inst/spi/bit_cnt_send_2_s1/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.729</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_2_s0/Q</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_2_s0/D</td>
<td>spi_sclk:[F]</td>
<td>spi_sclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_3_s0/Q</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_3_s0/D</td>
<td>spi_sclk:[R]</td>
<td>spi_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.756</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_28_s0/Q</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_11_s/AD[12]</td>
<td>clk_2MHz:[R]</td>
<td>clk_2MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.910</td>
</tr>
<tr>
<td>13</td>
<td>0.759</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_27_s0/Q</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_12_s/AD[11]</td>
<td>clk_2MHz:[R]</td>
<td>clk_2MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.913</td>
</tr>
<tr>
<td>14</td>
<td>0.852</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_1_s0/Q</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_1_s0/D</td>
<td>spi_sclk:[F]</td>
<td>spi_sclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>15</td>
<td>0.894</td>
<td>dac8830_inst/spi/bit_cnt_send_0_s1/Q</td>
<td>dac8830_inst/spi/bit_cnt_send_0_s1/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>16</td>
<td>0.937</td>
<td>spi_sync_inst/data_pinc_12_s0/Q</td>
<td>spi_sync_inst/pinc_12_s0/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.937</td>
<td>spi_sync_inst/data_pinc_17_s0/Q</td>
<td>spi_sync_inst/pinc_17_s0/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>spi_sync_inst/data_pinc_18_s0/Q</td>
<td>spi_sync_inst/pinc_18_s0/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>spi_sync_inst/data_pinc_26_s0/Q</td>
<td>spi_sync_inst/pinc_26_s0/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>spi_sync_inst/data_pinc_28_s0/Q</td>
<td>spi_sync_inst/pinc_28_s0/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.937</td>
<td>spi_sync_inst/data_pinc_30_s0/Q</td>
<td>spi_sync_inst/pinc_30_s0/D</td>
<td>clk_72MHz:[R]</td>
<td>clk_72MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>22</td>
<td>0.937</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_8_s0/Q</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/dout_r_8_s0/D</td>
<td>clk_2MHz:[R]</td>
<td>clk_2MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>23</td>
<td>0.937</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_3_s0/Q</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_3_s0/D</td>
<td>clk_2MHz:[R]</td>
<td>clk_2MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>24</td>
<td>0.937</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_rx_31_s0/Q</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_tx_31_s0/D</td>
<td>clk_2MHz:[R]</td>
<td>clk_2MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>25</td>
<td>0.937</td>
<td>dac8830_inst/DDS_inst/DDS/ctrl/PhaseCtrl_0_s0/Q</td>
<td>dac8830_inst/DDS_inst/DDS/PhaseAdder/phase_reg_0_s0/D</td>
<td>clk_2MHz:[R]</td>
<td>clk_2MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.987</td>
<td>2.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/r_TX_Byte_47_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.987</td>
<td>2.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/r_TX_Byte_46_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.987</td>
<td>2.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
<tr>
<td>4</td>
<td>0.987</td>
<td>2.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
<tr>
<td>5</td>
<td>0.987</td>
<td>2.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/cnt_2_s3</td>
</tr>
<tr>
<td>6</td>
<td>1.016</td>
<td>2.266</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/r_TX_Byte_47_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.016</td>
<td>2.266</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/r_TX_Byte_46_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.016</td>
<td>2.266</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
<tr>
<td>9</td>
<td>1.016</td>
<td>2.266</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/cnt_2_s3</td>
</tr>
<tr>
<td>10</td>
<td>1.016</td>
<td>2.266</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk_216MHz</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/cnt_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.128</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>spi_mcu2fpga/n17_s3/I0</td>
</tr>
<tr>
<td>2.160</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n17_s3/F</td>
</tr>
<tr>
<td>2.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>spi_mcu2fpga/cnt_2_s3/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>spi_mcu2fpga/cnt_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 53.864%; route: 0.426, 22.214%; tC2Q: 0.458, 23.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.128</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>spi_mcu2fpga/n18_s3/I2</td>
</tr>
<tr>
<td>2.160</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n18_s3/F</td>
</tr>
<tr>
<td>2.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>spi_mcu2fpga/cnt_1_s5/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 53.864%; route: 0.426, 22.214%; tC2Q: 0.458, 23.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/cnt_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>spi_mcu2fpga/cnt_2_s3/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C35[0][B]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_2_s3/Q</td>
</tr>
<tr>
<td>1.055</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/n19_s4/I1</td>
</tr>
<tr>
<td>2.087</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n19_s4/F</td>
</tr>
<tr>
<td>2.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.874</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 55.988%; route: 0.353, 19.146%; tC2Q: 0.458, 24.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>spi_sync_inst/ampl_9_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>spi_sync_inst/ampl_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 33.552%; route: 5.049, 60.919%; tC2Q: 0.458, 5.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.533</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>spi_sync_inst/ampl_8_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>spi_sync_inst/ampl_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 33.552%; route: 5.049, 60.919%; tC2Q: 0.458, 5.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.488</td>
<td>1.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>spi_sync_inst/ampl_11_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>spi_sync_inst/ampl_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 33.733%; route: 5.005, 60.708%; tC2Q: 0.458, 5.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.488</td>
<td>1.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>spi_sync_inst/ampl_7_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>spi_sync_inst/ampl_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 33.733%; route: 5.005, 60.708%; tC2Q: 0.458, 5.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.488</td>
<td>1.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>spi_sync_inst/ampl_1_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>spi_sync_inst/ampl_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 33.733%; route: 5.005, 60.708%; tC2Q: 0.458, 5.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.484</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>spi_sync_inst/ampl_4_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>spi_sync_inst/ampl_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 33.750%; route: 5.001, 60.687%; tC2Q: 0.458, 5.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.484</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>spi_sync_inst/ampl_2_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>spi_sync_inst/ampl_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 33.750%; route: 5.001, 60.687%; tC2Q: 0.458, 5.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.152</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>spi_sync_inst/pinc_29_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>spi_sync_inst/pinc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.165%; route: 4.669, 59.039%; tC2Q: 0.458, 5.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.152</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>spi_sync_inst/pinc_9_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>spi_sync_inst/pinc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.165%; route: 4.669, 59.039%; tC2Q: 0.458, 5.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.117</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>spi_sync_inst/pinc_4_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>spi_sync_inst/pinc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.321%; route: 4.634, 58.858%; tC2Q: 0.458, 5.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.117</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>spi_sync_inst/pinc_2_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>spi_sync_inst/pinc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.321%; route: 4.634, 58.858%; tC2Q: 0.458, 5.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.117</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>spi_sync_inst/ampl_5_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>spi_sync_inst/ampl_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.322%; route: 4.634, 58.857%; tC2Q: 0.458, 5.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.116</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>spi_sync_inst/ampl_6_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>spi_sync_inst/ampl_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.326%; route: 4.633, 58.852%; tC2Q: 0.458, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/ampl_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>spi_sync_inst/n1233_s1/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1233_s1/F</td>
</tr>
<tr>
<td>8.116</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/ampl_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>spi_sync_inst/ampl_0_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>spi_sync_inst/ampl_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.326%; route: 4.633, 58.852%; tC2Q: 0.458, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.089</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>spi_sync_inst/pinc_26_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>spi_sync_inst/pinc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.449%; route: 4.606, 58.708%; tC2Q: 0.458, 5.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.089</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>spi_sync_inst/pinc_24_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>spi_sync_inst/pinc_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.449%; route: 4.606, 58.708%; tC2Q: 0.458, 5.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.089</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>spi_sync_inst/pinc_22_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>spi_sync_inst/pinc_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.449%; route: 4.606, 58.708%; tC2Q: 0.458, 5.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.089</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>spi_sync_inst/pinc_20_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>spi_sync_inst/pinc_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.449%; route: 4.606, 58.708%; tC2Q: 0.458, 5.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.089</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>spi_sync_inst/pinc_19_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>spi_sync_inst/pinc_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.449%; route: 4.606, 58.708%; tC2Q: 0.458, 5.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.077</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>spi_sync_inst/pinc_10_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>spi_sync_inst/pinc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.503%; route: 4.594, 58.645%; tC2Q: 0.458, 5.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.077</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>spi_sync_inst/pinc_8_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>spi_sync_inst/pinc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.503%; route: 4.594, 58.645%; tC2Q: 0.458, 5.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/crc_calc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>spi_sync_inst/crc_calc_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/crc_calc_4_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][B]</td>
<td>spi_sync_inst/n128_s0/I0</td>
</tr>
<tr>
<td>2.948</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n128_s0/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td>spi_sync_inst/n129_s0/CIN</td>
</tr>
<tr>
<td>3.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n129_s0/COUT</td>
</tr>
<tr>
<td>3.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[0][B]</td>
<td>spi_sync_inst/n130_s0/CIN</td>
</tr>
<tr>
<td>3.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n130_s0/COUT</td>
</tr>
<tr>
<td>3.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td>spi_sync_inst/n131_s0/CIN</td>
</tr>
<tr>
<td>3.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n131_s0/COUT</td>
</tr>
<tr>
<td>4.512</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>spi_sync_inst/n230_s2/I0</td>
</tr>
<tr>
<td>5.138</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n230_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>spi_sync_inst/n1225_s2/I3</td>
</tr>
<tr>
<td>6.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">spi_sync_inst/n1225_s2/F</td>
</tr>
<tr>
<td>8.077</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>spi_sync_inst/pinc_1_s0/CLK</td>
</tr>
<tr>
<td>14.090</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>spi_sync_inst/pinc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 35.503%; route: 4.594, 58.645%; tC2Q: 0.458, 5.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_RX_Bit_Count_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>spi_mcu2fpga/n36_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n36_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_RX_Bit_Count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/spi/spi_cs_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/spi/spi_cs_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>dac8830_inst/spi/spi_cs_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/spi_cs_s3/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>dac8830_inst/spi/n104_s7/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">dac8830_inst/spi/n104_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/spi_cs_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>dac8830_inst/spi/spi_cs_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>dac8830_inst/spi/spi_cs_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/spi/bit_cnt_recv_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/spi/bit_cnt_recv_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>dac8830_inst/spi/bit_cnt_recv_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_recv_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>dac8830_inst/spi/n68_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">dac8830_inst/spi/n68_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_recv_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>dac8830_inst/spi/bit_cnt_recv_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>dac8830_inst/spi/bit_cnt_recv_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_0_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/n19_s4/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n19_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_216MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>spi_mcu2fpga/cnt_1_s5/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_1_s5/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>spi_mcu2fpga/n18_s3/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n18_s3/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/cnt_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>spi_mcu2fpga/cnt_1_s5/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/spi/bit_cnt_recv_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/spi/bit_cnt_recv_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>dac8830_inst/spi/bit_cnt_recv_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_recv_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>dac8830_inst/spi/n71_s3/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">dac8830_inst/spi/n71_s3/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_recv_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>dac8830_inst/spi/bit_cnt_recv_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>dac8830_inst/spi/bit_cnt_recv_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/spi/bit_cnt_send_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/spi/bit_cnt_send_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C25[1][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_send_1_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>dac8830_inst/spi/n102_s5/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">dac8830_inst/spi/n102_s5/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_send_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>6.737</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_0_s0/CLK</td>
</tr>
<tr>
<td>7.071</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_TX_Bit_Count_0_s0/Q</td>
</tr>
<tr>
<td>7.074</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>spi_mcu2fpga/n304_s2/I0</td>
</tr>
<tr>
<td>7.446</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n304_s2/F</td>
</tr>
<tr>
<td>7.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_TX_Bit_Count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>6.737</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_0_s0/CLK</td>
</tr>
<tr>
<td>6.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/spi/bit_cnt_send_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/spi/bit_cnt_send_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_send_2_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>dac8830_inst/spi/n101_s7/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">dac8830_inst/spi/n101_s7/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_send_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>6.737</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_2_s0/CLK</td>
</tr>
<tr>
<td>7.071</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_TX_Bit_Count_2_s0/Q</td>
</tr>
<tr>
<td>7.072</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C32[1][A]</td>
<td>spi_mcu2fpga/n302_s/I1</td>
</tr>
<tr>
<td>7.466</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n302_s/SUM</td>
</tr>
<tr>
<td>7.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_TX_Bit_Count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>6.737</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_2_s0/CLK</td>
</tr>
<tr>
<td>6.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_RX_Bit_Count_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>spi_mcu2fpga/n33_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n33_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_RX_Bit_Count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>spi_mcu2fpga/r_RX_Bit_Count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_28_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_28_s0/Q</td>
</tr>
<tr>
<td>1.094</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_11_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_11_s/CLK</td>
</tr>
<tr>
<td>0.339</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 63.355%; tC2Q: 0.333, 36.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_12_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_27_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_12_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_12_s/CLK</td>
</tr>
<tr>
<td>0.339</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_12_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.472%; tC2Q: 0.333, 36.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>6.737</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_1_s0/CLK</td>
</tr>
<tr>
<td>7.071</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_TX_Bit_Count_1_s0/Q</td>
</tr>
<tr>
<td>7.072</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C32[0][B]</td>
<td>spi_mcu2fpga/n303_s/I0</td>
</tr>
<tr>
<td>7.589</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">spi_mcu2fpga/n303_s/SUM</td>
</tr>
<tr>
<td>7.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">spi_mcu2fpga/r_TX_Bit_Count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>IOB29[A]</td>
<td>spi_sclk_ibuf/O</td>
</tr>
<tr>
<td>6.737</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_1_s0/CLK</td>
</tr>
<tr>
<td>6.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>spi_mcu2fpga/r_TX_Bit_Count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 88.754%; route: 0.195, 11.246%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/spi/bit_cnt_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/spi/bit_cnt_send_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_send_0_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>dac8830_inst/spi/n103_s5/I1</td>
</tr>
<tr>
<td>1.079</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">dac8830_inst/spi/n103_s5/F</td>
</tr>
<tr>
<td>1.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">dac8830_inst/spi/bit_cnt_send_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>dac8830_inst/spi/bit_cnt_send_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/data_pinc_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>spi_sync_inst/data_pinc_12_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/data_pinc_12_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>spi_sync_inst/pinc_12_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>spi_sync_inst/pinc_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/data_pinc_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>spi_sync_inst/data_pinc_17_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/data_pinc_17_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>spi_sync_inst/pinc_17_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>spi_sync_inst/pinc_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/data_pinc_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>spi_sync_inst/data_pinc_18_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/data_pinc_18_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>spi_sync_inst/pinc_18_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>spi_sync_inst/pinc_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/data_pinc_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>spi_sync_inst/data_pinc_26_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/data_pinc_26_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>spi_sync_inst/pinc_26_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>spi_sync_inst/pinc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/data_pinc_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>spi_sync_inst/data_pinc_28_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">spi_sync_inst/data_pinc_28_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>spi_sync_inst/pinc_28_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>spi_sync_inst/pinc_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_sync_inst/data_pinc_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_sync_inst/pinc_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_72MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>spi_sync_inst/data_pinc_30_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/data_pinc_30_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">spi_sync_inst/pinc_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_72MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>spi_sync_inst/pinc_30_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>spi_sync_inst/pinc_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/dout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_8_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/n743_s0/I0</td>
</tr>
<tr>
<td>1.121</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" background: #97FFFF;">dac8830_inst/DDS_inst/DDS/DDS_LUT/n743_s0/F</td>
</tr>
<tr>
<td>1.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/dout_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/dout_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/dout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C14[2][B]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_3_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_rx_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_tx_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_rx_31_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_rx_31_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_tx_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_tx_31_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_tx_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac8830_inst/DDS_inst/DDS/ctrl/PhaseCtrl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac8830_inst/DDS_inst/DDS/PhaseAdder/phase_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_2MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>dac8830_inst/DDS_inst/DDS/ctrl/PhaseCtrl_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/ctrl/PhaseCtrl_0_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>dac8830_inst/DDS_inst/DDS/PhaseAdder/n106_s0/I1</td>
</tr>
<tr>
<td>1.121</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">dac8830_inst/DDS_inst/DDS/PhaseAdder/n106_s0/F</td>
</tr>
<tr>
<td>1.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" font-weight:bold;">dac8830_inst/DDS_inst/DDS/PhaseAdder/phase_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_2MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>262</td>
<td>PLL_R</td>
<td>sys_clk_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>dac8830_inst/DDS_inst/DDS/PhaseAdder/phase_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>dac8830_inst/DDS_inst/DDS/PhaseAdder/phase_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/r_TX_Byte_47_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/r_TX_Byte_47_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.815</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/r_TX_Byte_47_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/r_TX_Byte_46_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/r_TX_Byte_46_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.815</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/r_TX_Byte_46_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/cnt_1_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.815</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/cnt_1_s5/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.815</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/cnt_2_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/cnt_2_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.815</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/cnt_2_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.266</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/r_TX_Byte_47_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/r_TX_Byte_47_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.510</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/r_TX_Byte_47_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.266</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/r_TX_Byte_46_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/r_TX_Byte_46_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.510</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/r_TX_Byte_46_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.266</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/cnt_1_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/cnt_1_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.510</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/cnt_1_s5/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.266</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/cnt_2_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/cnt_2_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.510</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/cnt_2_s3/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.266</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_216MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_mcu2fpga/cnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_216MHz</td>
</tr>
<tr>
<td>2.315</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.510</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>spi_mcu2fpga/cnt_0_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>262</td>
<td>clk_2MHz</td>
<td>490.862</td>
<td>0.661</td>
</tr>
<tr>
<td>125</td>
<td>clk_72MHz</td>
<td>5.557</td>
<td>0.262</td>
</tr>
<tr>
<td>111</td>
<td>spi_sclk_d</td>
<td>14.935</td>
<td>0.262</td>
</tr>
<tr>
<td>65</td>
<td>n56_2</td>
<td>490.862</td>
<td>3.857</td>
</tr>
<tr>
<td>48</td>
<td>n590_4</td>
<td>14.935</td>
<td>1.520</td>
</tr>
<tr>
<td>41</td>
<td>n1239_5</td>
<td>9.917</td>
<td>1.670</td>
</tr>
<tr>
<td>33</td>
<td>phase_sel</td>
<td>493.897</td>
<td>2.299</td>
</tr>
<tr>
<td>32</td>
<td>freq_sel</td>
<td>495.037</td>
<td>1.329</td>
</tr>
<tr>
<td>32</td>
<td>n1225_6</td>
<td>5.937</td>
<td>1.508</td>
</tr>
<tr>
<td>32</td>
<td>phase_wr_Z</td>
<td>496.565</td>
<td>1.491</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C18</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C18</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C17</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C31</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C17</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name xtal_clk -period 37.037 -waveform {0 18.518} [get_ports {xtal_27MHz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name spi_sclk -period 20 -waveform {0 5} [get_nets {spi_sclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_216MHz -period 4.63 -waveform {0 2.315} [get_nets {clk_216MHz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_2MHz -period 500 -waveform {0 166.667} [get_nets {clk_2MHz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_72MHz -period 13.889 -waveform {0 6.944} [get_nets {clk_72MHz}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_216MHz clk_2MHz clk_72MHz}] -group [get_clocks {spi_sclk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_2MHz}] -group [get_clocks {clk_72MHz clk_216MHz}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_72MHz}] -group [get_clocks {clk_2MHz clk_216MHz}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_216MHz}] -group [get_clocks {clk_72MHz clk_2MHz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
