{
  "module_name": "spl2sw_register.h",
  "hash_id": "72492c02edce829327d9148b8a61f23fdb6a4b16826d73c88bcf8c7dd98494e1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/sunplus/spl2sw_register.h",
  "human_readable_source": " \n \n\n#ifndef __SPL2SW_REGISTER_H__\n#define __SPL2SW_REGISTER_H__\n\n \n#define L2SW_SW_INT_STATUS_0\t\t0x0\n#define L2SW_SW_INT_MASK_0\t\t0x4\n#define L2SW_FL_CNTL_TH\t\t\t0x8\n#define L2SW_CPU_FL_CNTL_TH\t\t0xc\n#define L2SW_PRI_FL_CNTL\t\t0x10\n#define L2SW_VLAN_PRI_TH\t\t0x14\n#define L2SW_EN_TOS_BUS\t\t\t0x18\n#define L2SW_TOS_MAP0\t\t\t0x1c\n#define L2SW_TOS_MAP1\t\t\t0x20\n#define L2SW_TOS_MAP2\t\t\t0x24\n#define L2SW_TOS_MAP3\t\t\t0x28\n#define L2SW_TOS_MAP4\t\t\t0x2c\n#define L2SW_TOS_MAP5\t\t\t0x30\n#define L2SW_TOS_MAP6\t\t\t0x34\n#define L2SW_TOS_MAP7\t\t\t0x38\n#define L2SW_GLOBAL_QUE_STATUS\t\t0x3c\n#define L2SW_ADDR_TBL_SRCH\t\t0x40\n#define L2SW_ADDR_TBL_ST\t\t0x44\n#define L2SW_MAC_AD_SER0\t\t0x48\n#define L2SW_MAC_AD_SER1\t\t0x4c\n#define L2SW_WT_MAC_AD0\t\t\t0x50\n#define L2SW_W_MAC_15_0\t\t\t0x54\n#define L2SW_W_MAC_47_16\t\t0x58\n#define L2SW_PVID_CONFIG0\t\t0x5c\n#define L2SW_PVID_CONFIG1\t\t0x60\n#define L2SW_VLAN_MEMSET_CONFIG0\t0x64\n#define L2SW_VLAN_MEMSET_CONFIG1\t0x68\n#define L2SW_PORT_ABILITY\t\t0x6c\n#define L2SW_PORT_ST\t\t\t0x70\n#define L2SW_CPU_CNTL\t\t\t0x74\n#define L2SW_PORT_CNTL0\t\t\t0x78\n#define L2SW_PORT_CNTL1\t\t\t0x7c\n#define L2SW_PORT_CNTL2\t\t\t0x80\n#define L2SW_SW_GLB_CNTL\t\t0x84\n#define L2SW_L2SW_SW_RESET\t\t0x88\n#define L2SW_LED_PORT0\t\t\t0x8c\n#define L2SW_LED_PORT1\t\t\t0x90\n#define L2SW_LED_PORT2\t\t\t0x94\n#define L2SW_LED_PORT3\t\t\t0x98\n#define L2SW_LED_PORT4\t\t\t0x9c\n#define L2SW_WATCH_DOG_TRIG_RST\t\t0xa0\n#define L2SW_WATCH_DOG_STOP_CPU\t\t0xa4\n#define L2SW_PHY_CNTL_REG0\t\t0xa8\n#define L2SW_PHY_CNTL_REG1\t\t0xac\n#define L2SW_MAC_FORCE_MODE\t\t0xb0\n#define L2SW_VLAN_GROUP_CONFIG0\t\t0xb4\n#define L2SW_VLAN_GROUP_CONFIG1\t\t0xb8\n#define L2SW_FLOW_CTRL_TH3\t\t0xbc\n#define L2SW_QUEUE_STATUS_0\t\t0xc0\n#define L2SW_DEBUG_CNTL\t\t\t0xc4\n#define L2SW_RESERVED_1\t\t\t0xc8\n#define L2SW_MEM_TEST_INFO\t\t0xcc\n#define L2SW_SW_INT_STATUS_1\t\t0xd0\n#define L2SW_SW_INT_MASK_1\t\t0xd4\n#define L2SW_SW_GLOBAL_SIGNAL\t\t0xd8\n\n#define L2SW_CPU_TX_TRIG\t\t0x208\n#define L2SW_TX_HBASE_ADDR_0\t\t0x20c\n#define L2SW_TX_LBASE_ADDR_0\t\t0x210\n#define L2SW_RX_HBASE_ADDR_0\t\t0x214\n#define L2SW_RX_LBASE_ADDR_0\t\t0x218\n#define L2SW_TX_HW_ADDR_0\t\t0x21c\n#define L2SW_TX_LW_ADDR_0\t\t0x220\n#define L2SW_RX_HW_ADDR_0\t\t0x224\n#define L2SW_RX_LW_ADDR_0\t\t0x228\n#define L2SW_CPU_PORT_CNTL_REG_0\t0x22c\n#define L2SW_TX_HBASE_ADDR_1\t\t0x230\n#define L2SW_TX_LBASE_ADDR_1\t\t0x234\n#define L2SW_RX_HBASE_ADDR_1\t\t0x238\n#define L2SW_RX_LBASE_ADDR_1\t\t0x23c\n#define L2SW_TX_HW_ADDR_1\t\t0x240\n#define L2SW_TX_LW_ADDR_1\t\t0x244\n#define L2SW_RX_HW_ADDR_1\t\t0x248\n#define L2SW_RX_LW_ADDR_1\t\t0x24c\n#define L2SW_CPU_PORT_CNTL_REG_1\t0x250\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}