
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:07 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmsub_b2 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr")

.section .text.init
.org 0x80
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b2)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs1 == rs2 == rs3 != rd, rs1==f23, rs2==f23, rs3==f23, rd==f21,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000001 and fs2 == 0 and fe2 == 0x8e and fm2 == 0x004a00 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000049 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f23; op2:f23; op3:f23; dest:f21; op1val:0x1; op2val:0x1;
op3val:0x1; valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f21, f23, f23, f23, dyn, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==f16, rs2==f10, rs3==f16, rd==f24,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000001 and fs2 == 0 and fe2 == 0x95 and fm2 == 0x70007a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f16; op2:f10; op3:f16; dest:f24; op1val:0x1; op2val:0x4af0007a;
op3val:0x1; valaddr_reg:x3; val_offset:3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f24, f16, f10, f16, dyn, 0, 0, x3, 3*FLEN/8, x4, x1, x2)

inst_2:
// rs1 == rd == rs3 != rs2, rs1==f5, rs2==f7, rs3==f5, rd==f5,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000002 and fs2 == 1 and fe2 == 0x94 and fm2 == 0x77ff44 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00005d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f5; op2:f7; op3:f5; dest:f5; op1val:0x2; op2val:0xca77ff44;
op3val:0x2; valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f5, f5, f7, f5, dyn, 0, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_3:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==f12, rs2==f3, rs3==f2, rd==f27,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000004 and fs2 == 0 and fe2 == 0x93 and fm2 == 0x7fff06 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f12; op2:f3; op3:f2; dest:f27; op1val:0x4; op2val:0x49ffff06;
op3val:0x4; valaddr_reg:x3; val_offset:9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f27, f12, f3, f2, dyn, 0, 0, x3, 9*FLEN/8, x4, x1, x2)

inst_4:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==f21, rs2==f16, rs3==f9, rd==f9,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000004 and fs2 == 1 and fe2 == 0x8a and fm2 == 0x7e7c00 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000062 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f21; op2:f16; op3:f9; dest:f9; op1val:0x4; op2val:0xc57e7c00;
op3val:0x62; valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f9, f21, f16, f9, dyn, 0, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_5:
// rd == rs2 == rs3 != rs1, rs1==f2, rs2==f20, rs3==f20, rd==f20,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000004 and fs2 == 1 and fe2 == 0x93 and fm2 == 0x7ff7d6 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000014 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f2; op2:f20; op3:f20; dest:f20; op1val:0x4; op2val:0xc9fff7d6;
op3val:0xc9fff7d6; valaddr_reg:x3; val_offset:15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f20, f2, f20, f20, dyn, 0, 0, x3, 15*FLEN/8, x4, x1, x2)

inst_6:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==f29, rs2==f21, rs3==f7, rd==f29,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000007 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f29; op2:f21; op3:f7; dest:f29; op1val:0x7; op2val:0x40000000;
op3val:0xa; valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f29, f29, f21, f7, dyn, 0, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_7:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==f20, rs2==f0, rs3==f29, rd==f0,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000007 and fs2 == 0 and fe2 == 0x8a and fm2 == 0x126b6e and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f20; op2:f0; op3:f29; dest:f0; op1val:0x7; op2val:0x45126b6e;
op3val:0xe; valaddr_reg:x3; val_offset:21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f0, f20, f0, f29, dyn, 0, 0, x3, 21*FLEN/8, x4, x1, x2)

inst_8:
// rs1 == rs2 == rs3 == rd, rs1==f22, rs2==f22, rs3==f22, rd==f22,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000008 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x420000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000041 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f22; op2:f22; op3:f22; dest:f22; op1val:0x8; op2val:0x8;
op3val:0x8; valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f22, f22, f22, f22, dyn, 0, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_9:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==f31, rs2==f12, rs3==f12, rd==f18,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000008 and fs2 == 0 and fe2 == 0x87 and fm2 == 0x049000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000049 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f31; op2:f12; op3:f12; dest:f18; op1val:0x8; op2val:0x43849000;
op3val:0x43849000; valaddr_reg:x3; val_offset:27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f18, f31, f12, f12, dyn, 0, 0, x3, 27*FLEN/8, x4, x1, x2)

inst_10:
// rs1 == rs2 == rd != rs3, rs1==f25, rs2==f25, rs3==f27, rd==f25,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000a and fs2 == 0 and fe2 == 0x8e and fm2 == 0x4ccf9a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f25; op2:f25; op3:f27; dest:f25; op1val:0xa; op2val:0xa;
op3val:0x1b; valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f25, f25, f25, f27, dyn, 0, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_11:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==f24, rs2==f24, rs3==f10, rd==f3,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000a and fs2 == 1 and fe2 == 0x8f and fm2 == 0x4ccc00 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f24; op2:f24; op3:f10; dest:f3; op1val:0xa; op2val:0xa;
op3val:0x10; valaddr_reg:x3; val_offset:33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f3, f24, f24, f10, dyn, 0, 0, x3, 33*FLEN/8, x4, x1, x2)

inst_12:
// rs1==f8, rs2==f14, rs3==f11, rd==f6,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000b and fs2 == 1 and fe2 == 0x7f and fm2 == 0x22e8ba and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000013 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f8; op2:f14; op3:f11; dest:f6; op1val:0xb; op2val:0xbfa2e8ba;
op3val:0x13; valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f6, f8, f14, f11, dyn, 0, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_13:
// rs1==f9, rs2==f30, rs3==f8, rd==f2,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000b and fs2 == 1 and fe2 == 0x8a and fm2 == 0x39c2e9 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f9; op2:f30; op3:f8; dest:f2; op1val:0xb; op2val:0xc539c2e9;
op3val:0x4a; valaddr_reg:x3; val_offset:39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f2, f9, f30, f8, dyn, 0, 0, x3, 39*FLEN/8, x4, x1, x2)

inst_14:
// rs1==f14, rs2==f9, rs3==f26, rd==f28,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000c and fs2 == 0 and fe2 == 0x82 and fm2 == 0x755555 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000038 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f14; op2:f9; op3:f26; dest:f28; op1val:0xc; op2val:0x41755555;
op3val:0x38; valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f28, f14, f9, f26, dyn, 0, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_15:
// rs1==f27, rs2==f6, rs3==f31, rd==f15,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000d and fs2 == 0 and fe2 == 0x81 and fm2 == 0x076276 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000047 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f27; op2:f6; op3:f31; dest:f15; op1val:0xd; op2val:0x40876276;
op3val:0x47; valaddr_reg:x3; val_offset:45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f15, f27, f6, f31, dyn, 0, 0, x3, 45*FLEN/8, x4, x1, x2)

inst_16:
// rs1==f7, rs2==f19, rs3==f24, rd==f4,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000d and fs2 == 0 and fe2 == 0x8c and fm2 == 0x1d989e and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f7; op2:f19; op3:f24; dest:f4; op1val:0xd; op2val:0x461d989e;
op3val:0x2f; valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f4, f7, f19, f24, dyn, 0, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_17:
// rs1==f30, rs2==f17, rs3==f3, rd==f14,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0db6db and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000060 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f17; op3:f3; dest:f14; op1val:0xe; op2val:0x400db6db;
op3val:0x60; valaddr_reg:x3; val_offset:51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f14, f30, f17, f3, dyn, 0, 0, x3, 51*FLEN/8, x4, x1, x2)

inst_18:
// rs1==f17, rs2==f8, rs3==f14, rd==f16,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x26db6e and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f17; op2:f8; op3:f14; dest:f16; op1val:0xe; op2val:0x40a6db6e;
op3val:0x4b; valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f16, f17, f8, f14, dyn, 0, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_19:
// rs1==f0, rs2==f5, rs3==f28, rd==f17,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x777777 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f0; op2:f5; op3:f28; dest:f17; op1val:0xf; op2val:0x40777777;
op3val:0x3f; valaddr_reg:x3; val_offset:57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f17, f0, f5, f28, dyn, 0, 0, x3, 57*FLEN/8, x4, x1, x2)

inst_20:
// rs1==f6, rs2==f18, rs3==f21, rd==f19,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000010 and fs2 == 0 and fe2 == 0x87 and fm2 == 0x00e800 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f6; op2:f18; op3:f21; dest:f19; op1val:0x10; op2val:0x4380e800;
op3val:0x1d; valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f19, f6, f18, f21, dyn, 0, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_21:
// rs1==f18, rs2==f2, rs3==f15, rd==f23,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000010 and fs2 == 0 and fe2 == 0x90 and fm2 == 0x000128 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f18; op2:f2; op3:f15; dest:f23; op1val:0x10; op2val:0x48000128;
op3val:0x4a; valaddr_reg:x3; val_offset:63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f23, f18, f2, f15, dyn, 0, 0, x3, 63*FLEN/8, x4, x1, x2)

inst_22:
// rs1==f1, rs2==f11, rs3==f17, rd==f31,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000011 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28df6a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000059 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f1; op2:f11; op3:f17; dest:f31; op1val:0x11; op2val:0x40a8df6a;
op3val:0x59; valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f1, f11, f17, dyn, 0, 0, x3, 66*FLEN/8, x4, x1, x2)

inst_23:
// rs1==f28, rs2==f4, rs3==f25, rd==f7,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000011 and fs2 == 1 and fe2 == 0x91 and fm2 == 0x6d2d26 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f28; op2:f4; op3:f25; dest:f7; op1val:0x11; op2val:0xc8ed2d26;
op3val:0x3; valaddr_reg:x3; val_offset:69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f7, f28, f4, f25, dyn, 0, 0, x3, 69*FLEN/8, x4, x1, x2)

inst_24:
// rs1==f26, rs2==f1, rs3==f13, rd==f12,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000012 and fs2 == 1 and fe2 == 0x91 and fm2 == 0x2aaa45 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000038 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f26; op2:f1; op3:f13; dest:f12; op1val:0x12; op2val:0xc8aaaa45;
op3val:0x38; valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f12, f26, f1, f13, dyn, 0, 0, x3, 72*FLEN/8, x4, x1, x2)

inst_25:
// rs1==f10, rs2==f27, rs3==f4, rd==f8,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000013 and fs2 == 0 and fe2 == 0x8e and fm2 == 0x5797e5 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000046 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f10; op2:f27; op3:f4; dest:f8; op1val:0x13; op2val:0x475797e5;
op3val:0x46; valaddr_reg:x3; val_offset:75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f8, f10, f27, f4, dyn, 0, 0, x3, 75*FLEN/8, x4, x1, x2)

inst_26:
// rs1==f19, rs2==f26, rs3==f1, rd==f10,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000014 and fs2 == 0 and fe2 == 0x8a and fm2 == 0x4d04cd and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000045 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f19; op2:f26; op3:f1; dest:f10; op1val:0x14; op2val:0x454d04cd;
op3val:0x45; valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f10, f19, f26, f1, dyn, 0, 0, x3, 78*FLEN/8, x4, x1, x2)

inst_27:
// rs1==f11, rs2==f13, rs3==f19, rd==f26,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000014 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x4ccee0 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000052 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f11; op2:f13; op3:f19; dest:f26; op1val:0x14; op2val:0x47cccee0;
op3val:0x52; valaddr_reg:x3; val_offset:81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f26, f11, f13, f19, dyn, 0, 0, x3, 81*FLEN/8, x4, x1, x2)

inst_28:
// rs1==f3, rs2==f15, rs3==f18, rd==f1,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000015 and fs2 == 0 and fe2 == 0x86 and fm2 == 0x43cf3d and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f3; op2:f15; op3:f18; dest:f1; op1val:0x15; op2val:0x4343cf3d;
op3val:0xf; valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f1, f3, f15, f18, dyn, 0, 0, x3, 84*FLEN/8, x4, x1, x2)

inst_29:
// rs1==f15, rs2==f31, rs3==f0, rd==f13,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000016 and fs2 == 1 and fe2 == 0x8d and fm2 == 0x3a2a74 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f15; op2:f31; op3:f0; dest:f13; op1val:0x16; op2val:0xc6ba2a74;
op3val:0x2e; valaddr_reg:x3; val_offset:87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f13, f15, f31, f0, dyn, 0, 0, x3, 87*FLEN/8, x4, x1, x2)

inst_30:
// rs1==f4, rs2==f29, rs3==f6, rd==f11,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000016 and fs2 == 1 and fe2 == 0x90 and fm2 == 0x3a2d71 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000061 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f4; op2:f29; op3:f6; dest:f11; op1val:0x16; op2val:0xc83a2d71;
op3val:0x61; valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f11, f4, f29, f6, dyn, 0, 0, x3, 90*FLEN/8, x4, x1, x2)

inst_31:
// rs1==f13,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000016 and fs2 == 1 and fe2 == 0x91 and fm2 == 0x3a2b89 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000011 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f13; op2:f23; op3:f19; dest:f27; op1val:0x16; op2val:0xc8ba2b89;
op3val:0x11; valaddr_reg:x3; val_offset:93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f27, f13, f23, f19, dyn, 0, 0, x3, 93*FLEN/8, x4, x1, x2)

inst_32:
// rs2==f28,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000019 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ccccd and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000030 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f5; op2:f28; op3:f15; dest:f24; op1val:0x19; op2val:0x3fcccccd;
op3val:0x30; valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f24, f5, f28, f15, dyn, 0, 0, x3, 96*FLEN/8, x4, x1, x2)

inst_33:
// rs3==f30,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000019 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x2570a4 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000009 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f19; op2:f22; op3:f30; dest:f17; op1val:0x19; op2val:0x422570a4;
op3val:0x9; valaddr_reg:x3; val_offset:99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f17, f19, f22, f30, dyn, 0, 0, x3, 99*FLEN/8, x4, x1, x2)

inst_34:
// rd==f30,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000019 and fs2 == 0 and fe2 == 0x91 and fm2 == 0x23d72c and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f19; op2:f29; op3:f24; dest:f30; op1val:0x19; op2val:0x48a3d72c;
op3val:0x1f; valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f30, f19, f29, f24, dyn, 0, 0, x3, 102*FLEN/8, x4, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000019 and fs2 == 1 and fe2 == 0x90 and fm2 == 0x23d6c0 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x19; op2val:0xc823d6c0;
op3val:0x1c; valaddr_reg:x3; val_offset:105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105*FLEN/8, x4, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001a and fs2 == 0 and fe2 == 0x91 and fm2 == 0x1c4efa and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1a; op2val:0x489c4efa;
op3val:0x2c; valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108*FLEN/8, x4, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001b and fs2 == 0 and fe2 == 0x85 and fm2 == 0x1c0000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000039 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1b; op2val:0x429c0000;
op3val:0x39; valaddr_reg:x3; val_offset:111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111*FLEN/8, x4, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001b and fs2 == 0 and fe2 == 0x91 and fm2 == 0x15559e and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1b; op2val:0x4895559e;
op3val:0x3e; valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114*FLEN/8, x4, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001b and fs2 == 1 and fe2 == 0x85 and fm2 == 0x12bda1 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000044 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1b; op2val:0xc292bda1;
op3val:0x44; valaddr_reg:x3; val_offset:117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 117*FLEN/8, x4, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1db6db and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000005 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1c; op2val:0x401db6db;
op3val:0x5; valaddr_reg:x3; val_offset:120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 120*FLEN/8, x4, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001d and fs2 == 0 and fe2 == 0x8b and fm2 == 0x0d3f73 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000006 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1d; op2val:0x458d3f73;
op3val:0x6; valaddr_reg:x3; val_offset:123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 123*FLEN/8, x4, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001d and fs2 == 0 and fe2 == 0x91 and fm2 == 0x0cf73a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1d; op2val:0x488cf73a;
op3val:0xe; valaddr_reg:x3; val_offset:126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 126*FLEN/8, x4, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001e and fs2 == 0 and fe2 == 0x91 and fm2 == 0x080040 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1e; op2val:0x48880040;
op3val:0x3d; valaddr_reg:x3; val_offset:129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 129*FLEN/8, x4, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001e and fs2 == 0 and fe2 == 0x91 and fm2 == 0x088892 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1e; op2val:0x48888892;
op3val:0x1a; valaddr_reg:x3; val_offset:132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 132*FLEN/8, x4, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00001f and fs2 == 0 and fe2 == 0x83 and fm2 == 0x0739ce and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1f; op2val:0x418739ce;
op3val:0xc; valaddr_reg:x3; val_offset:135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 135*FLEN/8, x4, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000020 and fs2 == 1 and fe2 == 0x86 and fm2 == 0x7f4000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000018 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x20; op2val:0xc37f4000;
op3val:0x18; valaddr_reg:x3; val_offset:138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 138*FLEN/8, x4, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000021 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x783ec2 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x21; op2val:0x47f83ec2;
op3val:0x2d; valaddr_reg:x3; val_offset:141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 141*FLEN/8, x4, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000022 and fs2 == 0 and fe2 == 0x90 and fm2 == 0x70ed5a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000019 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x22; op2val:0x4870ed5a;
op3val:0x19; valaddr_reg:x3; val_offset:144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 144*FLEN/8, x4, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000022 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x378788 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x22; op2val:0xc0b78788;
op3val:0x3e; valaddr_reg:x3; val_offset:147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 147*FLEN/8, x4, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000024 and fs2 == 0 and fe2 == 0x90 and fm2 == 0x638cdc and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x24; op2val:0x48638cdc;
op3val:0x3d; valaddr_reg:x3; val_offset:150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 150*FLEN/8, x4, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000025 and fs2 == 1 and fe2 == 0x8c and fm2 == 0x5d5f5a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x25; op2val:0xc65d5f5a;
op3val:0x4e; valaddr_reg:x3; val_offset:153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 153*FLEN/8, x4, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000026 and fs2 == 0 and fe2 == 0x8c and fm2 == 0x5799e5 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000036 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x26; op2val:0x465799e5;
op3val:0x36; valaddr_reg:x3; val_offset:156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 156*FLEN/8, x4, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000027 and fs2 == 1 and fe2 == 0x89 and fm2 == 0x51d555 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000044 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x27; op2val:0xc4d1d555;
op3val:0x44; valaddr_reg:x3; val_offset:159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 159*FLEN/8, x4, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000028 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x4ccdb3 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000048 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x28; op2val:0x47cccdb3;
op3val:0x48; valaddr_reg:x3; val_offset:162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 162*FLEN/8, x4, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000029 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x3c18fa and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x29; op2val:0xc1bc18fa;
op3val:0x3c; valaddr_reg:x3; val_offset:165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 165*FLEN/8, x4, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000014 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2a; op2val:0x3f000000;
op3val:0x14; valaddr_reg:x3; val_offset:168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 168*FLEN/8, x4, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002b and fs2 == 1 and fe2 == 0x90 and fm2 == 0x3e82cf and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2b; op2val:0xc83e82cf;
op3val:0xc; valaddr_reg:x3; val_offset:171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 171*FLEN/8, x4, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002c and fs2 == 0 and fe2 == 0x86 and fm2 == 0x3bf45d and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2c; op2val:0x433bf45d;
op3val:0x4d; valaddr_reg:x3; val_offset:174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 174*FLEN/8, x4, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002c and fs2 == 1 and fe2 == 0x7e and fm2 == 0x45d174 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00005f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2c; op2val:0xbf45d174;
op3val:0x5f; valaddr_reg:x3; val_offset:177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 177*FLEN/8, x4, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002d and fs2 == 0 and fe2 == 0x90 and fm2 == 0x360051 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2d; op2val:0x48360051;
op3val:0x3a; valaddr_reg:x3; val_offset:180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 180*FLEN/8, x4, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002d and fs2 == 1 and fe2 == 0x90 and fm2 == 0x355537 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000014 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2d; op2val:0xc8355537;
op3val:0x14; valaddr_reg:x3; val_offset:183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 183*FLEN/8, x4, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002e and fs2 == 0 and fe2 == 0x90 and fm2 == 0x32166b and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00005e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2e; op2val:0x4832166b;
op3val:0x5e; valaddr_reg:x3; val_offset:186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 186*FLEN/8, x4, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x77d46d and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2f; op2val:0x3ff7d46d;
op3val:0x4b; valaddr_reg:x3; val_offset:189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 189*FLEN/8, x4, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002f and fs2 == 0 and fe2 == 0x90 and fm2 == 0x2e20bc and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2f; op2val:0x482e20bc;
op3val:0xb; valaddr_reg:x3; val_offset:192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 192*FLEN/8, x4, x1, x2)

inst_65:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002f and fs2 == 1 and fe2 == 0x85 and fm2 == 0x2ca367 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000027 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2f; op2val:0xc2aca367;
op3val:0x27; valaddr_reg:x3; val_offset:195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 195*FLEN/8, x4, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00002f and fs2 == 1 and fe2 == 0x85 and fm2 == 0x2d882c and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000013 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2f; op2val:0xc2ad882c;
op3val:0x13; valaddr_reg:x3; val_offset:198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 198*FLEN/8, x4, x1, x2)

inst_67:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000032 and fs2 == 1 and fe2 == 0x90 and fm2 == 0x23d692 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00005c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x32; op2val:0xc823d692;
op3val:0x5c; valaddr_reg:x3; val_offset:201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 201*FLEN/8, x4, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000033 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57d7d8 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000054 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x33; op2val:0x3fd7d7d8;
op3val:0x54; valaddr_reg:x3; val_offset:204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 204*FLEN/8, x4, x1, x2)

inst_69:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000033 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x12d2d3 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000034 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x33; op2val:0x4012d2d3;
op3val:0x34; valaddr_reg:x3; val_offset:207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 207*FLEN/8, x4, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000033 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x337373 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x33; op2val:0x40337373;
op3val:0xe; valaddr_reg:x3; val_offset:210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 210*FLEN/8, x4, x1, x2)

inst_71:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000033 and fs2 == 0 and fe2 == 0x89 and fm2 == 0x20a505 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x33; op2val:0x44a0a505;
op3val:0x7; valaddr_reg:x3; val_offset:213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 213*FLEN/8, x4, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000034 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x204ec5 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x34; op2val:0x41204ec5;
op3val:0x8; valaddr_reg:x3; val_offset:216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 216*FLEN/8, x4, x1, x2)

inst_73:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000034 and fs2 == 0 and fe2 == 0x90 and fm2 == 0x1d8a42 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00005f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x34; op2val:0x481d8a42;
op3val:0x5f; valaddr_reg:x3; val_offset:219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 219*FLEN/8, x4, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000036 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x1d097b and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000009 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x36; op2val:0x409d097b;
op3val:0x9; valaddr_reg:x3; val_offset:222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 222*FLEN/8, x4, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000038 and fs2 == 1 and fe2 == 0x90 and fm2 == 0x1248bd and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000052 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x38; op2val:0xc81248bd;
op3val:0x52; valaddr_reg:x3; val_offset:225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 225*FLEN/8, x4, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00003b and fs2 == 0 and fe2 == 0x7f and fm2 == 0x63cbef and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000058 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3b; op2val:0x3fe3cbef;
op3val:0x58; valaddr_reg:x3; val_offset:228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 228*FLEN/8, x4, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00003c and fs2 == 0 and fe2 == 0x7e and fm2 == 0x622222 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c; op2val:0x3f622222;
op3val:0x3e; valaddr_reg:x3; val_offset:231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 231*FLEN/8, x4, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00003c and fs2 == 1 and fe2 == 0x90 and fm2 == 0x08880c and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000034 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3c; op2val:0xc808880c;
op3val:0x34; valaddr_reg:x3; val_offset:234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 234*FLEN/8, x4, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00003d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5a3ac1 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d; op2val:0x3e5a3ac1;
op3val:0x10; valaddr_reg:x3; val_offset:237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 237*FLEN/8, x4, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00003d and fs2 == 1 and fe2 == 0x90 and fm2 == 0x06080a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000055 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3d; op2val:0xc806080a;
op3val:0x55; valaddr_reg:x3; val_offset:240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 240*FLEN/8, x4, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00003e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x3def7c and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000028 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e; op2val:0x3ebdef7c;
op3val:0x28; valaddr_reg:x3; val_offset:243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 243*FLEN/8, x4, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00003e and fs2 == 0 and fe2 == 0x81 and fm2 == 0x2ef7be and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000052 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e; op2val:0x40aef7be;
op3val:0x52; valaddr_reg:x3; val_offset:246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 246*FLEN/8, x4, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00003e and fs2 == 1 and fe2 == 0x90 and fm2 == 0x0420eb and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000017 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3e; op2val:0xc80420eb;
op3val:0x17; valaddr_reg:x3; val_offset:249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 249*FLEN/8, x4, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000040 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x280000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000058 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x40; op2val:0xc0280000;
op3val:0x58; valaddr_reg:x3; val_offset:252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 252*FLEN/8, x4, x1, x2)

inst_85:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000040 and fs2 == 1 and fe2 == 0x89 and fm2 == 0x7fea00 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x40; op2val:0xc4ffea00;
op3val:0x2c; valaddr_reg:x3; val_offset:255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 255*FLEN/8, x4, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000041 and fs2 == 1 and fe2 == 0x8e and fm2 == 0x7c0f1c and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x41; op2val:0xc77c0f1c;
op3val:0x2b; valaddr_reg:x3; val_offset:258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 258*FLEN/8, x4, x1, x2)

inst_87:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000042 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x20f83e and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000050 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x42; op2val:0x3fa0f83e;
op3val:0x50; valaddr_reg:x3; val_offset:261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 261*FLEN/8, x4, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000042 and fs2 == 1 and fe2 == 0x8d and fm2 == 0x783c6d and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000036 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x42; op2val:0xc6f83c6d;
op3val:0x36; valaddr_reg:x3; val_offset:264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 264*FLEN/8, x4, x1, x2)

inst_89:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000043 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x7489c9 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x43; op2val:0x47f489c9;
op3val:0x40; valaddr_reg:x3; val_offset:267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 267*FLEN/8, x4, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000043 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x740f49 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x43; op2val:0xc1740f49;
op3val:0x3; valaddr_reg:x3; val_offset:270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 270*FLEN/8, x4, x1, x2)

inst_91:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000043 and fs2 == 1 and fe2 == 0x8a and fm2 == 0x747e91 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x43; op2val:0xc5747e91;
op3val:0x2f; valaddr_reg:x3; val_offset:273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 273*FLEN/8, x4, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000044 and fs2 == 1 and fe2 == 0x87 and fm2 == 0x70a969 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000027 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x44; op2val:0xc3f0a969;
op3val:0x27; valaddr_reg:x3; val_offset:276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 276*FLEN/8, x4, x1, x2)

inst_93:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000044 and fs2 == 1 and fe2 == 0x8f and fm2 == 0x52d21c and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000060 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x44; op2val:0xc7d2d21c;
op3val:0x60; valaddr_reg:x3; val_offset:279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 279*FLEN/8, x4, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000045 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x1bd37a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x45; op2val:0x3e9bd37a;
op3val:0xd; valaddr_reg:x3; val_offset:282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 282*FLEN/8, x4, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000045 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x53f129 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000037 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x45; op2val:0xc0d3f129;
op3val:0x37; valaddr_reg:x3; val_offset:285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 285*FLEN/8, x4, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000045 and fs2 == 1 and fe2 == 0x8d and fm2 == 0x6d7104 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000046 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x45; op2val:0xc6ed7104;
op3val:0x46; valaddr_reg:x3; val_offset:288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 288*FLEN/8, x4, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000047 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x7327a9 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000037 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x47; op2val:0x417327a9;
op3val:0x37; valaddr_reg:x3; val_offset:291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 291*FLEN/8, x4, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000047 and fs2 == 1 and fe2 == 0x8f and fm2 == 0x64f4ad and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000047 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x47; op2val:0xc7e4f4ad;
op3val:0x47; valaddr_reg:x3; val_offset:294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 294*FLEN/8, x4, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000048 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x155555 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000033 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x48; op2val:0x3f955555;
op3val:0x33; valaddr_reg:x3; val_offset:297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 297*FLEN/8, x4, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000048 and fs2 == 0 and fe2 == 0x8a and fm2 == 0x639239 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000012 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x48; op2val:0x45639239;
op3val:0x12; valaddr_reg:x3; val_offset:300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 300*FLEN/8, x4, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000049 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x446231 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x49; op2val:0xbf446231;
op3val:0x8; valaddr_reg:x3; val_offset:303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 303*FLEN/8, x4, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06eb3e and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000052 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4a; op2val:0x3f86eb3e;
op3val:0x52; valaddr_reg:x3; val_offset:306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 306*FLEN/8, x4, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004a and fs2 == 0 and fe2 == 0x87 and fm2 == 0x5de983 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4a; op2val:0x43dde983;
op3val:0x4b; valaddr_reg:x3; val_offset:309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 309*FLEN/8, x4, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004b and fs2 == 0 and fe2 == 0x86 and fm2 == 0x5a8f5c and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4b; op2val:0x435a8f5c;
op3val:0x8; valaddr_reg:x3; val_offset:312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 312*FLEN/8, x4, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004b and fs2 == 1 and fe2 == 0x83 and fm2 == 0x5428f6 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4b; op2val:0xc1d428f6;
op3val:0x3b; valaddr_reg:x3; val_offset:315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 315*FLEN/8, x4, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004c and fs2 == 1 and fe2 == 0x8f and fm2 == 0x578656 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4c; op2val:0xc7d78656;
op3val:0x3c; valaddr_reg:x3; val_offset:318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 318*FLEN/8, x4, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004e and fs2 == 0 and fe2 == 0x7e and fm2 == 0x17ea0d and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4e; op2val:0x3f17ea0d;
op3val:0x2f; valaddr_reg:x3; val_offset:321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 321*FLEN/8, x4, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004f and fs2 == 0 and fe2 == 0x8a and fm2 == 0x4f6578 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4f; op2val:0x454f6578;
op3val:0x4; valaddr_reg:x3; val_offset:324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 324*FLEN/8, x4, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004f and fs2 == 0 and fe2 == 0x8c and fm2 == 0x4f66fd and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000031 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4f; op2val:0x464f66fd;
op3val:0x31; valaddr_reg:x3; val_offset:327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 327*FLEN/8, x4, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004f and fs2 == 0 and fe2 == 0x8f and fm2 == 0x4f650f and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000062 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4f; op2val:0x47cf650f;
op3val:0x62; valaddr_reg:x3; val_offset:330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 330*FLEN/8, x4, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00004f and fs2 == 1 and fe2 == 0x8f and fm2 == 0x4f301d and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4f; op2val:0xc7cf301d;
op3val:0x4d; valaddr_reg:x3; val_offset:333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 333*FLEN/8, x4, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000050 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x4666e3 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50; op2val:0x47c666e3;
op3val:0x4f; valaddr_reg:x3; val_offset:336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 336*FLEN/8, x4, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000050 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x21999a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x50; op2val:0xbfa1999a;
op3val:0x1b; valaddr_reg:x3; val_offset:339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 339*FLEN/8, x4, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000051 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x4c4588 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000051 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x51; op2val:0x42cc4588;
op3val:0x51; valaddr_reg:x3; val_offset:342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 342*FLEN/8, x4, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000052 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x47ce37 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x52; op2val:0x47c7ce37;
op3val:0x1d; valaddr_reg:x3; val_offset:345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 345*FLEN/8, x4, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000053 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x140c66 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53; op2val:0x47940c66;
op3val:0xb; valaddr_reg:x3; val_offset:348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 348*FLEN/8, x4, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000053 and fs2 == 1 and fe2 == 0x88 and fm2 == 0x455d4d and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x53; op2val:0xc4455d4d;
op3val:0xc; valaddr_reg:x3; val_offset:351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 351*FLEN/8, x4, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000054 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c30c3 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000057 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54; op2val:0x3f8c30c3;
op3val:0x57; valaddr_reg:x3; val_offset:354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 354*FLEN/8, x4, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000054 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x2aaaee and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54; op2val:0x47aaaaee;
op3val:0x2d; valaddr_reg:x3; val_offset:357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 357*FLEN/8, x4, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000054 and fs2 == 1 and fe2 == 0x8f and fm2 == 0x36db57 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54; op2val:0xc7b6db57;
op3val:0xe; valaddr_reg:x3; val_offset:360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 360*FLEN/8, x4, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000054 and fs2 == 1 and fe2 == 0x8f and fm2 == 0x42f3b1 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000013 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x54; op2val:0xc7c2f3b1;
op3val:0x13; valaddr_reg:x3; val_offset:363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 363*FLEN/8, x4, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000055 and fs2 == 0 and fe2 == 0x8e and fm2 == 0x40c0ee and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x55; op2val:0x4740c0ee;
op3val:0x10; valaddr_reg:x3; val_offset:366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 366*FLEN/8, x4, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000058 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x05d174 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000018 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x58; op2val:0x3e85d174;
op3val:0x18; valaddr_reg:x3; val_offset:369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 369*FLEN/8, x4, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000059 and fs2 == 0 and fe2 == 0x8f and fm2 == 0x3811b1 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00004e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x59; op2val:0x47b811b1;
op3val:0x4e; valaddr_reg:x3; val_offset:372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 372*FLEN/8, x4, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000059 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x30e61d and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000015 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x59; op2val:0xc0b0e61d;
op3val:0x15; valaddr_reg:x3; val_offset:375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 375*FLEN/8, x4, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000059 and fs2 == 1 and fe2 == 0x85 and fm2 == 0x368a11 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000046 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x59; op2val:0xc2b68a11;
op3val:0x46; valaddr_reg:x3; val_offset:378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 378*FLEN/8, x4, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00005a and fs2 == 1 and fe2 == 0x86 and fm2 == 0x35b05b and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5a; op2val:0xc335b05b;
op3val:0x20; valaddr_reg:x3; val_offset:381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 381*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_128:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00005a and fs2 == 1 and fe2 == 0x89 and fm2 == 0x35ffa5 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000022 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5a; op2val:0xc4b5ffa5;
op3val:0x22; valaddr_reg:x3; val_offset:384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 384*FLEN/8, x4, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00005c and fs2 == 1 and fe2 == 0x7d and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000009 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5c; op2val:0xbe800000;
op3val:0x9; valaddr_reg:x3; val_offset:387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 387*FLEN/8, x4, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00005d and fs2 == 0 and fe2 == 0x8f and fm2 == 0x301642 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00002d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5d; op2val:0x47b01642;
op3val:0x2d; valaddr_reg:x3; val_offset:390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 390*FLEN/8, x4, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00005d and fs2 == 1 and fe2 == 0x8f and fm2 == 0x302a8c and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000015 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5d; op2val:0xc7b02a8c;
op3val:0x15; valaddr_reg:x3; val_offset:393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 393*FLEN/8, x4, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00005d and fs2 == 1 and fe2 == 0x8f and fm2 == 0x302b97 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000033 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5d; op2val:0xc7b02b97;
op3val:0x33; valaddr_reg:x3; val_offset:396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 396*FLEN/8, x4, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00005e and fs2 == 1 and fe2 == 0x8a and fm2 == 0x2e4262 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5e; op2val:0xc52e4262;
op3val:0x3a; valaddr_reg:x3; val_offset:399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 399*FLEN/8, x4, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00005f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x2c7692 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x5f; op2val:0x3e2c7692;
op3val:0x7; valaddr_reg:x3; val_offset:402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 402*FLEN/8, x4, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000060 and fs2 == 1 and fe2 == 0x8f and fm2 == 0x2aa9f0 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x60; op2val:0xc7aaa9f0;
op3val:0xb; valaddr_reg:x3; val_offset:405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 405*FLEN/8, x4, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000061 and fs2 == 1 and fe2 == 0x8f and fm2 == 0x28e819 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x61; op2val:0xc7a8e819;
op3val:0x1a; valaddr_reg:x3; val_offset:408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 408*FLEN/8, x4, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000063 and fs2 == 1 and fe2 == 0x8c and fm2 == 0x257d93 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x63; op2val:0xc6257d93;
op3val:0x1d; valaddr_reg:x3; val_offset:411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 411*FLEN/8, x4, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000004 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x00000d and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000021 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800004; op2val:0x4000000d;
op3val:0x800021; valaddr_reg:x3; val_offset:414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 414*FLEN/8, x4, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000008 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x08000c and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00002a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800008; op2val:0x4008000c;
op3val:0x80002a; valaddr_reg:x3; val_offset:417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 417*FLEN/8, x4, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000010 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x040013 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000048 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800010; op2val:0x40040013;
op3val:0x800048; valaddr_reg:x3; val_offset:420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 420*FLEN/8, x4, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000011 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000013 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800011; op2val:0x40000013;
op3val:0x800008; valaddr_reg:x3; val_offset:423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 423*FLEN/8, x4, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000011 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000411 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000045 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800011; op2val:0x40000411;
op3val:0x800045; valaddr_reg:x3; val_offset:426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 426*FLEN/8, x4, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000013 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x01000b and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00003d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800013; op2val:0x4001000b;
op3val:0x80003d; valaddr_reg:x3; val_offset:429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 429*FLEN/8, x4, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000014 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x00080e and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000044 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800014; op2val:0x4000080e;
op3val:0x800044; valaddr_reg:x3; val_offset:432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 432*FLEN/8, x4, x1, x2)

inst_145:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000014 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x007ff7 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000017 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800014; op2val:0x40007ff7;
op3val:0x800017; valaddr_reg:x3; val_offset:435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 435*FLEN/8, x4, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00001a and fs2 == 1 and fe2 == 0x72 and fm2 == 0x74dfce and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000059 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80001a; op2val:0xb974dfce;
op3val:0x800059; valaddr_reg:x3; val_offset:438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 438*FLEN/8, x4, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00001c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7ffff0 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000026 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80001c; op2val:0x3ffffff0;
op3val:0x800026; valaddr_reg:x3; val_offset:441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 441*FLEN/8, x4, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000020 and fs2 == 0 and fe2 == 0x6c and fm2 == 0x27ffd6 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000019 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800020; op2val:0x3627ffd6;
op3val:0x800019; valaddr_reg:x3; val_offset:444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 444*FLEN/8, x4, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000020 and fs2 == 1 and fe2 == 0x76 and fm2 == 0x7f4bc0 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00005a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800020; op2val:0xbb7f4bc0;
op3val:0x80005a; valaddr_reg:x3; val_offset:447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 447*FLEN/8, x4, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000024 and fs2 == 1 and fe2 == 0x68 and fm2 == 0x7fffb8 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000006 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800024; op2val:0xb47fffb8;
op3val:0x800006; valaddr_reg:x3; val_offset:450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 450*FLEN/8, x4, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000024 and fs2 == 1 and fe2 == 0x73 and fm2 == 0x7c5fb9 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00003a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800024; op2val:0xb9fc5fb9;
op3val:0x80003a; valaddr_reg:x3; val_offset:453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 453*FLEN/8, x4, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000029 and fs2 == 1 and fe2 == 0x7c and fm2 == 0x7fff5e and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00000a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800029; op2val:0xbe7fff5e;
op3val:0x80000a; valaddr_reg:x3; val_offset:456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 456*FLEN/8, x4, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00002a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7fffde and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000022 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80002a; op2val:0x3fffffde;
op3val:0x800022; valaddr_reg:x3; val_offset:459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 459*FLEN/8, x4, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000033 and fs2 == 1 and fe2 == 0x7b and fm2 == 0x7ffc0a and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000039 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800033; op2val:0xbdfffc0a;
op3val:0x800039; valaddr_reg:x3; val_offset:462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 462*FLEN/8, x4, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000036 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0001ea and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000041 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800036; op2val:0x400001ea;
op3val:0x800041; valaddr_reg:x3; val_offset:465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 465*FLEN/8, x4, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000036 and fs2 == 1 and fe2 == 0x7a and fm2 == 0x7ffd94 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800036; op2val:0xbd7ffd94;
op3val:0x800010; valaddr_reg:x3; val_offset:468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 468*FLEN/8, x4, x1, x2)

inst_157:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000039 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x001fd3 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000018 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800039; op2val:0x40001fd3;
op3val:0x800018; valaddr_reg:x3; val_offset:471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 471*FLEN/8, x4, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000039 and fs2 == 1 and fe2 == 0x6f and fm2 == 0x55ffa1 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00002a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800039; op2val:0xb7d5ffa1;
op3val:0x80002a; valaddr_reg:x3; val_offset:474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 474*FLEN/8, x4, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00003a and fs2 == 1 and fe2 == 0x79 and fm2 == 0x7ffb0c and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000012 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80003a; op2val:0xbcfffb0c;
op3val:0x800012; valaddr_reg:x3; val_offset:477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 477*FLEN/8, x4, x1, x2)

inst_160:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00003b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x00006f and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000055 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80003b; op2val:0x4000006f;
op3val:0x800055; valaddr_reg:x3; val_offset:480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 480*FLEN/8, x4, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00003e and fs2 == 0 and fe2 == 0x6b and fm2 == 0x4fff9b and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00000e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80003e; op2val:0x35cfff9b;
op3val:0x80000e; valaddr_reg:x3; val_offset:483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 483*FLEN/8, x4, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00003e and fs2 == 1 and fe2 == 0x75 and fm2 == 0x7efb84 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000041 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80003e; op2val:0xbafefb84;
op3val:0x800041; valaddr_reg:x3; val_offset:486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 486*FLEN/8, x4, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000041 and fs2 == 0 and fe2 == 0x6c and fm2 == 0x4fff96 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00003a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800041; op2val:0x364fff96;
op3val:0x80003a; valaddr_reg:x3; val_offset:489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 489*FLEN/8, x4, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000041 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7fffa1 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800041; op2val:0x3fffffa1;
op3val:0x80001f; valaddr_reg:x3; val_offset:492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 492*FLEN/8, x4, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000042 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000fbf and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800042; op2val:0x40000fbf;
op3val:0x800003; valaddr_reg:x3; val_offset:495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 495*FLEN/8, x4, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000042 and fs2 == 1 and fe2 == 0x74 and fm2 == 0x7dd77d and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000045 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800042; op2val:0xba7dd77d;
op3val:0x800045; valaddr_reg:x3; val_offset:498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 498*FLEN/8, x4, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000043 and fs2 == 1 and fe2 == 0x77 and fm2 == 0x7fdd7a and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000022 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800043; op2val:0xbbffdd7a;
op3val:0x800022; valaddr_reg:x3; val_offset:501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 501*FLEN/8, x4, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000044 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1fffcf and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000048 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800044; op2val:0x401fffcf;
op3val:0x800048; valaddr_reg:x3; val_offset:504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 504*FLEN/8, x4, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000046 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7fffca and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000036 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800046; op2val:0x3fffffca;
op3val:0x800036; valaddr_reg:x3; val_offset:507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 507*FLEN/8, x4, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000048 and fs2 == 0 and fe2 == 0x6a and fm2 == 0x3fff94 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800048; op2val:0x353fff94;
op3val:0x800008; valaddr_reg:x3; val_offset:510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 510*FLEN/8, x4, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000048 and fs2 == 1 and fe2 == 0x6d and fm2 == 0x6fff79 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800048; op2val:0xb6efff79;
op3val:0x800004; valaddr_reg:x3; val_offset:513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 513*FLEN/8, x4, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000048 and fs2 == 1 and fe2 == 0x78 and fm2 == 0x7ff270 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00001a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800048; op2val:0xbc7ff270;
op3val:0x80001a; valaddr_reg:x3; val_offset:516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 516*FLEN/8, x4, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00004b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0000d6 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000043 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80004b; op2val:0x400000d6;
op3val:0x800043; valaddr_reg:x3; val_offset:519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 519*FLEN/8, x4, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00004e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x003fb2 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80004e; op2val:0x40003fb2;
op3val:0x800001; valaddr_reg:x3; val_offset:522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 522*FLEN/8, x4, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00004e and fs2 == 1 and fe2 == 0x71 and fm2 == 0x6f7f6e and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000042 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80004e; op2val:0xb8ef7f6e;
op3val:0x800042; valaddr_reg:x3; val_offset:525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 525*FLEN/8, x4, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00004f and fs2 == 1 and fe2 == 0x70 and fm2 == 0x5f7f76 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000041 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80004f; op2val:0xb85f7f76;
op3val:0x800041; valaddr_reg:x3; val_offset:528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 528*FLEN/8, x4, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000050 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x01ffdd and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00005d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800050; op2val:0x4001ffdd;
op3val:0x80005d; valaddr_reg:x3; val_offset:531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 531*FLEN/8, x4, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000056 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x7ffed8 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800056; op2val:0xbefffed8;
op3val:0x80001f; valaddr_reg:x3; val_offset:534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 534*FLEN/8, x4, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000058 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0fffbf and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000043 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800058; op2val:0x400fffbf;
op3val:0x800043; valaddr_reg:x3; val_offset:537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 537*FLEN/8, x4, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00005f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7ffff0 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00002e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x80005f; op2val:0x3ffffff0;
op3val:0x80002e; valaddr_reg:x3; val_offset:540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 540*FLEN/8, x4, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000062 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7fff90 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00004c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800062; op2val:0x3fffff90;
op3val:0x80004c; valaddr_reg:x3; val_offset:543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 543*FLEN/8, x4, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000062 and fs2 == 1 and fe2 == 0x6e and fm2 == 0x6dff4a and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000009 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800062; op2val:0xb76dff4a;
op3val:0x800009; valaddr_reg:x3; val_offset:546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 546*FLEN/8, x4, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000063 and fs2 == 1 and fe2 == 0x69 and fm2 == 0x3fff6c and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00000d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x800063; op2val:0xb4bfff6c;
op3val:0x80000d; valaddr_reg:x3; val_offset:549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 549*FLEN/8, x4, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000001 and fs2 == 1 and fe2 == 0x7a and fm2 == 0x7ffd9e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000013 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800001; op2val:0xbd7ffd9e;
op3val:0x3f800013; valaddr_reg:x3; val_offset:552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 552*FLEN/8, x4, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000002 and fs2 == 1 and fe2 == 0x77 and fm2 == 0x7fc0fc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800002; op2val:0xbbffc0fc;
op3val:0x3f80003f; valaddr_reg:x3; val_offset:555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 555*FLEN/8, x4, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000003 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x04001b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00003c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800003; op2val:0x4004001b;
op3val:0x3f80003c; valaddr_reg:x3; val_offset:558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 558*FLEN/8, x4, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000006 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000027 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000056 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800006; op2val:0x40000027;
op3val:0x3f800056; valaddr_reg:x3; val_offset:561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 561*FLEN/8, x4, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000009 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0000fd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00000c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800009; op2val:0x400000fd;
op3val:0x3f80000c; valaddr_reg:x3; val_offset:564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 564*FLEN/8, x4, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000009 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0007fb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800009; op2val:0x400007fb;
op3val:0x3f800008; valaddr_reg:x3; val_offset:567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 567*FLEN/8, x4, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00000a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x00002b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000062 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80000a; op2val:0x4000002b;
op3val:0x3f800062; valaddr_reg:x3; val_offset:570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 570*FLEN/8, x4, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00000b and fs2 == 1 and fe2 == 0x74 and fm2 == 0x7f47ea and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000017 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80000b; op2val:0xba7f47ea;
op3val:0x3f800017; valaddr_reg:x3; val_offset:573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 573*FLEN/8, x4, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000014 and fs2 == 1 and fe2 == 0x75 and fm2 == 0x7f87d8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00001e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800014; op2val:0xbaff87d8;
op3val:0x3f80001e; valaddr_reg:x3; val_offset:576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 576*FLEN/8, x4, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000016 and fs2 == 0 and fe2 == 0x6c and fm2 == 0x4fffdc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00003a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800016; op2val:0x364fffdc;
op3val:0x3f80003a; valaddr_reg:x3; val_offset:579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 579*FLEN/8, x4, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00001c and fs2 == 0 and fe2 == 0x6e and fm2 == 0x43ffd5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000063 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80001c; op2val:0x3743ffd5;
op3val:0x3f800063; valaddr_reg:x3; val_offset:582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 582*FLEN/8, x4, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00001e and fs2 == 1 and fe2 == 0x73 and fm2 == 0x7ebfc4 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000014 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80001e; op2val:0xb9febfc4;
op3val:0x3f800014; valaddr_reg:x3; val_offset:585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 585*FLEN/8, x4, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000022 and fs2 == 1 and fe2 == 0x79 and fm2 == 0x7ff67c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000025 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800022; op2val:0xbcfff67c;
op3val:0x3f800025; valaddr_reg:x3; val_offset:588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 588*FLEN/8, x4, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000023 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0001fb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00003d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800023; op2val:0x400001fb;
op3val:0x3f80003d; valaddr_reg:x3; val_offset:591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 591*FLEN/8, x4, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000024 and fs2 == 1 and fe2 == 0x6e and fm2 == 0x5bffc2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000012 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800024; op2val:0xb75bffc2;
op3val:0x3f800012; valaddr_reg:x3; val_offset:594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 594*FLEN/8, x4, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000024 and fs2 == 1 and fe2 == 0x70 and fm2 == 0x527fc5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00005b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800024; op2val:0xb8527fc5;
op3val:0x3f80005b; valaddr_reg:x3; val_offset:597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 597*FLEN/8, x4, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000025 and fs2 == 0 and fe2 == 0x6b and fm2 == 0x6fffbb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000011 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800025; op2val:0x35efffbb;
op3val:0x3f800011; valaddr_reg:x3; val_offset:600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 600*FLEN/8, x4, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000028 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x002001 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000053 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800028; op2val:0x40002001;
op3val:0x3f800053; valaddr_reg:x3; val_offset:603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 603*FLEN/8, x4, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000029 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7ffffa and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00002c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800029; op2val:0x3ffffffa;
op3val:0x3f80002c; valaddr_reg:x3; val_offset:606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 606*FLEN/8, x4, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00002c and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7fffbd and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000014 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80002c; op2val:0x3fffffbd;
op3val:0x3f800014; valaddr_reg:x3; val_offset:609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 609*FLEN/8, x4, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00002e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x07ffda and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000016 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80002e; op2val:0x4007ffda;
op3val:0x3f800016; valaddr_reg:x3; val_offset:612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 612*FLEN/8, x4, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000030 and fs2 == 1 and fe2 == 0x7c and fm2 == 0x7ffd28 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00004f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800030; op2val:0xbe7ffd28;
op3val:0x3f80004f; valaddr_reg:x3; val_offset:615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 615*FLEN/8, x4, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000033 and fs2 == 0 and fe2 == 0x6d and fm2 == 0x2bffbb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000033 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800033; op2val:0x36abffbb;
op3val:0x3f800033; valaddr_reg:x3; val_offset:618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 618*FLEN/8, x4, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000034 and fs2 == 0 and fe2 == 0x6a and fm2 == 0x5fffa5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000047 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800034; op2val:0x355fffa5;
op3val:0x3f800047; valaddr_reg:x3; val_offset:621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 621*FLEN/8, x4, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000036 and fs2 == 1 and fe2 == 0x71 and fm2 == 0x747f99 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00002e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800036; op2val:0xb8f47f99;
op3val:0x3f80002e; valaddr_reg:x3; val_offset:624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 624*FLEN/8, x4, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000036 and fs2 == 1 and fe2 == 0x7b and fm2 == 0x7ffb44 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000045 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800036; op2val:0xbdfffb44;
op3val:0x3f800045; valaddr_reg:x3; val_offset:627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 627*FLEN/8, x4, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000038 and fs2 == 1 and fe2 == 0x6f and fm2 == 0x38ffaf and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000047 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800038; op2val:0xb7b8ffaf;
op3val:0x3f800047; valaddr_reg:x3; val_offset:630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 630*FLEN/8, x4, x1, x2)

inst_211:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00003a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x007fd8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000025 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80003a; op2val:0x40007fd8;
op3val:0x3f800025; valaddr_reg:x3; val_offset:633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 633*FLEN/8, x4, x1, x2)

inst_212:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00003f and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7fffba and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000036 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80003f; op2val:0x3fffffba;
op3val:0x3f800036; valaddr_reg:x3; val_offset:636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 636*FLEN/8, x4, x1, x2)

inst_213:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000040 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1fffb4 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800040; op2val:0x401fffb4;
op3val:0x3f800008; valaddr_reg:x3; val_offset:639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 639*FLEN/8, x4, x1, x2)

inst_214:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000040 and fs2 == 1 and fe2 == 0x6a and fm2 == 0x1fffb0 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00000b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800040; op2val:0xb51fffb0;
op3val:0x3f80000b; valaddr_reg:x3; val_offset:642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 642*FLEN/8, x4, x1, x2)

inst_215:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000048 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7fffca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00004a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800048; op2val:0x3fffffca;
op3val:0x3f80004a; valaddr_reg:x3; val_offset:645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 645*FLEN/8, x4, x1, x2)

inst_216:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000049 and fs2 == 1 and fe2 == 0x7d and fm2 == 0x7ffeca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000029 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800049; op2val:0xbefffeca;
op3val:0x3f800029; valaddr_reg:x3; val_offset:648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 648*FLEN/8, x4, x1, x2)

inst_217:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00004a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x003fe2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000058 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80004a; op2val:0x40003fe2;
op3val:0x3f800058; valaddr_reg:x3; val_offset:651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 651*FLEN/8, x4, x1, x2)

inst_218:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00004b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000052 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00003b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80004b; op2val:0x40000052;
op3val:0x3f80003b; valaddr_reg:x3; val_offset:654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 654*FLEN/8, x4, x1, x2)

inst_219:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00004c and fs2 == 1 and fe2 == 0x78 and fm2 == 0x7ff368 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000018 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80004c; op2val:0xbc7ff368;
op3val:0x3f800018; valaddr_reg:x3; val_offset:657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 657*FLEN/8, x4, x1, x2)

inst_220:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00004d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000013 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80004d; op2val:0x40000013;
op3val:0x3f800040; valaddr_reg:x3; val_offset:660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 660*FLEN/8, x4, x1, x2)

inst_221:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00004f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0fffaf and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80004f; op2val:0x400fffaf;
op3val:0x3f80000f; valaddr_reg:x3; val_offset:663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 663*FLEN/8, x4, x1, x2)

inst_222:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000055 and fs2 == 1 and fe2 == 0x76 and fm2 == 0x7fc356 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00001e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800055; op2val:0xbb7fc356;
op3val:0x3f80001e; valaddr_reg:x3; val_offset:666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 666*FLEN/8, x4, x1, x2)

inst_223:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000056 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x01ffbf and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00002d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800056; op2val:0x4001ffbf;
op3val:0x3f80002d; valaddr_reg:x3; val_offset:669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 669*FLEN/8, x4, x1, x2)

inst_224:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000058 and fs2 == 1 and fe2 == 0x72 and fm2 == 0x79df54 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000031 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800058; op2val:0xb979df54;
op3val:0x3f800031; valaddr_reg:x3; val_offset:672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 672*FLEN/8, x4, x1, x2)

inst_225:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x000059 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7fffbb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00002d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f800059; op2val:0x3fffffbb;
op3val:0x3f80002d; valaddr_reg:x3; val_offset:675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 675*FLEN/8, x4, x1, x2)

inst_226:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00005a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0003d1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000056 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80005a; op2val:0x400003d1;
op3val:0x3f800056; valaddr_reg:x3; val_offset:678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 678*FLEN/8, x4, x1, x2)

inst_227:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00005c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x00ffbc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000032 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80005c; op2val:0x4000ffbc;
op3val:0x3f800032; valaddr_reg:x3; val_offset:681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 681*FLEN/8, x4, x1, x2)

inst_228:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00005e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000fcf and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00005a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80005e; op2val:0x40000fcf;
op3val:0x3f80005a; valaddr_reg:x3; val_offset:684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 684*FLEN/8, x4, x1, x2)

inst_229:
// fs1 == 0 and fe1 == 0x7f and fm1 == 0x00005f and fs2 == 0 and fe2 == 0x6c and fm2 == 0x5fff5a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x3f80005f; op2val:0x365fff5a;
op3val:0x3f800020; valaddr_reg:x3; val_offset:687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 687*FLEN/8, x4, x1, x2)

inst_230:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000003 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x300014 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000032 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000003; op2val:0x40300014;
op3val:0x7f000032; valaddr_reg:x3; val_offset:690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 690*FLEN/8, x4, x1, x2)

inst_231:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000003 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3e0011 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00002c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000003; op2val:0x403e0011;
op3val:0x7f00002c; valaddr_reg:x3; val_offset:693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 693*FLEN/8, x4, x1, x2)

inst_232:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000003 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7bff54 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000052 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000003; op2val:0xbf7bff54;
op3val:0x7f000052; valaddr_reg:x3; val_offset:696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 696*FLEN/8, x4, x1, x2)

inst_233:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000006 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7fff82 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000018 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000006; op2val:0xbf7fff82;
op3val:0x7f000018; valaddr_reg:x3; val_offset:699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 699*FLEN/8, x4, x1, x2)

inst_234:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000008 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7f7f3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000059 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000008; op2val:0xbf7f7f3c;
op3val:0x7f000059; valaddr_reg:x3; val_offset:702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 702*FLEN/8, x4, x1, x2)

inst_235:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00000a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7dffa4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000023 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00000a; op2val:0xbf7dffa4;
op3val:0x7f000023; valaddr_reg:x3; val_offset:705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 705*FLEN/8, x4, x1, x2)

inst_236:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00000b and fs2 == 1 and fe2 == 0x7e and fm2 == 0x6fff4d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00004e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00000b; op2val:0xbf6fff4d;
op3val:0x7f00004e; valaddr_reg:x3; val_offset:708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 708*FLEN/8, x4, x1, x2)

inst_237:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00000c and fs2 == 1 and fe2 == 0x7e and fm2 == 0x77ffa3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000022 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00000c; op2val:0xbf77ffa3;
op3val:0x7f000022; valaddr_reg:x3; val_offset:711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 711*FLEN/8, x4, x1, x2)

inst_238:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00000c and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7fbf9e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000024 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00000c; op2val:0xbf7fbf9e;
op3val:0x7f000024; valaddr_reg:x3; val_offset:714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 714*FLEN/8, x4, x1, x2)

inst_239:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00000e and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7fffbc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00000b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00000e; op2val:0xbf7fffbc;
op3val:0x7f00000b; valaddr_reg:x3; val_offset:717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 717*FLEN/8, x4, x1, x2)

inst_240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00000f and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7fff9c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00001e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00000f; op2val:0xbf7fff9c;
op3val:0x7f00001e; valaddr_reg:x3; val_offset:720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 720*FLEN/8, x4, x1, x2)

inst_241:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000011 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7ffe6e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000037 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000011; op2val:0xbf7ffe6e;
op3val:0x7f000037; valaddr_reg:x3; val_offset:723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 723*FLEN/8, x4, x1, x2)

inst_242:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000014 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x40000b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00005c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000014; op2val:0x4040000b;
op3val:0x7f00005c; valaddr_reg:x3; val_offset:726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 726*FLEN/8, x4, x1, x2)

inst_243:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000015 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3ffe0b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000056 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000015; op2val:0x403ffe0b;
op3val:0x7f000056; valaddr_reg:x3; val_offset:729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 729*FLEN/8, x4, x1, x2)

inst_244:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000018 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7eff60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000037 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000018; op2val:0xbf7eff60;
op3val:0x7f000037; valaddr_reg:x3; val_offset:732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 732*FLEN/8, x4, x1, x2)

inst_245:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00001a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fbff0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00002e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00001a; op2val:0x403fbff0;
op3val:0x7f00002e; valaddr_reg:x3; val_offset:735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 735*FLEN/8, x4, x1, x2)

inst_246:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00001c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x400000 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000056 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00001c; op2val:0x40400000;
op3val:0x7f000056; valaddr_reg:x3; val_offset:738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 738*FLEN/8, x4, x1, x2)

inst_247:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00001d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3ffbdf and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000015 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00001d; op2val:0x403ffbdf;
op3val:0x7f000015; valaddr_reg:x3; val_offset:741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 741*FLEN/8, x4, x1, x2)

inst_248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00001d and fs2 == 1 and fe2 == 0x7e and fm2 == 0x5fffb9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000009 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00001d; op2val:0xbf5fffb9;
op3val:0x7f000009; valaddr_reg:x3; val_offset:744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 744*FLEN/8, x4, x1, x2)

inst_249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000021 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fffb7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000012 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000021; op2val:0x403fffb7;
op3val:0x7f000012; valaddr_reg:x3; val_offset:747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 747*FLEN/8, x4, x1, x2)

inst_250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000022 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x3fffab and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000022; op2val:0xbf3fffab;
op3val:0x7f000010; valaddr_reg:x3; val_offset:750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 750*FLEN/8, x4, x1, x2)

inst_251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000022 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7fff54 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000023 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000022; op2val:0xbf7fff54;
op3val:0x7f000023; valaddr_reg:x3; val_offset:753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 753*FLEN/8, x4, x1, x2)

inst_252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000023 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7ffe76 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000061 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000023; op2val:0xbf7ffe76;
op3val:0x7f000061; valaddr_reg:x3; val_offset:756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 756*FLEN/8, x4, x1, x2)

inst_253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000027 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fffcb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000027; op2val:0x403fffcb;
op3val:0x7f000010; valaddr_reg:x3; val_offset:759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 759*FLEN/8, x4, x1, x2)

inst_254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000029 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3f7fc8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00000c and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000029; op2val:0x403f7fc8;
op3val:0x7f00000c; valaddr_reg:x3; val_offset:762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 762*FLEN/8, x4, x1, x2)

inst_255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00002b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1fffeb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000043 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00002b; op2val:0x401fffeb;
op3val:0x7f000043; valaddr_reg:x3; val_offset:765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 765*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00002c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fdfd9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000036 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00002c; op2val:0x403fdfd9;
op3val:0x7f000036; valaddr_reg:x3; val_offset:768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 768*FLEN/8, x4, x1, x2)

inst_257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00002f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fffb3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000013 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00002f; op2val:0x403fffb3;
op3val:0x7f000013; valaddr_reg:x3; val_offset:771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 771*FLEN/8, x4, x1, x2)

inst_258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000033 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3ffed3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000033; op2val:0x403ffed3;
op3val:0x7f00003f; valaddr_reg:x3; val_offset:774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 774*FLEN/8, x4, x1, x2)

inst_259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000034 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7ffb6e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000014 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000034; op2val:0xbf7ffb6e;
op3val:0x7f000014; valaddr_reg:x3; val_offset:777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 777*FLEN/8, x4, x1, x2)

inst_260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000037 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fffb2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00000a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000037; op2val:0x403fffb2;
op3val:0x7f00000a; valaddr_reg:x3; val_offset:780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 780*FLEN/8, x4, x1, x2)

inst_261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000039 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x37ffdb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00005b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000039; op2val:0x4037ffdb;
op3val:0x7f00005b; valaddr_reg:x3; val_offset:783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 783*FLEN/8, x4, x1, x2)

inst_262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00003b and fs2 == 1 and fe2 == 0x7d and fm2 == 0x7fff7e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00003b; op2val:0xbeffff7e;
op3val:0x7f000002; valaddr_reg:x3; val_offset:786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 786*FLEN/8, x4, x1, x2)

inst_263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00003c and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fff74 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00001d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00003c; op2val:0x403fff74;
op3val:0x7f00001d; valaddr_reg:x3; val_offset:789*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 789*FLEN/8, x4, x1, x2)

inst_264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000042 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fefb7 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000034 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000042; op2val:0x403fefb7;
op3val:0x7f000034; valaddr_reg:x3; val_offset:792*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 792*FLEN/8, x4, x1, x2)

inst_265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000042 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7fff64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000009 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000042; op2val:0xbf7fff64;
op3val:0x7f000009; valaddr_reg:x3; val_offset:795*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 795*FLEN/8, x4, x1, x2)

inst_266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000045 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7ff6f0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000042 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000045; op2val:0xbf7ff6f0;
op3val:0x7f000042; valaddr_reg:x3; val_offset:798*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 798*FLEN/8, x4, x1, x2)

inst_267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000047 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bffb5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00003b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000047; op2val:0x403bffb5;
op3val:0x7f00003b; valaddr_reg:x3; val_offset:801*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 801*FLEN/8, x4, x1, x2)

inst_268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00004a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7feeea and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00004a; op2val:0xbf7feeea;
op3val:0x7f000040; valaddr_reg:x3; val_offset:804*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 804*FLEN/8, x4, x1, x2)

inst_269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000050 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7fff10 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000026 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000050; op2val:0xbf7fff10;
op3val:0x7f000026; valaddr_reg:x3; val_offset:807*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 807*FLEN/8, x4, x1, x2)

inst_270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000053 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3fffa6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000055 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000053; op2val:0x403fffa6;
op3val:0x7f000055; valaddr_reg:x3; val_offset:810*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 810*FLEN/8, x4, x1, x2)

inst_271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000057 and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7ffd0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000022 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000057; op2val:0xbf7ffd0c;
op3val:0x7f000022; valaddr_reg:x3; val_offset:813*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 813*FLEN/8, x4, x1, x2)

inst_272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00005a and fs2 == 1 and fe2 == 0x7e and fm2 == 0x7fdef6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00002a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00005a; op2val:0xbf7fdef6;
op3val:0x7f00002a; valaddr_reg:x3; val_offset:816*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 816*FLEN/8, x4, x1, x2)

inst_273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00005b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3ff793 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000038 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00005b; op2val:0x403ff793;
op3val:0x7f000038; valaddr_reg:x3; val_offset:819*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 819*FLEN/8, x4, x1, x2)

inst_274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x00005d and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3eff8c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00002f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f00005d; op2val:0x403eff8c;
op3val:0x7f00002f; valaddr_reg:x3; val_offset:822*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 822*FLEN/8, x4, x1, x2)

inst_275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x000060 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3ffef6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00000d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f000060; op2val:0x403ffef6;
op3val:0x7f00000d; valaddr_reg:x3; val_offset:825*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 825*FLEN/8, x4, x1, x2)

inst_276:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000001 and fs2 == 0 and fe2 == 0x8e and fm2 == 0x004a00 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000049 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1; op2val:0x47004a00;
op3val:0x49; valaddr_reg:x3; val_offset:828*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 828*FLEN/8, x4, x1, x2)

inst_277:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000001 and fs2 == 0 and fe2 == 0x95 and fm2 == 0x70007a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x1; op2val:0x4af0007a;
op3val:0x3e; valaddr_reg:x3; val_offset:831*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 831*FLEN/8, x4, x1, x2)

inst_278:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000002 and fs2 == 1 and fe2 == 0x94 and fm2 == 0x77ff44 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00005d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x2; op2val:0xca77ff44;
op3val:0x5d; valaddr_reg:x3; val_offset:834*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 834*FLEN/8, x4, x1, x2)

inst_279:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000004 and fs2 == 1 and fe2 == 0x8a and fm2 == 0x7e7c00 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000062 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4; op2val:0xc57e7c00;
op3val:0x62; valaddr_reg:x3; val_offset:837*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 837*FLEN/8, x4, x1, x2)

inst_280:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000004 and fs2 == 1 and fe2 == 0x93 and fm2 == 0x7ff7d6 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000014 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x4; op2val:0xc9fff7d6;
op3val:0x14; valaddr_reg:x3; val_offset:840*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 840*FLEN/8, x4, x1, x2)

inst_281:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000007 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7; op2val:0x40000000;
op3val:0xa; valaddr_reg:x3; val_offset:843*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 843*FLEN/8, x4, x1, x2)

inst_282:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000007 and fs2 == 0 and fe2 == 0x8a and fm2 == 0x126b6e and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7; op2val:0x45126b6e;
op3val:0xe; valaddr_reg:x3; val_offset:846*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 846*FLEN/8, x4, x1, x2)

inst_283:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000008 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x420000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000041 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x8; op2val:0x41420000;
op3val:0x41; valaddr_reg:x3; val_offset:849*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 849*FLEN/8, x4, x1, x2)

inst_284:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000008 and fs2 == 0 and fe2 == 0x87 and fm2 == 0x049000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000049 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x8; op2val:0x43849000;
op3val:0x49; valaddr_reg:x3; val_offset:852*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 852*FLEN/8, x4, x1, x2)

inst_285:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000a and fs2 == 0 and fe2 == 0x8e and fm2 == 0x4ccf9a and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0xa; op2val:0x474ccf9a;
op3val:0x1b; valaddr_reg:x3; val_offset:855*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 855*FLEN/8, x4, x1, x2)

inst_286:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00000a and fs2 == 1 and fe2 == 0x8f and fm2 == 0x4ccc00 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0xa; op2val:0xc7cccc00;
op3val:0x10; valaddr_reg:x3; val_offset:858*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 858*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(1,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(1257242746,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2,32,FLEN)
NAN_BOXED(3396861764,32,FLEN)
NAN_BOXED(2,32,FLEN)
NAN_BOXED(4,32,FLEN)
NAN_BOXED(1241513734,32,FLEN)
NAN_BOXED(4,32,FLEN)
NAN_BOXED(4,32,FLEN)
NAN_BOXED(3313400832,32,FLEN)
NAN_BOXED(98,32,FLEN)
NAN_BOXED(4,32,FLEN)
NAN_BOXED(3388995542,32,FLEN)
NAN_BOXED(3388995542,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(1073741824,32,FLEN)
NAN_BOXED(10,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(1158835054,32,FLEN)
NAN_BOXED(14,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(1132761088,32,FLEN)
NAN_BOXED(1132761088,32,FLEN)
NAN_BOXED(10,32,FLEN)
NAN_BOXED(10,32,FLEN)
NAN_BOXED(27,32,FLEN)
NAN_BOXED(10,32,FLEN)
NAN_BOXED(10,32,FLEN)
NAN_BOXED(16,32,FLEN)
NAN_BOXED(11,32,FLEN)
NAN_BOXED(3215124666,32,FLEN)
NAN_BOXED(19,32,FLEN)
NAN_BOXED(11,32,FLEN)
NAN_BOXED(3308897001,32,FLEN)
NAN_BOXED(74,32,FLEN)
NAN_BOXED(12,32,FLEN)
NAN_BOXED(1098208597,32,FLEN)
NAN_BOXED(56,32,FLEN)
NAN_BOXED(13,32,FLEN)
NAN_BOXED(1082614390,32,FLEN)
NAN_BOXED(71,32,FLEN)
NAN_BOXED(13,32,FLEN)
NAN_BOXED(1176344734,32,FLEN)
NAN_BOXED(47,32,FLEN)
NAN_BOXED(14,32,FLEN)
NAN_BOXED(1074640603,32,FLEN)
NAN_BOXED(96,32,FLEN)
NAN_BOXED(14,32,FLEN)
NAN_BOXED(1084676974,32,FLEN)
NAN_BOXED(75,32,FLEN)
NAN_BOXED(15,32,FLEN)
NAN_BOXED(1081571191,32,FLEN)
NAN_BOXED(63,32,FLEN)
NAN_BOXED(16,32,FLEN)
NAN_BOXED(1132521472,32,FLEN)
NAN_BOXED(29,32,FLEN)
NAN_BOXED(16,32,FLEN)
NAN_BOXED(1207959848,32,FLEN)
NAN_BOXED(74,32,FLEN)
NAN_BOXED(17,32,FLEN)
NAN_BOXED(1084809066,32,FLEN)
NAN_BOXED(89,32,FLEN)
NAN_BOXED(17,32,FLEN)
NAN_BOXED(3370986790,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(18,32,FLEN)
NAN_BOXED(3366627909,32,FLEN)
NAN_BOXED(56,32,FLEN)
NAN_BOXED(19,32,FLEN)
NAN_BOXED(1196922853,32,FLEN)
NAN_BOXED(70,32,FLEN)
NAN_BOXED(20,32,FLEN)
NAN_BOXED(1162675405,32,FLEN)
NAN_BOXED(69,32,FLEN)
NAN_BOXED(20,32,FLEN)
NAN_BOXED(1204604640,32,FLEN)
NAN_BOXED(82,32,FLEN)
NAN_BOXED(21,32,FLEN)
NAN_BOXED(1128517437,32,FLEN)
NAN_BOXED(15,32,FLEN)
NAN_BOXED(22,32,FLEN)
NAN_BOXED(3334089332,32,FLEN)
NAN_BOXED(46,32,FLEN)
NAN_BOXED(22,32,FLEN)
NAN_BOXED(3359255921,32,FLEN)
NAN_BOXED(97,32,FLEN)
NAN_BOXED(22,32,FLEN)
NAN_BOXED(3367644041,32,FLEN)
NAN_BOXED(17,32,FLEN)
NAN_BOXED(25,32,FLEN)
NAN_BOXED(1070386381,32,FLEN)
NAN_BOXED(48,32,FLEN)
NAN_BOXED(25,32,FLEN)
NAN_BOXED(1109749924,32,FLEN)
NAN_BOXED(9,32,FLEN)
NAN_BOXED(25,32,FLEN)
NAN_BOXED(1218697004,32,FLEN)
NAN_BOXED(31,32,FLEN)
NAN_BOXED(25,32,FLEN)
NAN_BOXED(3357791936,32,FLEN)
NAN_BOXED(28,32,FLEN)
NAN_BOXED(26,32,FLEN)
NAN_BOXED(1218203386,32,FLEN)
NAN_BOXED(44,32,FLEN)
NAN_BOXED(27,32,FLEN)
NAN_BOXED(1117519872,32,FLEN)
NAN_BOXED(57,32,FLEN)
NAN_BOXED(27,32,FLEN)
NAN_BOXED(1217746334,32,FLEN)
NAN_BOXED(62,32,FLEN)
NAN_BOXED(27,32,FLEN)
NAN_BOXED(3264396705,32,FLEN)
NAN_BOXED(68,32,FLEN)
NAN_BOXED(28,32,FLEN)
NAN_BOXED(1075689179,32,FLEN)
NAN_BOXED(5,32,FLEN)
NAN_BOXED(29,32,FLEN)
NAN_BOXED(1166884723,32,FLEN)
NAN_BOXED(6,32,FLEN)
NAN_BOXED(29,32,FLEN)
NAN_BOXED(1217197882,32,FLEN)
NAN_BOXED(14,32,FLEN)
NAN_BOXED(30,32,FLEN)
NAN_BOXED(1216872512,32,FLEN)
NAN_BOXED(61,32,FLEN)
NAN_BOXED(30,32,FLEN)
NAN_BOXED(1216907410,32,FLEN)
NAN_BOXED(26,32,FLEN)
NAN_BOXED(31,32,FLEN)
NAN_BOXED(1099381198,32,FLEN)
NAN_BOXED(12,32,FLEN)
NAN_BOXED(32,32,FLEN)
NAN_BOXED(3279896576,32,FLEN)
NAN_BOXED(24,32,FLEN)
NAN_BOXED(33,32,FLEN)
NAN_BOXED(1207451330,32,FLEN)
NAN_BOXED(45,32,FLEN)
NAN_BOXED(34,32,FLEN)
NAN_BOXED(1215360346,32,FLEN)
NAN_BOXED(25,32,FLEN)
NAN_BOXED(34,32,FLEN)
NAN_BOXED(3233253256,32,FLEN)
NAN_BOXED(62,32,FLEN)
NAN_BOXED(36,32,FLEN)
NAN_BOXED(1214483676,32,FLEN)
NAN_BOXED(61,32,FLEN)
NAN_BOXED(37,32,FLEN)
NAN_BOXED(3328008026,32,FLEN)
NAN_BOXED(78,32,FLEN)
NAN_BOXED(38,32,FLEN)
NAN_BOXED(1180146149,32,FLEN)
NAN_BOXED(54,32,FLEN)
NAN_BOXED(39,32,FLEN)
NAN_BOXED(3302085973,32,FLEN)
NAN_BOXED(68,32,FLEN)
NAN_BOXED(40,32,FLEN)
NAN_BOXED(1204604339,32,FLEN)
NAN_BOXED(72,32,FLEN)
NAN_BOXED(41,32,FLEN)
NAN_BOXED(3250329850,32,FLEN)
NAN_BOXED(60,32,FLEN)
NAN_BOXED(42,32,FLEN)
NAN_BOXED(1056964608,32,FLEN)
NAN_BOXED(20,32,FLEN)
NAN_BOXED(43,32,FLEN)
NAN_BOXED(3359539919,32,FLEN)
NAN_BOXED(12,32,FLEN)
NAN_BOXED(44,32,FLEN)
NAN_BOXED(1128002653,32,FLEN)
NAN_BOXED(77,32,FLEN)
NAN_BOXED(44,32,FLEN)
NAN_BOXED(3209023860,32,FLEN)
NAN_BOXED(95,32,FLEN)
NAN_BOXED(45,32,FLEN)
NAN_BOXED(1211498577,32,FLEN)
NAN_BOXED(58,32,FLEN)
NAN_BOXED(45,32,FLEN)
NAN_BOXED(3358938423,32,FLEN)
NAN_BOXED(20,32,FLEN)
NAN_BOXED(46,32,FLEN)
NAN_BOXED(1211242091,32,FLEN)
NAN_BOXED(94,32,FLEN)
NAN_BOXED(47,32,FLEN)
NAN_BOXED(1073206381,32,FLEN)
NAN_BOXED(75,32,FLEN)
NAN_BOXED(47,32,FLEN)
NAN_BOXED(1210982588,32,FLEN)
NAN_BOXED(11,32,FLEN)
NAN_BOXED(47,32,FLEN)
NAN_BOXED(3266093927,32,FLEN)
NAN_BOXED(39,32,FLEN)
NAN_BOXED(47,32,FLEN)
NAN_BOXED(3266152492,32,FLEN)
NAN_BOXED(19,32,FLEN)
NAN_BOXED(50,32,FLEN)
NAN_BOXED(3357791890,32,FLEN)
NAN_BOXED(92,32,FLEN)
NAN_BOXED(51,32,FLEN)
NAN_BOXED(1071110104,32,FLEN)
NAN_BOXED(84,32,FLEN)
NAN_BOXED(51,32,FLEN)
NAN_BOXED(1074975443,32,FLEN)
NAN_BOXED(52,32,FLEN)
NAN_BOXED(51,32,FLEN)
NAN_BOXED(1077113715,32,FLEN)
NAN_BOXED(14,32,FLEN)
NAN_BOXED(51,32,FLEN)
NAN_BOXED(1151378693,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(52,32,FLEN)
NAN_BOXED(1092636357,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(52,32,FLEN)
NAN_BOXED(1209895490,32,FLEN)
NAN_BOXED(95,32,FLEN)
NAN_BOXED(54,32,FLEN)
NAN_BOXED(1084033403,32,FLEN)
NAN_BOXED(9,32,FLEN)
NAN_BOXED(56,32,FLEN)
NAN_BOXED(3356641469,32,FLEN)
NAN_BOXED(82,32,FLEN)
NAN_BOXED(59,32,FLEN)
NAN_BOXED(1071893487,32,FLEN)
NAN_BOXED(88,32,FLEN)
NAN_BOXED(60,32,FLEN)
NAN_BOXED(1063395874,32,FLEN)
NAN_BOXED(62,32,FLEN)
NAN_BOXED(60,32,FLEN)
NAN_BOXED(3356002316,32,FLEN)
NAN_BOXED(52,32,FLEN)
NAN_BOXED(61,32,FLEN)
NAN_BOXED(1046100673,32,FLEN)
NAN_BOXED(16,32,FLEN)
NAN_BOXED(61,32,FLEN)
NAN_BOXED(3355838474,32,FLEN)
NAN_BOXED(85,32,FLEN)
NAN_BOXED(62,32,FLEN)
NAN_BOXED(1052635004,32,FLEN)
NAN_BOXED(40,32,FLEN)
NAN_BOXED(62,32,FLEN)
NAN_BOXED(1085208510,32,FLEN)
NAN_BOXED(82,32,FLEN)
NAN_BOXED(62,32,FLEN)
NAN_BOXED(3355713771,32,FLEN)
NAN_BOXED(23,32,FLEN)
NAN_BOXED(64,32,FLEN)
NAN_BOXED(3223846912,32,FLEN)
NAN_BOXED(88,32,FLEN)
NAN_BOXED(64,32,FLEN)
NAN_BOXED(3305105920,32,FLEN)
NAN_BOXED(44,32,FLEN)
NAN_BOXED(65,32,FLEN)
NAN_BOXED(3346796316,32,FLEN)
NAN_BOXED(43,32,FLEN)
NAN_BOXED(66,32,FLEN)
NAN_BOXED(1067513918,32,FLEN)
NAN_BOXED(80,32,FLEN)
NAN_BOXED(66,32,FLEN)
NAN_BOXED(3338157165,32,FLEN)
NAN_BOXED(54,32,FLEN)
NAN_BOXED(67,32,FLEN)
NAN_BOXED(1207208393,32,FLEN)
NAN_BOXED(64,32,FLEN)
NAN_BOXED(67,32,FLEN)
NAN_BOXED(3245608777,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(67,32,FLEN)
NAN_BOXED(3312746129,32,FLEN)
NAN_BOXED(47,32,FLEN)
NAN_BOXED(68,32,FLEN)
NAN_BOXED(3287329129,32,FLEN)
NAN_BOXED(39,32,FLEN)
NAN_BOXED(68,32,FLEN)
NAN_BOXED(3352482332,32,FLEN)
NAN_BOXED(96,32,FLEN)
NAN_BOXED(69,32,FLEN)
NAN_BOXED(1050399610,32,FLEN)
NAN_BOXED(13,32,FLEN)
NAN_BOXED(69,32,FLEN)
NAN_BOXED(3235115305,32,FLEN)
NAN_BOXED(55,32,FLEN)
NAN_BOXED(69,32,FLEN)
NAN_BOXED(3337449732,32,FLEN)
NAN_BOXED(70,32,FLEN)
NAN_BOXED(71,32,FLEN)
NAN_BOXED(1098065833,32,FLEN)
NAN_BOXED(55,32,FLEN)
NAN_BOXED(71,32,FLEN)
NAN_BOXED(3353670829,32,FLEN)
NAN_BOXED(71,32,FLEN)
NAN_BOXED(72,32,FLEN)
NAN_BOXED(1066751317,32,FLEN)
NAN_BOXED(51,32,FLEN)
NAN_BOXED(72,32,FLEN)
NAN_BOXED(1164153401,32,FLEN)
NAN_BOXED(18,32,FLEN)
NAN_BOXED(73,32,FLEN)
NAN_BOXED(3208929841,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(74,32,FLEN)
NAN_BOXED(1065806654,32,FLEN)
NAN_BOXED(82,32,FLEN)
NAN_BOXED(74,32,FLEN)
NAN_BOXED(1138616707,32,FLEN)
NAN_BOXED(75,32,FLEN)
NAN_BOXED(75,32,FLEN)
NAN_BOXED(1130008412,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(75,32,FLEN)
NAN_BOXED(3251906806,32,FLEN)
NAN_BOXED(59,32,FLEN)
NAN_BOXED(76,32,FLEN)
NAN_BOXED(3352790614,32,FLEN)
NAN_BOXED(60,32,FLEN)
NAN_BOXED(78,32,FLEN)
NAN_BOXED(1058531853,32,FLEN)
NAN_BOXED(47,32,FLEN)
NAN_BOXED(79,32,FLEN)
NAN_BOXED(1162831224,32,FLEN)
NAN_BOXED(4,32,FLEN)
NAN_BOXED(79,32,FLEN)
NAN_BOXED(1179608829,32,FLEN)
NAN_BOXED(49,32,FLEN)
NAN_BOXED(79,32,FLEN)
NAN_BOXED(1204774159,32,FLEN)
NAN_BOXED(98,32,FLEN)
NAN_BOXED(79,32,FLEN)
NAN_BOXED(3352244253,32,FLEN)
NAN_BOXED(77,32,FLEN)
NAN_BOXED(80,32,FLEN)
NAN_BOXED(1204184803,32,FLEN)
NAN_BOXED(79,32,FLEN)
NAN_BOXED(80,32,FLEN)
NAN_BOXED(3215038874,32,FLEN)
NAN_BOXED(27,32,FLEN)
NAN_BOXED(81,32,FLEN)
NAN_BOXED(1120683400,32,FLEN)
NAN_BOXED(81,32,FLEN)
NAN_BOXED(82,32,FLEN)
NAN_BOXED(1204276791,32,FLEN)
NAN_BOXED(29,32,FLEN)
NAN_BOXED(83,32,FLEN)
NAN_BOXED(1200884838,32,FLEN)
NAN_BOXED(11,32,FLEN)
NAN_BOXED(83,32,FLEN)
NAN_BOXED(3292880205,32,FLEN)
NAN_BOXED(12,32,FLEN)
NAN_BOXED(84,32,FLEN)
NAN_BOXED(1066152131,32,FLEN)
NAN_BOXED(87,32,FLEN)
NAN_BOXED(84,32,FLEN)
NAN_BOXED(1202367214,32,FLEN)
NAN_BOXED(45,32,FLEN)
NAN_BOXED(84,32,FLEN)
NAN_BOXED(3350649687,32,FLEN)
NAN_BOXED(14,32,FLEN)
NAN_BOXED(84,32,FLEN)
NAN_BOXED(3351442353,32,FLEN)
NAN_BOXED(19,32,FLEN)
NAN_BOXED(85,32,FLEN)
NAN_BOXED(1195426030,32,FLEN)
NAN_BOXED(16,32,FLEN)
NAN_BOXED(88,32,FLEN)
NAN_BOXED(1048957300,32,FLEN)
NAN_BOXED(24,32,FLEN)
NAN_BOXED(89,32,FLEN)
NAN_BOXED(1203245489,32,FLEN)
NAN_BOXED(78,32,FLEN)
NAN_BOXED(89,32,FLEN)
NAN_BOXED(3232818717,32,FLEN)
NAN_BOXED(21,32,FLEN)
NAN_BOXED(89,32,FLEN)
NAN_BOXED(3266742801,32,FLEN)
NAN_BOXED(70,32,FLEN)
NAN_BOXED(90,32,FLEN)
NAN_BOXED(3275075675,32,FLEN)
NAN_BOXED(32,32,FLEN)
NAN_BOXED(90,32,FLEN)
NAN_BOXED(3300261797,32,FLEN)
NAN_BOXED(34,32,FLEN)
NAN_BOXED(92,32,FLEN)
NAN_BOXED(3196059648,32,FLEN)
NAN_BOXED(9,32,FLEN)
NAN_BOXED(93,32,FLEN)
NAN_BOXED(1202722370,32,FLEN)
NAN_BOXED(45,32,FLEN)
NAN_BOXED(93,32,FLEN)
NAN_BOXED(3350211212,32,FLEN)
NAN_BOXED(21,32,FLEN)
NAN_BOXED(93,32,FLEN)
NAN_BOXED(3350211479,32,FLEN)
NAN_BOXED(51,32,FLEN)
NAN_BOXED(94,32,FLEN)
NAN_BOXED(3308143202,32,FLEN)
NAN_BOXED(58,32,FLEN)
NAN_BOXED(95,32,FLEN)
NAN_BOXED(1043101330,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(96,32,FLEN)
NAN_BOXED(3349850608,32,FLEN)
NAN_BOXED(11,32,FLEN)
NAN_BOXED(97,32,FLEN)
NAN_BOXED(3349735449,32,FLEN)
NAN_BOXED(26,32,FLEN)
NAN_BOXED(99,32,FLEN)
NAN_BOXED(3324345747,32,FLEN)
NAN_BOXED(29,32,FLEN)
NAN_BOXED(8388612,32,FLEN)
NAN_BOXED(1073741837,32,FLEN)
NAN_BOXED(8388641,32,FLEN)
NAN_BOXED(8388616,32,FLEN)
NAN_BOXED(1074266124,32,FLEN)
NAN_BOXED(8388650,32,FLEN)
NAN_BOXED(8388624,32,FLEN)
NAN_BOXED(1074003987,32,FLEN)
NAN_BOXED(8388680,32,FLEN)
NAN_BOXED(8388625,32,FLEN)
NAN_BOXED(1073741843,32,FLEN)
NAN_BOXED(8388616,32,FLEN)
NAN_BOXED(8388625,32,FLEN)
NAN_BOXED(1073742865,32,FLEN)
NAN_BOXED(8388677,32,FLEN)
NAN_BOXED(8388627,32,FLEN)
NAN_BOXED(1073807371,32,FLEN)
NAN_BOXED(8388669,32,FLEN)
NAN_BOXED(8388628,32,FLEN)
NAN_BOXED(1073743886,32,FLEN)
NAN_BOXED(8388676,32,FLEN)
NAN_BOXED(8388628,32,FLEN)
NAN_BOXED(1073774583,32,FLEN)
NAN_BOXED(8388631,32,FLEN)
NAN_BOXED(8388634,32,FLEN)
NAN_BOXED(3111444430,32,FLEN)
NAN_BOXED(8388697,32,FLEN)
NAN_BOXED(8388636,32,FLEN)
NAN_BOXED(1073741808,32,FLEN)
NAN_BOXED(8388646,32,FLEN)
NAN_BOXED(8388640,32,FLEN)
NAN_BOXED(908591062,32,FLEN)
NAN_BOXED(8388633,32,FLEN)
NAN_BOXED(8388640,32,FLEN)
NAN_BOXED(3145681856,32,FLEN)
NAN_BOXED(8388698,32,FLEN)
NAN_BOXED(8388644,32,FLEN)
NAN_BOXED(3028287416,32,FLEN)
NAN_BOXED(8388614,32,FLEN)
NAN_BOXED(8388644,32,FLEN)
NAN_BOXED(3120324537,32,FLEN)
NAN_BOXED(8388666,32,FLEN)
NAN_BOXED(8388649,32,FLEN)
NAN_BOXED(3196059486,32,FLEN)
NAN_BOXED(8388618,32,FLEN)
NAN_BOXED(8388650,32,FLEN)
NAN_BOXED(1073741790,32,FLEN)
NAN_BOXED(8388642,32,FLEN)
NAN_BOXED(8388659,32,FLEN)
NAN_BOXED(3187670026,32,FLEN)
NAN_BOXED(8388665,32,FLEN)
NAN_BOXED(8388662,32,FLEN)
NAN_BOXED(1073742314,32,FLEN)
NAN_BOXED(8388673,32,FLEN)
NAN_BOXED(8388662,32,FLEN)
NAN_BOXED(3179281812,32,FLEN)
NAN_BOXED(8388624,32,FLEN)
NAN_BOXED(8388665,32,FLEN)
NAN_BOXED(1073749971,32,FLEN)
NAN_BOXED(8388632,32,FLEN)
NAN_BOXED(8388665,32,FLEN)
NAN_BOXED(3084255137,32,FLEN)
NAN_BOXED(8388650,32,FLEN)
NAN_BOXED(8388666,32,FLEN)
NAN_BOXED(3170892556,32,FLEN)
NAN_BOXED(8388626,32,FLEN)
NAN_BOXED(8388667,32,FLEN)
NAN_BOXED(1073741935,32,FLEN)
NAN_BOXED(8388693,32,FLEN)
NAN_BOXED(8388670,32,FLEN)
NAN_BOXED(902823835,32,FLEN)
NAN_BOXED(8388622,32,FLEN)
NAN_BOXED(8388670,32,FLEN)
NAN_BOXED(3137272708,32,FLEN)
NAN_BOXED(8388673,32,FLEN)
NAN_BOXED(8388673,32,FLEN)
NAN_BOXED(911212438,32,FLEN)
NAN_BOXED(8388666,32,FLEN)
NAN_BOXED(8388673,32,FLEN)
NAN_BOXED(1073741729,32,FLEN)
NAN_BOXED(8388639,32,FLEN)
NAN_BOXED(8388674,32,FLEN)
NAN_BOXED(1073745855,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(8388674,32,FLEN)
NAN_BOXED(3128809341,32,FLEN)
NAN_BOXED(8388677,32,FLEN)
NAN_BOXED(8388675,32,FLEN)
NAN_BOXED(3154107770,32,FLEN)
NAN_BOXED(8388642,32,FLEN)
NAN_BOXED(8388676,32,FLEN)
NAN_BOXED(1075838927,32,FLEN)
NAN_BOXED(8388680,32,FLEN)
NAN_BOXED(8388678,32,FLEN)
NAN_BOXED(1073741770,32,FLEN)
NAN_BOXED(8388662,32,FLEN)
NAN_BOXED(8388680,32,FLEN)
NAN_BOXED(893386644,32,FLEN)
NAN_BOXED(8388616,32,FLEN)
NAN_BOXED(8388680,32,FLEN)
NAN_BOXED(3069181817,32,FLEN)
NAN_BOXED(8388612,32,FLEN)
NAN_BOXED(8388680,32,FLEN)
NAN_BOXED(3162501744,32,FLEN)
NAN_BOXED(8388634,32,FLEN)
NAN_BOXED(8388683,32,FLEN)
NAN_BOXED(1073742038,32,FLEN)
NAN_BOXED(8388675,32,FLEN)
NAN_BOXED(8388686,32,FLEN)
NAN_BOXED(1073758130,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(8388686,32,FLEN)
NAN_BOXED(3102703470,32,FLEN)
NAN_BOXED(8388674,32,FLEN)
NAN_BOXED(8388687,32,FLEN)
NAN_BOXED(3093266294,32,FLEN)
NAN_BOXED(8388673,32,FLEN)
NAN_BOXED(8388688,32,FLEN)
NAN_BOXED(1073872861,32,FLEN)
NAN_BOXED(8388701,32,FLEN)
NAN_BOXED(8388694,32,FLEN)
NAN_BOXED(3204447960,32,FLEN)
NAN_BOXED(8388639,32,FLEN)
NAN_BOXED(8388696,32,FLEN)
NAN_BOXED(1074790335,32,FLEN)
NAN_BOXED(8388675,32,FLEN)
NAN_BOXED(8388703,32,FLEN)
NAN_BOXED(1073741808,32,FLEN)
NAN_BOXED(8388654,32,FLEN)
NAN_BOXED(8388706,32,FLEN)
NAN_BOXED(1073741712,32,FLEN)
NAN_BOXED(8388684,32,FLEN)
NAN_BOXED(8388706,32,FLEN)
NAN_BOXED(3077439306,32,FLEN)
NAN_BOXED(8388617,32,FLEN)
NAN_BOXED(8388707,32,FLEN)
NAN_BOXED(3032481644,32,FLEN)
NAN_BOXED(8388621,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(3179281822,32,FLEN)
NAN_BOXED(1065353235,32,FLEN)
NAN_BOXED(1065353218,32,FLEN)
NAN_BOXED(3154100476,32,FLEN)
NAN_BOXED(1065353279,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(1074003995,32,FLEN)
NAN_BOXED(1065353276,32,FLEN)
NAN_BOXED(1065353222,32,FLEN)
NAN_BOXED(1073741863,32,FLEN)
NAN_BOXED(1065353302,32,FLEN)
NAN_BOXED(1065353225,32,FLEN)
NAN_BOXED(1073742077,32,FLEN)
NAN_BOXED(1065353228,32,FLEN)
NAN_BOXED(1065353225,32,FLEN)
NAN_BOXED(1073743867,32,FLEN)
NAN_BOXED(1065353224,32,FLEN)
NAN_BOXED(1065353226,32,FLEN)
NAN_BOXED(1073741867,32,FLEN)
NAN_BOXED(1065353314,32,FLEN)
NAN_BOXED(1065353227,32,FLEN)
NAN_BOXED(3128903658,32,FLEN)
NAN_BOXED(1065353239,32,FLEN)
NAN_BOXED(1065353236,32,FLEN)
NAN_BOXED(3137308632,32,FLEN)
NAN_BOXED(1065353246,32,FLEN)
NAN_BOXED(1065353238,32,FLEN)
NAN_BOXED(911212508,32,FLEN)
NAN_BOXED(1065353274,32,FLEN)
NAN_BOXED(1065353244,32,FLEN)
NAN_BOXED(927203285,32,FLEN)
NAN_BOXED(1065353315,32,FLEN)
NAN_BOXED(1065353246,32,FLEN)
NAN_BOXED(3120480196,32,FLEN)
NAN_BOXED(1065353236,32,FLEN)
NAN_BOXED(1065353250,32,FLEN)
NAN_BOXED(3170891388,32,FLEN)
NAN_BOXED(1065353253,32,FLEN)
NAN_BOXED(1065353251,32,FLEN)
NAN_BOXED(1073742331,32,FLEN)
NAN_BOXED(1065353277,32,FLEN)
NAN_BOXED(1065353252,32,FLEN)
NAN_BOXED(3076259778,32,FLEN)
NAN_BOXED(1065353234,32,FLEN)
NAN_BOXED(1065353252,32,FLEN)
NAN_BOXED(3092414405,32,FLEN)
NAN_BOXED(1065353307,32,FLEN)
NAN_BOXED(1065353253,32,FLEN)
NAN_BOXED(904921019,32,FLEN)
NAN_BOXED(1065353233,32,FLEN)
NAN_BOXED(1065353256,32,FLEN)
NAN_BOXED(1073750017,32,FLEN)
NAN_BOXED(1065353299,32,FLEN)
NAN_BOXED(1065353257,32,FLEN)
NAN_BOXED(1073741818,32,FLEN)
NAN_BOXED(1065353260,32,FLEN)
NAN_BOXED(1065353260,32,FLEN)
NAN_BOXED(1073741757,32,FLEN)
NAN_BOXED(1065353236,32,FLEN)
NAN_BOXED(1065353262,32,FLEN)
NAN_BOXED(1074266074,32,FLEN)
NAN_BOXED(1065353238,32,FLEN)
NAN_BOXED(1065353264,32,FLEN)
NAN_BOXED(3196058920,32,FLEN)
NAN_BOXED(1065353295,32,FLEN)
NAN_BOXED(1065353267,32,FLEN)
NAN_BOXED(917241787,32,FLEN)
NAN_BOXED(1065353267,32,FLEN)
NAN_BOXED(1065353268,32,FLEN)
NAN_BOXED(895483813,32,FLEN)
NAN_BOXED(1065353287,32,FLEN)
NAN_BOXED(1065353270,32,FLEN)
NAN_BOXED(3103031193,32,FLEN)
NAN_BOXED(1065353262,32,FLEN)
NAN_BOXED(1065353270,32,FLEN)
NAN_BOXED(3187669828,32,FLEN)
NAN_BOXED(1065353285,32,FLEN)
NAN_BOXED(1065353272,32,FLEN)
NAN_BOXED(3082354607,32,FLEN)
NAN_BOXED(1065353287,32,FLEN)
NAN_BOXED(1065353274,32,FLEN)
NAN_BOXED(1073774552,32,FLEN)
NAN_BOXED(1065353253,32,FLEN)
NAN_BOXED(1065353279,32,FLEN)
NAN_BOXED(1073741754,32,FLEN)
NAN_BOXED(1065353270,32,FLEN)
NAN_BOXED(1065353280,32,FLEN)
NAN_BOXED(1075838900,32,FLEN)
NAN_BOXED(1065353224,32,FLEN)
NAN_BOXED(1065353280,32,FLEN)
NAN_BOXED(3038773168,32,FLEN)
NAN_BOXED(1065353227,32,FLEN)
NAN_BOXED(1065353288,32,FLEN)
NAN_BOXED(1073741770,32,FLEN)
NAN_BOXED(1065353290,32,FLEN)
NAN_BOXED(1065353289,32,FLEN)
NAN_BOXED(3204447946,32,FLEN)
NAN_BOXED(1065353257,32,FLEN)
NAN_BOXED(1065353290,32,FLEN)
NAN_BOXED(1073758178,32,FLEN)
NAN_BOXED(1065353304,32,FLEN)
NAN_BOXED(1065353291,32,FLEN)
NAN_BOXED(1073741906,32,FLEN)
NAN_BOXED(1065353275,32,FLEN)
NAN_BOXED(1065353292,32,FLEN)
NAN_BOXED(3162501992,32,FLEN)
NAN_BOXED(1065353240,32,FLEN)
NAN_BOXED(1065353293,32,FLEN)
NAN_BOXED(1073741843,32,FLEN)
NAN_BOXED(1065353280,32,FLEN)
NAN_BOXED(1065353295,32,FLEN)
NAN_BOXED(1074790319,32,FLEN)
NAN_BOXED(1065353231,32,FLEN)
NAN_BOXED(1065353301,32,FLEN)
NAN_BOXED(3145712470,32,FLEN)
NAN_BOXED(1065353246,32,FLEN)
NAN_BOXED(1065353302,32,FLEN)
NAN_BOXED(1073872831,32,FLEN)
NAN_BOXED(1065353261,32,FLEN)
NAN_BOXED(1065353304,32,FLEN)
NAN_BOXED(3111771988,32,FLEN)
NAN_BOXED(1065353265,32,FLEN)
NAN_BOXED(1065353305,32,FLEN)
NAN_BOXED(1073741755,32,FLEN)
NAN_BOXED(1065353261,32,FLEN)
NAN_BOXED(1065353306,32,FLEN)
NAN_BOXED(1073742801,32,FLEN)
NAN_BOXED(1065353302,32,FLEN)
NAN_BOXED(1065353308,32,FLEN)
NAN_BOXED(1073807292,32,FLEN)
NAN_BOXED(1065353266,32,FLEN)
NAN_BOXED(1065353310,32,FLEN)
NAN_BOXED(1073745871,32,FLEN)
NAN_BOXED(1065353306,32,FLEN)
NAN_BOXED(1065353311,32,FLEN)
NAN_BOXED(912260954,32,FLEN)
NAN_BOXED(1065353248,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(1076887572,32,FLEN)
NAN_BOXED(2130706482,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(1077805073,32,FLEN)
NAN_BOXED(2130706476,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(3212574548,32,FLEN)
NAN_BOXED(2130706514,32,FLEN)
NAN_BOXED(2130706438,32,FLEN)
NAN_BOXED(3212836738,32,FLEN)
NAN_BOXED(2130706456,32,FLEN)
NAN_BOXED(2130706440,32,FLEN)
NAN_BOXED(3212803900,32,FLEN)
NAN_BOXED(2130706521,32,FLEN)
NAN_BOXED(2130706442,32,FLEN)
NAN_BOXED(3212705700,32,FLEN)
NAN_BOXED(2130706467,32,FLEN)
NAN_BOXED(2130706443,32,FLEN)
NAN_BOXED(3211788109,32,FLEN)
NAN_BOXED(2130706510,32,FLEN)
NAN_BOXED(2130706444,32,FLEN)
NAN_BOXED(3212312483,32,FLEN)
NAN_BOXED(2130706466,32,FLEN)
NAN_BOXED(2130706444,32,FLEN)
NAN_BOXED(3212820382,32,FLEN)
NAN_BOXED(2130706468,32,FLEN)
NAN_BOXED(2130706446,32,FLEN)
NAN_BOXED(3212836796,32,FLEN)
NAN_BOXED(2130706443,32,FLEN)
NAN_BOXED(2130706447,32,FLEN)
NAN_BOXED(3212836764,32,FLEN)
NAN_BOXED(2130706462,32,FLEN)
NAN_BOXED(2130706449,32,FLEN)
NAN_BOXED(3212836462,32,FLEN)
NAN_BOXED(2130706487,32,FLEN)
NAN_BOXED(2130706452,32,FLEN)
NAN_BOXED(1077936139,32,FLEN)
NAN_BOXED(2130706524,32,FLEN)
NAN_BOXED(2130706453,32,FLEN)
NAN_BOXED(1077935627,32,FLEN)
NAN_BOXED(2130706518,32,FLEN)
NAN_BOXED(2130706456,32,FLEN)
NAN_BOXED(3212771168,32,FLEN)
NAN_BOXED(2130706487,32,FLEN)
NAN_BOXED(2130706458,32,FLEN)
NAN_BOXED(1077919728,32,FLEN)
NAN_BOXED(2130706478,32,FLEN)
NAN_BOXED(2130706460,32,FLEN)
NAN_BOXED(1077936128,32,FLEN)
NAN_BOXED(2130706518,32,FLEN)
NAN_BOXED(2130706461,32,FLEN)
NAN_BOXED(1077935071,32,FLEN)
NAN_BOXED(2130706453,32,FLEN)
NAN_BOXED(2130706461,32,FLEN)
NAN_BOXED(3210739641,32,FLEN)
NAN_BOXED(2130706441,32,FLEN)
NAN_BOXED(2130706465,32,FLEN)
NAN_BOXED(1077936055,32,FLEN)
NAN_BOXED(2130706450,32,FLEN)
NAN_BOXED(2130706466,32,FLEN)
NAN_BOXED(3208642475,32,FLEN)
NAN_BOXED(2130706448,32,FLEN)
NAN_BOXED(2130706466,32,FLEN)
NAN_BOXED(3212836692,32,FLEN)
NAN_BOXED(2130706467,32,FLEN)
NAN_BOXED(2130706467,32,FLEN)
NAN_BOXED(3212836470,32,FLEN)
NAN_BOXED(2130706529,32,FLEN)
NAN_BOXED(2130706471,32,FLEN)
NAN_BOXED(1077936075,32,FLEN)
NAN_BOXED(2130706448,32,FLEN)
NAN_BOXED(2130706473,32,FLEN)
NAN_BOXED(1077903304,32,FLEN)
NAN_BOXED(2130706444,32,FLEN)
NAN_BOXED(2130706475,32,FLEN)
NAN_BOXED(1075838955,32,FLEN)
NAN_BOXED(2130706499,32,FLEN)
NAN_BOXED(2130706476,32,FLEN)
NAN_BOXED(1077927897,32,FLEN)
NAN_BOXED(2130706486,32,FLEN)
NAN_BOXED(2130706479,32,FLEN)
NAN_BOXED(1077936051,32,FLEN)
NAN_BOXED(2130706451,32,FLEN)
NAN_BOXED(2130706483,32,FLEN)
NAN_BOXED(1077935827,32,FLEN)
NAN_BOXED(2130706495,32,FLEN)
NAN_BOXED(2130706484,32,FLEN)
NAN_BOXED(3212835694,32,FLEN)
NAN_BOXED(2130706452,32,FLEN)
NAN_BOXED(2130706487,32,FLEN)
NAN_BOXED(1077936050,32,FLEN)
NAN_BOXED(2130706442,32,FLEN)
NAN_BOXED(2130706489,32,FLEN)
NAN_BOXED(1077411803,32,FLEN)
NAN_BOXED(2130706523,32,FLEN)
NAN_BOXED(2130706491,32,FLEN)
NAN_BOXED(3204448126,32,FLEN)
NAN_BOXED(2130706434,32,FLEN)
NAN_BOXED(2130706492,32,FLEN)
NAN_BOXED(1077935988,32,FLEN)
NAN_BOXED(2130706461,32,FLEN)
NAN_BOXED(2130706498,32,FLEN)
NAN_BOXED(1077931959,32,FLEN)
NAN_BOXED(2130706484,32,FLEN)
NAN_BOXED(2130706498,32,FLEN)
NAN_BOXED(3212836708,32,FLEN)
NAN_BOXED(2130706441,32,FLEN)
NAN_BOXED(2130706501,32,FLEN)
NAN_BOXED(3212834544,32,FLEN)
NAN_BOXED(2130706498,32,FLEN)
NAN_BOXED(2130706503,32,FLEN)
NAN_BOXED(1077673909,32,FLEN)
NAN_BOXED(2130706491,32,FLEN)
NAN_BOXED(2130706506,32,FLEN)
NAN_BOXED(3212832490,32,FLEN)
NAN_BOXED(2130706496,32,FLEN)
NAN_BOXED(2130706512,32,FLEN)
NAN_BOXED(3212836624,32,FLEN)
NAN_BOXED(2130706470,32,FLEN)
NAN_BOXED(2130706515,32,FLEN)
NAN_BOXED(1077936038,32,FLEN)
NAN_BOXED(2130706517,32,FLEN)
NAN_BOXED(2130706519,32,FLEN)
NAN_BOXED(3212836108,32,FLEN)
NAN_BOXED(2130706466,32,FLEN)
NAN_BOXED(2130706522,32,FLEN)
NAN_BOXED(3212828406,32,FLEN)
NAN_BOXED(2130706474,32,FLEN)
NAN_BOXED(2130706523,32,FLEN)
NAN_BOXED(1077933971,32,FLEN)
NAN_BOXED(2130706488,32,FLEN)
NAN_BOXED(2130706525,32,FLEN)
NAN_BOXED(1077870476,32,FLEN)
NAN_BOXED(2130706479,32,FLEN)
NAN_BOXED(2130706528,32,FLEN)
NAN_BOXED(1077935862,32,FLEN)
NAN_BOXED(2130706445,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(1191201280,32,FLEN)
NAN_BOXED(73,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(1257242746,32,FLEN)
NAN_BOXED(62,32,FLEN)
NAN_BOXED(2,32,FLEN)
NAN_BOXED(3396861764,32,FLEN)
NAN_BOXED(93,32,FLEN)
NAN_BOXED(4,32,FLEN)
NAN_BOXED(3313400832,32,FLEN)
NAN_BOXED(98,32,FLEN)
NAN_BOXED(4,32,FLEN)
NAN_BOXED(3388995542,32,FLEN)
NAN_BOXED(20,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(1073741824,32,FLEN)
NAN_BOXED(10,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(1158835054,32,FLEN)
NAN_BOXED(14,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(1094844416,32,FLEN)
NAN_BOXED(65,32,FLEN)
NAN_BOXED(8,32,FLEN)
NAN_BOXED(1132761088,32,FLEN)
NAN_BOXED(73,32,FLEN)
NAN_BOXED(10,32,FLEN)
NAN_BOXED(1196216218,32,FLEN)
NAN_BOXED(27,32,FLEN)
NAN_BOXED(10,32,FLEN)
NAN_BOXED(3352087552,32,FLEN)
NAN_BOXED(16,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 62*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
