//Data Flow Level Modelling

module And_Gate(a,b,y);
    input a,b;
    output y;

    assign y=a&b;
endmodule


//Behavior Level Modelling

module and_gate(a,b,y);
    input a,b;
    output reg y;
always@(a or b)
begin
    if(a==1'b0 || b==1'b0)
       y=1'b0;
    else
       y=1'b1;
end
endmodule

//Gate Level Modelling

module And_Gate(a,b,y);
    input a,b;
    output y;
    and andgate(y,a,b);;
endmodule
