read_verilog ../top.v
proc
tee -o result.log sat -prove-skip 1 -seq 2  middle
