
<html><head><title></title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2022-04-18" />
<meta name="CreateTime" content="1650345142" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="This book contains overview information about VHDL-AMS for AMS Designer." />
<meta name="DocTitle" content="Cadence VHDL-AMS Overview" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.3.1" />
<meta name="Keyword" content="vhdlamsov" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2022-04-18" />
<meta name="ModifiedTime" content="1650345142" />
<meta name="NextFile" content="preface.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Xcelium" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2022 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence VHDL-AMS Overview --" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="22.09" />
<meta name="SpaceKey" content="vhdlamsov2209" />
<meta name="webflare-version" content="2.2" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlamsovTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="vhdlamsov.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence VHDL-AMS Overview<br />Product Version 22.09, April 2022</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a id="pgfId-797297"></a><a href="preface.html#pgfId-1033512">Preface</a></h2>
<p> <a id="pgfId-797299"></a><a href="preface.html#pgfId-1033835">Related Documents</a></p>
<p> <a id="pgfId-797301"></a><a href="preface.html#pgfId-1033864">Internet Mail Address</a></p>
<p> <a id="pgfId-797303"></a><a href="preface.html#pgfId-1033882">Typographic and Syntax Conventions</a></p>
<h2> <a href="chap1.html#pgfId-1032955">1</a></h2>
<h2> <a id="pgfId-797307"></a><a href="chap1.html#pgfId-1033512">Introduction</a></h2>
<p> <a id="pgfId-797309"></a><a href="chap1.html#pgfId-1033616">What is VHDL-AMS?</a></p>
<p> <a id="pgfId-797311"></a><a href="chap1.html#pgfId-1033825">Extensions to VHDL</a></p>
<p> <a id="pgfId-797313"></a><a href="chap1.html#pgfId-1033829">Benefits of VHDL-AMS</a></p>
<p> <a id="pgfId-797315"></a><a href="chap1.html#pgfId-1033924">Implications of Using VHDL-AMS</a></p>
<p> <a id="pgfId-797317"></a><a href="chap1.html#pgfId-1036181">References to the VHDL-AMS Language Reference</a></p>
<p> <a id="pgfId-797319"></a><a href="chap1.html#pgfId-1036830">Using VHDL-AMS with Other Languages</a></p>
<h2> <a href="chap2.html#pgfId-1032955">2</a></h2>
<h2> <a id="pgfId-797323"></a><a href="chap2.html#pgfId-1033821">VHDL-AMS Modeling Styles</a></h2>
<p> <a id="pgfId-797325"></a><a href="chap2.html#pgfId-1038202">Levels of Abstraction</a></p>
<p> <a id="pgfId-797327"></a><a href="chap2.html#pgfId-1034271">Analog Abstraction Hierarchy</a></p>
<p> <a id="pgfId-797329"></a><a href="chap2.html#pgfId-1037661">Conservative Systems</a></p>
<dd> <a id="pgfId-797331"></a><a href="chap2.html#pgfId-1038525">Terminals</a></dd>
<dd> <a id="pgfId-797333"></a><a href="chap2.html#pgfId-1035734">Reference Terminal</a></dd>
<dd> <a id="pgfId-797335"></a><a href="chap2.html#pgfId-1035742">Reference Directions</a></dd>
<p> <a id="pgfId-797337"></a><a href="chap2.html#pgfId-1035786">Analog Systems</a></p>
<dd> <a id="pgfId-797339"></a><a href="chap2.html#pgfId-1035862">Simultaneous Statements</a></dd>
<dd> <a id="pgfId-797341"></a><a href="chap2.html#pgfId-1036695">Conditional Behavior in Simultaneous Statements</a></dd>
<p> <a id="pgfId-797343"></a><a href="chap2.html#pgfId-1036124">Design Hierarchy</a></p>
<p> <a id="pgfId-797345"></a><a href="chap2.html#pgfId-1037478">Digital Abstraction Hierarchy</a></p>
<dd> <a id="pgfId-797347"></a><a href="chap2.html#pgfId-1037796">System Level</a></dd>
<dd> <a id="pgfId-797349"></a><a href="chap2.html#pgfId-1037808">Chip Level</a></dd>
<dd> <a id="pgfId-797351"></a><a href="chap2.html#pgfId-1037820">Register Transfer Level</a></dd>
<dd> <a id="pgfId-797353"></a><a href="chap2.html#pgfId-1037831">Logic Gate Level</a></dd>
<dd> <a id="pgfId-797355"></a><a href="chap2.html#pgfId-1037793">Circuit Level</a></dd>
<p> <a id="pgfId-797357"></a><a href="chap2.html#pgfId-1037624">Mixed-Signal Systems</a></p>
<h2> <a href="chap3.html#pgfId-1032955">3</a></h2>
<h2> <a id="pgfId-797361"></a><a href="chap3.html#pgfId-1033821">Example: Design Entity</a></h2>
<p> <a id="pgfId-797363"></a><a href="chap3.html#pgfId-1034664">Illustrated Example of an Inverter Model</a></p>
<h2> <a href="chap4.html#pgfId-1032955">4</a></h2>
<h2> <a id="pgfId-797367"></a><a href="chap4.html#pgfId-1033821">VHDL-AMS Language Elements</a></h2>
<p> <a id="pgfId-797369"></a><a href="chap4.html#pgfId-1035574">Entity and Architecture</a></p>
<dd> <a id="pgfId-797371"></a><a href="chap4.html#pgfId-1037367">Entities</a></dd>
<dd> <a id="pgfId-797373"></a><a href="chap4.html#pgfId-1041509">Architectures</a></dd>
<dd> <a id="pgfId-797375"></a><a href="chap4.html#pgfId-1041520">Multiple implementations of One Interface</a></dd>
<p> <a id="pgfId-797377"></a><a href="chap4.html#pgfId-1035368">Packages and Libraries</a></p>
<dd> <a id="pgfId-797379"></a><a href="chap4.html#pgfId-1041324">Packages</a></dd>
<dd> <a id="pgfId-797381"></a><a href="chap4.html#pgfId-1041260">Libraries</a></dd>
<p> <a id="pgfId-797383"></a><a href="chap4.html#pgfId-1035346">Declarations</a></p>
<dd> <a id="pgfId-797385"></a><a href="chap4.html#pgfId-1036218">Natures</a></dd>
<dd> <a id="pgfId-797387"></a><a href="chap4.html#pgfId-1041397">Types</a></dd>
<dd> <a id="pgfId-797389"></a><a href="chap4.html#pgfId-1036244">Objects and Interface Objects</a></dd>
<dd> <a id="pgfId-797391"></a><a href="chap4.html#pgfId-1036269">Subprograms</a></dd>
<p> <a id="pgfId-797393"></a><a href="chap4.html#pgfId-1036170">Statements</a></p>
<dd> <a id="pgfId-797395"></a><a href="chap4.html#pgfId-1036171">Sequential Statements</a></dd>
<dd> <a id="pgfId-797397"></a><a href="chap4.html#pgfId-1036184">Concurrent Statements</a></dd>
<dd> <a id="pgfId-797399"></a><a href="chap4.html#pgfId-1036196">Simultaneous Statements</a></dd>
<p> <a id="pgfId-797401"></a><a href="chap4.html#pgfId-1035909">Expressions</a></p>
<dd> <a id="pgfId-797403"></a><a href="chap4.html#pgfId-1036276">Predefined Operators and Operator Precedence</a></dd>
<dd> <a id="pgfId-797405"></a><a href="chap4.html#pgfId-1036282">Static and Non- Static Expressions</a></dd>
<h2> <a href="chap5.html#pgfId-1036274">5</a></h2>
<h2> <a id="pgfId-797409"></a><a href="chap5.html#pgfId-1036275">Mixed-Signal Value Conversions</a></h2>
<p> <a id="pgfId-797411"></a><a href="chap5.html#pgfId-1035849">Analog to Digital Conversion</a></p>
<dd> <a id="pgfId-797413"></a><a href="chap5.html#pgfId-1035946">Sampling Analog Values</a></dd>
<dd> <a id="pgfId-797415"></a><a href="chap5.html#pgfId-1035863">Using Analog Values to Trigger a Digital Event</a></dd>
<p> <a id="pgfId-797417"></a><a href="chap5.html#pgfId-1035876">Digital to Analog Conversion</a></p>
<p> <a id="pgfId-797419"></a><a href="chap5.html#pgfId-1035881">Break Statement</a></p>
<h2> <a href="appA.html#pgfId-1032955">A</a></h2>
<h2> <a id="pgfId-797423"></a><a href="appA.html#pgfId-1033512">Standard Packages Supported</a></h2>
<p> <a id="pgfId-797425"></a><a href="appA.html#pgfId-1033863">IEEE Libraries for VHDL-AMS</a></p>
<p> <a id="pgfId-797427"></a><a href="appA.html#pgfId-1033946">IEEE Standard VHDL Mathematical Packages</a></p>
<dd> <a id="pgfId-797429"></a><a href="appA.html#pgfId-1033960">MATH_REAL</a></dd>
<dd> <a id="pgfId-797431"></a><a href="appA.html#pgfId-1034015">MATH_COMPLEX</a></dd>
<h2> <a href="appB.html#pgfId-1031799">B</a></h2>
<h2> <a id="pgfId-797435"></a><a href="appB.html#pgfId-1031801">Reserved Words</a></h2>
<h2> <a href="appC.html#pgfId-1037313">C</a></h2>
<h2> <a id="pgfId-797439"></a><a href="appC.html#pgfId-1037316">Advice and Solutions for VHDL-AMS Compiler Issues</a></h2>
<h2> <a id="pgfId-797441"></a><a href="glossary.html#pgfId-1034913">Glossary</a></h2>
<h2> <a id="pgfId-797443"></a><a href="vhdlamsovIX.html#pgfId-1036761">Index</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2022, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>