#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr  4 16:03:57 2021
# Process ID: 20432
# Current directory: C:/Users/hugo/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17368
# Log file: C:/Users/hugo/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/hugo/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/.uni/e739/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 741.531 ; gain = 107.703
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 928.430 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4706A
set_property PROGRAM.FILE {C:/.uni/e739/project_3/project_3.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/.uni/e739/project_3/project_3.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/.uni/e739/project_3/project_3.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ILA' at location 'uuid_7C6A6FE445255A57804F5689CD836BF4' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/.uni/e739/project_3/project_3.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/.uni/e739/project_3/project_3.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/.uni/e739/project_3/project_3.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:14:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:15:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:15:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:15:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:16:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:16:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:16:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:16:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:16:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:16:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:16:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:16:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:16:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:16:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:16:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:16:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:16:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:16:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:16:36
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2380.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 3045.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 3045.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3045.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3158.555 ; gain = 999.102
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3370.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/.uni/e739/project_3/project_3.srcs/sources_1/new/TOP.vhd:54]
	Parameter g_debouncer_shreg_width bound to: 12 - type: integer 
	Parameter g_signal_length bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Control' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/Control/Control.vhd:64]
	Parameter g_debouncer_shreg_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Control' (1#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/Control/Control.vhd:64]
INFO: [Synth 8-638] synthesizing module 'SIGNAL_GENERATOR' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/imports/SIGNAL_GENERATOR.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/imports/SIGNAL_GENERATOR.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/imports/SIGNAL_GENERATOR.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'SIGNAL_GENERATOR' (2#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/imports/SIGNAL_GENERATOR.vhd:75]
INFO: [Synth 8-638] synthesizing module 'FIR_FILTER' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER.vhd:60]
INFO: [Synth 8-638] synthesizing module 'FIR_FILTER_HEAD' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_HEAD.vhd:75]
	Parameter g_A_input_width bound to: 8 - type: integer 
	Parameter g_B_input_width bound to: 6 - type: integer 
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_HEAD.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'FIR_FILTER_HEAD' (3#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_HEAD.vhd:75]
INFO: [Synth 8-638] synthesizing module 'FIR_FILTER_CASCADE' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_CASCADE.vhd:74]
	Parameter g_B_input_width bound to: 6 - type: integer 
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: CASCADE - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_CASCADE.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'FIR_FILTER_CASCADE' (4#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_CASCADE.vhd:74]
INFO: [Synth 8-638] synthesizing module 'FIR_FILTER_TAIL' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_TAIL.vhd:74]
	Parameter g_B_input_width bound to: 6 - type: integer 
	Parameter g_P_output_width bound to: 48 - type: integer 
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: CASCADE - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_TAIL.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'FIR_FILTER_TAIL' (5#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER_TAIL.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'FIR_FILTER' (6#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/sources_1/imports/src/FIR_FILTER.vhd:60]
INFO: [Synth 8-638] synthesizing module 'SIGNAL_AVERAGE' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/Phase 3/Module moyenne continue/SIGNAL_AVERAGE.vhd:62]
	Parameter g_signal_length bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SIGNAL_AVERAGE' (7#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/Phase 3/Module moyenne continue/SIGNAL_AVERAGE.vhd:62]
INFO: [Synth 8-638] synthesizing module 'SMALL_FIR_FILTER' [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/Phase 3/petit filtre FIR/Phase_3.srcs/sources_1/new/SMALL_FIR_FILTER.vhd:57]
INFO: [Synth 8-226] default block is never used [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/Phase 3/petit filtre FIR/Phase_3.srcs/sources_1/new/SMALL_FIR_FILTER.vhd:166]
INFO: [Synth 8-226] default block is never used [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/Phase 3/petit filtre FIR/Phase_3.srcs/sources_1/new/SMALL_FIR_FILTER.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'SMALL_FIR_FILTER' (8#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/imports/Phase 3/petit filtre FIR/Phase_3.srcs/sources_1/new/SMALL_FIR_FILTER.vhd:57]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/hugo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20432-DESKTOP-KU48GBD/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'MMCM_1' of component 'clk_wiz_0' [C:/.uni/e739/project_3/project_3.srcs/sources_1/new/TOP.vhd:187]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/hugo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20432-DESKTOP-KU48GBD/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/hugo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20432-DESKTOP-KU48GBD/realtime/ila_0_stub.vhdl:5' bound to instance 'ILA' of component 'ila_0' [C:/.uni/e739/project_3/project_3.srcs/sources_1/new/TOP.vhd:194]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/hugo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20432-DESKTOP-KU48GBD/realtime/ila_0_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Control_1'. This will prevent further optimization [C:/.uni/e739/project_3/project_3.srcs/sources_1/new/TOP.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'TOP' (9#1) [C:/.uni/e739/project_3/project_3.srcs/sources_1/new/TOP.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3379.180 ; gain = 9.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3398.035 ; gain = 27.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3398.035 ; gain = 27.938
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'MMCM_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ILA'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3398.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'MMCM_1/inst'
Finished Parsing XDC File [c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'MMCM_1/inst'
Parsing XDC File [c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'MMCM_1/inst'
Finished Parsing XDC File [c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'MMCM_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/U0'
Finished Parsing XDC File [c:/.uni/e739/project_3/project_3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc:140]
Finished Parsing XDC File [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/.uni/e739/project_3/project_3.srcs/constrs_1/imports/new/Basys3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3485.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3485.555 ; gain = 115.457
41 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3485.555 ; gain = 115.457
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:22:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:22:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:22:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Apr-04 16:22:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Apr-04 16:22:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/.uni/e739/project_3/project_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ILA"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
archive_project C:/.uni/e739/project_3.xpr.zip -temp_dir C:/Users/hugo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20432-DESKTOP-KU48GBD -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/hugo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20432-DESKTOP-KU48GBD' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/hugo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20432-DESKTOP-KU48GBD/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'clk_wiz_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'ila_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'ila_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ila_0_impl_1'...
