<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › codecs › wm5100.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>wm5100.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * wm5100.h  --  WM5100 ALSA SoC Audio driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011 Wolfson Microelectronics plc</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef WM5100_ASOC_H</span>
<span class="cp">#define WM5100_ASOC_H</span>

<span class="cp">#include &lt;sound/soc.h&gt;</span>
<span class="cp">#include &lt;linux/regmap.h&gt;</span>

<span class="kt">int</span> <span class="n">wm5100_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_soc_jack</span> <span class="o">*</span><span class="n">jack</span><span class="p">);</span>

<span class="cp">#define WM5100_CLK_AIF1     1</span>
<span class="cp">#define WM5100_CLK_AIF2     2</span>
<span class="cp">#define WM5100_CLK_AIF3     3</span>
<span class="cp">#define WM5100_CLK_SYSCLK   4</span>
<span class="cp">#define WM5100_CLK_ASYNCCLK 5</span>
<span class="cp">#define WM5100_CLK_32KHZ    6</span>
<span class="cp">#define WM5100_CLK_OPCLK    7</span>

<span class="cp">#define WM5100_CLKSRC_MCLK1    0</span>
<span class="cp">#define WM5100_CLKSRC_MCLK2    1</span>
<span class="cp">#define WM5100_CLKSRC_SYSCLK   2</span>
<span class="cp">#define WM5100_CLKSRC_FLL1     4</span>
<span class="cp">#define WM5100_CLKSRC_FLL2     5</span>
<span class="cp">#define WM5100_CLKSRC_AIF1BCLK 8</span>
<span class="cp">#define WM5100_CLKSRC_AIF2BCLK 9</span>
<span class="cp">#define WM5100_CLKSRC_AIF3BCLK 10</span>
<span class="cp">#define WM5100_CLKSRC_ASYNCCLK 0x100</span>

<span class="cp">#define WM5100_FLL1 1</span>
<span class="cp">#define WM5100_FLL2 2</span>

<span class="cp">#define WM5100_FLL_SRC_MCLK1    0x0</span>
<span class="cp">#define WM5100_FLL_SRC_MCLK2    0x1</span>
<span class="cp">#define WM5100_FLL_SRC_FLL1     0x4</span>
<span class="cp">#define WM5100_FLL_SRC_FLL2     0x5</span>
<span class="cp">#define WM5100_FLL_SRC_AIF1BCLK 0x8</span>
<span class="cp">#define WM5100_FLL_SRC_AIF2BCLK 0x9</span>
<span class="cp">#define WM5100_FLL_SRC_AIF3BCLK 0xa</span>

<span class="cm">/*</span>
<span class="cm"> * Register values.</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SOFTWARE_RESET                   0x00</span>
<span class="cp">#define WM5100_DEVICE_REVISION                  0x01</span>
<span class="cp">#define WM5100_CTRL_IF_1                        0x10</span>
<span class="cp">#define WM5100_TONE_GENERATOR_1                 0x20</span>
<span class="cp">#define WM5100_PWM_DRIVE_1                      0x30</span>
<span class="cp">#define WM5100_PWM_DRIVE_2                      0x31</span>
<span class="cp">#define WM5100_PWM_DRIVE_3                      0x32</span>
<span class="cp">#define WM5100_CLOCKING_1                       0x100</span>
<span class="cp">#define WM5100_CLOCKING_3                       0x101</span>
<span class="cp">#define WM5100_CLOCKING_4                       0x102</span>
<span class="cp">#define WM5100_CLOCKING_5                       0x103</span>
<span class="cp">#define WM5100_CLOCKING_6                       0x104</span>
<span class="cp">#define WM5100_CLOCKING_7                       0x107</span>
<span class="cp">#define WM5100_CLOCKING_8                       0x108</span>
<span class="cp">#define WM5100_ASRC_ENABLE                      0x120</span>
<span class="cp">#define WM5100_ASRC_STATUS                      0x121</span>
<span class="cp">#define WM5100_ASRC_RATE1                       0x122</span>
<span class="cp">#define WM5100_ISRC_1_CTRL_1                    0x141</span>
<span class="cp">#define WM5100_ISRC_1_CTRL_2                    0x142</span>
<span class="cp">#define WM5100_ISRC_2_CTRL1                     0x143</span>
<span class="cp">#define WM5100_ISRC_2_CTRL_2                    0x144</span>
<span class="cp">#define WM5100_FLL1_CONTROL_1                   0x182</span>
<span class="cp">#define WM5100_FLL1_CONTROL_2                   0x183</span>
<span class="cp">#define WM5100_FLL1_CONTROL_3                   0x184</span>
<span class="cp">#define WM5100_FLL1_CONTROL_5                   0x186</span>
<span class="cp">#define WM5100_FLL1_CONTROL_6                   0x187</span>
<span class="cp">#define WM5100_FLL1_EFS_1                       0x188</span>
<span class="cp">#define WM5100_FLL2_CONTROL_1                   0x1A2</span>
<span class="cp">#define WM5100_FLL2_CONTROL_2                   0x1A3</span>
<span class="cp">#define WM5100_FLL2_CONTROL_3                   0x1A4</span>
<span class="cp">#define WM5100_FLL2_CONTROL_5                   0x1A6</span>
<span class="cp">#define WM5100_FLL2_CONTROL_6                   0x1A7</span>
<span class="cp">#define WM5100_FLL2_EFS_1                       0x1A8</span>
<span class="cp">#define WM5100_MIC_CHARGE_PUMP_1                0x200</span>
<span class="cp">#define WM5100_MIC_CHARGE_PUMP_2                0x201</span>
<span class="cp">#define WM5100_HP_CHARGE_PUMP_1                 0x202</span>
<span class="cp">#define WM5100_LDO1_CONTROL                     0x211</span>
<span class="cp">#define WM5100_MIC_BIAS_CTRL_1                  0x215</span>
<span class="cp">#define WM5100_MIC_BIAS_CTRL_2                  0x216</span>
<span class="cp">#define WM5100_MIC_BIAS_CTRL_3                  0x217</span>
<span class="cp">#define WM5100_ACCESSORY_DETECT_MODE_1          0x280</span>
<span class="cp">#define WM5100_HEADPHONE_DETECT_1               0x288</span>
<span class="cp">#define WM5100_HEADPHONE_DETECT_2               0x289</span>
<span class="cp">#define WM5100_MIC_DETECT_1                     0x290</span>
<span class="cp">#define WM5100_MIC_DETECT_2                     0x291</span>
<span class="cp">#define WM5100_MIC_DETECT_3                     0x292</span>
<span class="cp">#define WM5100_MISC_CONTROL                     0x2BB</span>
<span class="cp">#define WM5100_INPUT_ENABLES                    0x301</span>
<span class="cp">#define WM5100_INPUT_ENABLES_STATUS             0x302</span>
<span class="cp">#define WM5100_IN1L_CONTROL                     0x310</span>
<span class="cp">#define WM5100_IN1R_CONTROL                     0x311</span>
<span class="cp">#define WM5100_IN2L_CONTROL                     0x312</span>
<span class="cp">#define WM5100_IN2R_CONTROL                     0x313</span>
<span class="cp">#define WM5100_IN3L_CONTROL                     0x314</span>
<span class="cp">#define WM5100_IN3R_CONTROL                     0x315</span>
<span class="cp">#define WM5100_IN4L_CONTROL                     0x316</span>
<span class="cp">#define WM5100_IN4R_CONTROL                     0x317</span>
<span class="cp">#define WM5100_RXANC_SRC                        0x318</span>
<span class="cp">#define WM5100_INPUT_VOLUME_RAMP                0x319</span>
<span class="cp">#define WM5100_ADC_DIGITAL_VOLUME_1L            0x320</span>
<span class="cp">#define WM5100_ADC_DIGITAL_VOLUME_1R            0x321</span>
<span class="cp">#define WM5100_ADC_DIGITAL_VOLUME_2L            0x322</span>
<span class="cp">#define WM5100_ADC_DIGITAL_VOLUME_2R            0x323</span>
<span class="cp">#define WM5100_ADC_DIGITAL_VOLUME_3L            0x324</span>
<span class="cp">#define WM5100_ADC_DIGITAL_VOLUME_3R            0x325</span>
<span class="cp">#define WM5100_ADC_DIGITAL_VOLUME_4L            0x326</span>
<span class="cp">#define WM5100_ADC_DIGITAL_VOLUME_4R            0x327</span>
<span class="cp">#define WM5100_OUTPUT_ENABLES_2                 0x401</span>
<span class="cp">#define WM5100_OUTPUT_STATUS_1                  0x402</span>
<span class="cp">#define WM5100_OUTPUT_STATUS_2                  0x403</span>
<span class="cp">#define WM5100_CHANNEL_ENABLES_1                0x408</span>
<span class="cp">#define WM5100_OUT_VOLUME_1L                    0x410</span>
<span class="cp">#define WM5100_OUT_VOLUME_1R                    0x411</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_1L              0x412</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_1R              0x413</span>
<span class="cp">#define WM5100_OUT_VOLUME_2L                    0x414</span>
<span class="cp">#define WM5100_OUT_VOLUME_2R                    0x415</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_2L              0x416</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_2R              0x417</span>
<span class="cp">#define WM5100_OUT_VOLUME_3L                    0x418</span>
<span class="cp">#define WM5100_OUT_VOLUME_3R                    0x419</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_3L              0x41A</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_3R              0x41B</span>
<span class="cp">#define WM5100_OUT_VOLUME_4L                    0x41C</span>
<span class="cp">#define WM5100_OUT_VOLUME_4R                    0x41D</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_5L              0x41E</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_5R              0x41F</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_6L              0x420</span>
<span class="cp">#define WM5100_DAC_VOLUME_LIMIT_6R              0x421</span>
<span class="cp">#define WM5100_DAC_AEC_CONTROL_1                0x440</span>
<span class="cp">#define WM5100_OUTPUT_VOLUME_RAMP               0x441</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_1L            0x480</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_1R            0x481</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_2L            0x482</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_2R            0x483</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_3L            0x484</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_3R            0x485</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_4L            0x486</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_4R            0x487</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_5L            0x488</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_5R            0x489</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_6L            0x48A</span>
<span class="cp">#define WM5100_DAC_DIGITAL_VOLUME_6R            0x48B</span>
<span class="cp">#define WM5100_PDM_SPK1_CTRL_1                  0x4C0</span>
<span class="cp">#define WM5100_PDM_SPK1_CTRL_2                  0x4C1</span>
<span class="cp">#define WM5100_PDM_SPK2_CTRL_1                  0x4C2</span>
<span class="cp">#define WM5100_PDM_SPK2_CTRL_2                  0x4C3</span>
<span class="cp">#define WM5100_AUDIO_IF_1_1                     0x500</span>
<span class="cp">#define WM5100_AUDIO_IF_1_2                     0x501</span>
<span class="cp">#define WM5100_AUDIO_IF_1_3                     0x502</span>
<span class="cp">#define WM5100_AUDIO_IF_1_4                     0x503</span>
<span class="cp">#define WM5100_AUDIO_IF_1_5                     0x504</span>
<span class="cp">#define WM5100_AUDIO_IF_1_6                     0x505</span>
<span class="cp">#define WM5100_AUDIO_IF_1_7                     0x506</span>
<span class="cp">#define WM5100_AUDIO_IF_1_8                     0x507</span>
<span class="cp">#define WM5100_AUDIO_IF_1_9                     0x508</span>
<span class="cp">#define WM5100_AUDIO_IF_1_10                    0x509</span>
<span class="cp">#define WM5100_AUDIO_IF_1_11                    0x50A</span>
<span class="cp">#define WM5100_AUDIO_IF_1_12                    0x50B</span>
<span class="cp">#define WM5100_AUDIO_IF_1_13                    0x50C</span>
<span class="cp">#define WM5100_AUDIO_IF_1_14                    0x50D</span>
<span class="cp">#define WM5100_AUDIO_IF_1_15                    0x50E</span>
<span class="cp">#define WM5100_AUDIO_IF_1_16                    0x50F</span>
<span class="cp">#define WM5100_AUDIO_IF_1_17                    0x510</span>
<span class="cp">#define WM5100_AUDIO_IF_1_18                    0x511</span>
<span class="cp">#define WM5100_AUDIO_IF_1_19                    0x512</span>
<span class="cp">#define WM5100_AUDIO_IF_1_20                    0x513</span>
<span class="cp">#define WM5100_AUDIO_IF_1_21                    0x514</span>
<span class="cp">#define WM5100_AUDIO_IF_1_22                    0x515</span>
<span class="cp">#define WM5100_AUDIO_IF_1_23                    0x516</span>
<span class="cp">#define WM5100_AUDIO_IF_1_24                    0x517</span>
<span class="cp">#define WM5100_AUDIO_IF_1_25                    0x518</span>
<span class="cp">#define WM5100_AUDIO_IF_1_26                    0x519</span>
<span class="cp">#define WM5100_AUDIO_IF_1_27                    0x51A</span>
<span class="cp">#define WM5100_AUDIO_IF_2_1                     0x540</span>
<span class="cp">#define WM5100_AUDIO_IF_2_2                     0x541</span>
<span class="cp">#define WM5100_AUDIO_IF_2_3                     0x542</span>
<span class="cp">#define WM5100_AUDIO_IF_2_4                     0x543</span>
<span class="cp">#define WM5100_AUDIO_IF_2_5                     0x544</span>
<span class="cp">#define WM5100_AUDIO_IF_2_6                     0x545</span>
<span class="cp">#define WM5100_AUDIO_IF_2_7                     0x546</span>
<span class="cp">#define WM5100_AUDIO_IF_2_8                     0x547</span>
<span class="cp">#define WM5100_AUDIO_IF_2_9                     0x548</span>
<span class="cp">#define WM5100_AUDIO_IF_2_10                    0x549</span>
<span class="cp">#define WM5100_AUDIO_IF_2_11                    0x54A</span>
<span class="cp">#define WM5100_AUDIO_IF_2_18                    0x551</span>
<span class="cp">#define WM5100_AUDIO_IF_2_19                    0x552</span>
<span class="cp">#define WM5100_AUDIO_IF_2_26                    0x559</span>
<span class="cp">#define WM5100_AUDIO_IF_2_27                    0x55A</span>
<span class="cp">#define WM5100_AUDIO_IF_3_1                     0x580</span>
<span class="cp">#define WM5100_AUDIO_IF_3_2                     0x581</span>
<span class="cp">#define WM5100_AUDIO_IF_3_3                     0x582</span>
<span class="cp">#define WM5100_AUDIO_IF_3_4                     0x583</span>
<span class="cp">#define WM5100_AUDIO_IF_3_5                     0x584</span>
<span class="cp">#define WM5100_AUDIO_IF_3_6                     0x585</span>
<span class="cp">#define WM5100_AUDIO_IF_3_7                     0x586</span>
<span class="cp">#define WM5100_AUDIO_IF_3_8                     0x587</span>
<span class="cp">#define WM5100_AUDIO_IF_3_9                     0x588</span>
<span class="cp">#define WM5100_AUDIO_IF_3_10                    0x589</span>
<span class="cp">#define WM5100_AUDIO_IF_3_11                    0x58A</span>
<span class="cp">#define WM5100_AUDIO_IF_3_18                    0x591</span>
<span class="cp">#define WM5100_AUDIO_IF_3_19                    0x592</span>
<span class="cp">#define WM5100_AUDIO_IF_3_26                    0x599</span>
<span class="cp">#define WM5100_AUDIO_IF_3_27                    0x59A</span>
<span class="cp">#define WM5100_PWM1MIX_INPUT_1_SOURCE           0x640</span>
<span class="cp">#define WM5100_PWM1MIX_INPUT_1_VOLUME           0x641</span>
<span class="cp">#define WM5100_PWM1MIX_INPUT_2_SOURCE           0x642</span>
<span class="cp">#define WM5100_PWM1MIX_INPUT_2_VOLUME           0x643</span>
<span class="cp">#define WM5100_PWM1MIX_INPUT_3_SOURCE           0x644</span>
<span class="cp">#define WM5100_PWM1MIX_INPUT_3_VOLUME           0x645</span>
<span class="cp">#define WM5100_PWM1MIX_INPUT_4_SOURCE           0x646</span>
<span class="cp">#define WM5100_PWM1MIX_INPUT_4_VOLUME           0x647</span>
<span class="cp">#define WM5100_PWM2MIX_INPUT_1_SOURCE           0x648</span>
<span class="cp">#define WM5100_PWM2MIX_INPUT_1_VOLUME           0x649</span>
<span class="cp">#define WM5100_PWM2MIX_INPUT_2_SOURCE           0x64A</span>
<span class="cp">#define WM5100_PWM2MIX_INPUT_2_VOLUME           0x64B</span>
<span class="cp">#define WM5100_PWM2MIX_INPUT_3_SOURCE           0x64C</span>
<span class="cp">#define WM5100_PWM2MIX_INPUT_3_VOLUME           0x64D</span>
<span class="cp">#define WM5100_PWM2MIX_INPUT_4_SOURCE           0x64E</span>
<span class="cp">#define WM5100_PWM2MIX_INPUT_4_VOLUME           0x64F</span>
<span class="cp">#define WM5100_OUT1LMIX_INPUT_1_SOURCE          0x680</span>
<span class="cp">#define WM5100_OUT1LMIX_INPUT_1_VOLUME          0x681</span>
<span class="cp">#define WM5100_OUT1LMIX_INPUT_2_SOURCE          0x682</span>
<span class="cp">#define WM5100_OUT1LMIX_INPUT_2_VOLUME          0x683</span>
<span class="cp">#define WM5100_OUT1LMIX_INPUT_3_SOURCE          0x684</span>
<span class="cp">#define WM5100_OUT1LMIX_INPUT_3_VOLUME          0x685</span>
<span class="cp">#define WM5100_OUT1LMIX_INPUT_4_SOURCE          0x686</span>
<span class="cp">#define WM5100_OUT1LMIX_INPUT_4_VOLUME          0x687</span>
<span class="cp">#define WM5100_OUT1RMIX_INPUT_1_SOURCE          0x688</span>
<span class="cp">#define WM5100_OUT1RMIX_INPUT_1_VOLUME          0x689</span>
<span class="cp">#define WM5100_OUT1RMIX_INPUT_2_SOURCE          0x68A</span>
<span class="cp">#define WM5100_OUT1RMIX_INPUT_2_VOLUME          0x68B</span>
<span class="cp">#define WM5100_OUT1RMIX_INPUT_3_SOURCE          0x68C</span>
<span class="cp">#define WM5100_OUT1RMIX_INPUT_3_VOLUME          0x68D</span>
<span class="cp">#define WM5100_OUT1RMIX_INPUT_4_SOURCE          0x68E</span>
<span class="cp">#define WM5100_OUT1RMIX_INPUT_4_VOLUME          0x68F</span>
<span class="cp">#define WM5100_OUT2LMIX_INPUT_1_SOURCE          0x690</span>
<span class="cp">#define WM5100_OUT2LMIX_INPUT_1_VOLUME          0x691</span>
<span class="cp">#define WM5100_OUT2LMIX_INPUT_2_SOURCE          0x692</span>
<span class="cp">#define WM5100_OUT2LMIX_INPUT_2_VOLUME          0x693</span>
<span class="cp">#define WM5100_OUT2LMIX_INPUT_3_SOURCE          0x694</span>
<span class="cp">#define WM5100_OUT2LMIX_INPUT_3_VOLUME          0x695</span>
<span class="cp">#define WM5100_OUT2LMIX_INPUT_4_SOURCE          0x696</span>
<span class="cp">#define WM5100_OUT2LMIX_INPUT_4_VOLUME          0x697</span>
<span class="cp">#define WM5100_OUT2RMIX_INPUT_1_SOURCE          0x698</span>
<span class="cp">#define WM5100_OUT2RMIX_INPUT_1_VOLUME          0x699</span>
<span class="cp">#define WM5100_OUT2RMIX_INPUT_2_SOURCE          0x69A</span>
<span class="cp">#define WM5100_OUT2RMIX_INPUT_2_VOLUME          0x69B</span>
<span class="cp">#define WM5100_OUT2RMIX_INPUT_3_SOURCE          0x69C</span>
<span class="cp">#define WM5100_OUT2RMIX_INPUT_3_VOLUME          0x69D</span>
<span class="cp">#define WM5100_OUT2RMIX_INPUT_4_SOURCE          0x69E</span>
<span class="cp">#define WM5100_OUT2RMIX_INPUT_4_VOLUME          0x69F</span>
<span class="cp">#define WM5100_OUT3LMIX_INPUT_1_SOURCE          0x6A0</span>
<span class="cp">#define WM5100_OUT3LMIX_INPUT_1_VOLUME          0x6A1</span>
<span class="cp">#define WM5100_OUT3LMIX_INPUT_2_SOURCE          0x6A2</span>
<span class="cp">#define WM5100_OUT3LMIX_INPUT_2_VOLUME          0x6A3</span>
<span class="cp">#define WM5100_OUT3LMIX_INPUT_3_SOURCE          0x6A4</span>
<span class="cp">#define WM5100_OUT3LMIX_INPUT_3_VOLUME          0x6A5</span>
<span class="cp">#define WM5100_OUT3LMIX_INPUT_4_SOURCE          0x6A6</span>
<span class="cp">#define WM5100_OUT3LMIX_INPUT_4_VOLUME          0x6A7</span>
<span class="cp">#define WM5100_OUT3RMIX_INPUT_1_SOURCE          0x6A8</span>
<span class="cp">#define WM5100_OUT3RMIX_INPUT_1_VOLUME          0x6A9</span>
<span class="cp">#define WM5100_OUT3RMIX_INPUT_2_SOURCE          0x6AA</span>
<span class="cp">#define WM5100_OUT3RMIX_INPUT_2_VOLUME          0x6AB</span>
<span class="cp">#define WM5100_OUT3RMIX_INPUT_3_SOURCE          0x6AC</span>
<span class="cp">#define WM5100_OUT3RMIX_INPUT_3_VOLUME          0x6AD</span>
<span class="cp">#define WM5100_OUT3RMIX_INPUT_4_SOURCE          0x6AE</span>
<span class="cp">#define WM5100_OUT3RMIX_INPUT_4_VOLUME          0x6AF</span>
<span class="cp">#define WM5100_OUT4LMIX_INPUT_1_SOURCE          0x6B0</span>
<span class="cp">#define WM5100_OUT4LMIX_INPUT_1_VOLUME          0x6B1</span>
<span class="cp">#define WM5100_OUT4LMIX_INPUT_2_SOURCE          0x6B2</span>
<span class="cp">#define WM5100_OUT4LMIX_INPUT_2_VOLUME          0x6B3</span>
<span class="cp">#define WM5100_OUT4LMIX_INPUT_3_SOURCE          0x6B4</span>
<span class="cp">#define WM5100_OUT4LMIX_INPUT_3_VOLUME          0x6B5</span>
<span class="cp">#define WM5100_OUT4LMIX_INPUT_4_SOURCE          0x6B6</span>
<span class="cp">#define WM5100_OUT4LMIX_INPUT_4_VOLUME          0x6B7</span>
<span class="cp">#define WM5100_OUT4RMIX_INPUT_1_SOURCE          0x6B8</span>
<span class="cp">#define WM5100_OUT4RMIX_INPUT_1_VOLUME          0x6B9</span>
<span class="cp">#define WM5100_OUT4RMIX_INPUT_2_SOURCE          0x6BA</span>
<span class="cp">#define WM5100_OUT4RMIX_INPUT_2_VOLUME          0x6BB</span>
<span class="cp">#define WM5100_OUT4RMIX_INPUT_3_SOURCE          0x6BC</span>
<span class="cp">#define WM5100_OUT4RMIX_INPUT_3_VOLUME          0x6BD</span>
<span class="cp">#define WM5100_OUT4RMIX_INPUT_4_SOURCE          0x6BE</span>
<span class="cp">#define WM5100_OUT4RMIX_INPUT_4_VOLUME          0x6BF</span>
<span class="cp">#define WM5100_OUT5LMIX_INPUT_1_SOURCE          0x6C0</span>
<span class="cp">#define WM5100_OUT5LMIX_INPUT_1_VOLUME          0x6C1</span>
<span class="cp">#define WM5100_OUT5LMIX_INPUT_2_SOURCE          0x6C2</span>
<span class="cp">#define WM5100_OUT5LMIX_INPUT_2_VOLUME          0x6C3</span>
<span class="cp">#define WM5100_OUT5LMIX_INPUT_3_SOURCE          0x6C4</span>
<span class="cp">#define WM5100_OUT5LMIX_INPUT_3_VOLUME          0x6C5</span>
<span class="cp">#define WM5100_OUT5LMIX_INPUT_4_SOURCE          0x6C6</span>
<span class="cp">#define WM5100_OUT5LMIX_INPUT_4_VOLUME          0x6C7</span>
<span class="cp">#define WM5100_OUT5RMIX_INPUT_1_SOURCE          0x6C8</span>
<span class="cp">#define WM5100_OUT5RMIX_INPUT_1_VOLUME          0x6C9</span>
<span class="cp">#define WM5100_OUT5RMIX_INPUT_2_SOURCE          0x6CA</span>
<span class="cp">#define WM5100_OUT5RMIX_INPUT_2_VOLUME          0x6CB</span>
<span class="cp">#define WM5100_OUT5RMIX_INPUT_3_SOURCE          0x6CC</span>
<span class="cp">#define WM5100_OUT5RMIX_INPUT_3_VOLUME          0x6CD</span>
<span class="cp">#define WM5100_OUT5RMIX_INPUT_4_SOURCE          0x6CE</span>
<span class="cp">#define WM5100_OUT5RMIX_INPUT_4_VOLUME          0x6CF</span>
<span class="cp">#define WM5100_OUT6LMIX_INPUT_1_SOURCE          0x6D0</span>
<span class="cp">#define WM5100_OUT6LMIX_INPUT_1_VOLUME          0x6D1</span>
<span class="cp">#define WM5100_OUT6LMIX_INPUT_2_SOURCE          0x6D2</span>
<span class="cp">#define WM5100_OUT6LMIX_INPUT_2_VOLUME          0x6D3</span>
<span class="cp">#define WM5100_OUT6LMIX_INPUT_3_SOURCE          0x6D4</span>
<span class="cp">#define WM5100_OUT6LMIX_INPUT_3_VOLUME          0x6D5</span>
<span class="cp">#define WM5100_OUT6LMIX_INPUT_4_SOURCE          0x6D6</span>
<span class="cp">#define WM5100_OUT6LMIX_INPUT_4_VOLUME          0x6D7</span>
<span class="cp">#define WM5100_OUT6RMIX_INPUT_1_SOURCE          0x6D8</span>
<span class="cp">#define WM5100_OUT6RMIX_INPUT_1_VOLUME          0x6D9</span>
<span class="cp">#define WM5100_OUT6RMIX_INPUT_2_SOURCE          0x6DA</span>
<span class="cp">#define WM5100_OUT6RMIX_INPUT_2_VOLUME          0x6DB</span>
<span class="cp">#define WM5100_OUT6RMIX_INPUT_3_SOURCE          0x6DC</span>
<span class="cp">#define WM5100_OUT6RMIX_INPUT_3_VOLUME          0x6DD</span>
<span class="cp">#define WM5100_OUT6RMIX_INPUT_4_SOURCE          0x6DE</span>
<span class="cp">#define WM5100_OUT6RMIX_INPUT_4_VOLUME          0x6DF</span>
<span class="cp">#define WM5100_AIF1TX1MIX_INPUT_1_SOURCE        0x700</span>
<span class="cp">#define WM5100_AIF1TX1MIX_INPUT_1_VOLUME        0x701</span>
<span class="cp">#define WM5100_AIF1TX1MIX_INPUT_2_SOURCE        0x702</span>
<span class="cp">#define WM5100_AIF1TX1MIX_INPUT_2_VOLUME        0x703</span>
<span class="cp">#define WM5100_AIF1TX1MIX_INPUT_3_SOURCE        0x704</span>
<span class="cp">#define WM5100_AIF1TX1MIX_INPUT_3_VOLUME        0x705</span>
<span class="cp">#define WM5100_AIF1TX1MIX_INPUT_4_SOURCE        0x706</span>
<span class="cp">#define WM5100_AIF1TX1MIX_INPUT_4_VOLUME        0x707</span>
<span class="cp">#define WM5100_AIF1TX2MIX_INPUT_1_SOURCE        0x708</span>
<span class="cp">#define WM5100_AIF1TX2MIX_INPUT_1_VOLUME        0x709</span>
<span class="cp">#define WM5100_AIF1TX2MIX_INPUT_2_SOURCE        0x70A</span>
<span class="cp">#define WM5100_AIF1TX2MIX_INPUT_2_VOLUME        0x70B</span>
<span class="cp">#define WM5100_AIF1TX2MIX_INPUT_3_SOURCE        0x70C</span>
<span class="cp">#define WM5100_AIF1TX2MIX_INPUT_3_VOLUME        0x70D</span>
<span class="cp">#define WM5100_AIF1TX2MIX_INPUT_4_SOURCE        0x70E</span>
<span class="cp">#define WM5100_AIF1TX2MIX_INPUT_4_VOLUME        0x70F</span>
<span class="cp">#define WM5100_AIF1TX3MIX_INPUT_1_SOURCE        0x710</span>
<span class="cp">#define WM5100_AIF1TX3MIX_INPUT_1_VOLUME        0x711</span>
<span class="cp">#define WM5100_AIF1TX3MIX_INPUT_2_SOURCE        0x712</span>
<span class="cp">#define WM5100_AIF1TX3MIX_INPUT_2_VOLUME        0x713</span>
<span class="cp">#define WM5100_AIF1TX3MIX_INPUT_3_SOURCE        0x714</span>
<span class="cp">#define WM5100_AIF1TX3MIX_INPUT_3_VOLUME        0x715</span>
<span class="cp">#define WM5100_AIF1TX3MIX_INPUT_4_SOURCE        0x716</span>
<span class="cp">#define WM5100_AIF1TX3MIX_INPUT_4_VOLUME        0x717</span>
<span class="cp">#define WM5100_AIF1TX4MIX_INPUT_1_SOURCE        0x718</span>
<span class="cp">#define WM5100_AIF1TX4MIX_INPUT_1_VOLUME        0x719</span>
<span class="cp">#define WM5100_AIF1TX4MIX_INPUT_2_SOURCE        0x71A</span>
<span class="cp">#define WM5100_AIF1TX4MIX_INPUT_2_VOLUME        0x71B</span>
<span class="cp">#define WM5100_AIF1TX4MIX_INPUT_3_SOURCE        0x71C</span>
<span class="cp">#define WM5100_AIF1TX4MIX_INPUT_3_VOLUME        0x71D</span>
<span class="cp">#define WM5100_AIF1TX4MIX_INPUT_4_SOURCE        0x71E</span>
<span class="cp">#define WM5100_AIF1TX4MIX_INPUT_4_VOLUME        0x71F</span>
<span class="cp">#define WM5100_AIF1TX5MIX_INPUT_1_SOURCE        0x720</span>
<span class="cp">#define WM5100_AIF1TX5MIX_INPUT_1_VOLUME        0x721</span>
<span class="cp">#define WM5100_AIF1TX5MIX_INPUT_2_SOURCE        0x722</span>
<span class="cp">#define WM5100_AIF1TX5MIX_INPUT_2_VOLUME        0x723</span>
<span class="cp">#define WM5100_AIF1TX5MIX_INPUT_3_SOURCE        0x724</span>
<span class="cp">#define WM5100_AIF1TX5MIX_INPUT_3_VOLUME        0x725</span>
<span class="cp">#define WM5100_AIF1TX5MIX_INPUT_4_SOURCE        0x726</span>
<span class="cp">#define WM5100_AIF1TX5MIX_INPUT_4_VOLUME        0x727</span>
<span class="cp">#define WM5100_AIF1TX6MIX_INPUT_1_SOURCE        0x728</span>
<span class="cp">#define WM5100_AIF1TX6MIX_INPUT_1_VOLUME        0x729</span>
<span class="cp">#define WM5100_AIF1TX6MIX_INPUT_2_SOURCE        0x72A</span>
<span class="cp">#define WM5100_AIF1TX6MIX_INPUT_2_VOLUME        0x72B</span>
<span class="cp">#define WM5100_AIF1TX6MIX_INPUT_3_SOURCE        0x72C</span>
<span class="cp">#define WM5100_AIF1TX6MIX_INPUT_3_VOLUME        0x72D</span>
<span class="cp">#define WM5100_AIF1TX6MIX_INPUT_4_SOURCE        0x72E</span>
<span class="cp">#define WM5100_AIF1TX6MIX_INPUT_4_VOLUME        0x72F</span>
<span class="cp">#define WM5100_AIF1TX7MIX_INPUT_1_SOURCE        0x730</span>
<span class="cp">#define WM5100_AIF1TX7MIX_INPUT_1_VOLUME        0x731</span>
<span class="cp">#define WM5100_AIF1TX7MIX_INPUT_2_SOURCE        0x732</span>
<span class="cp">#define WM5100_AIF1TX7MIX_INPUT_2_VOLUME        0x733</span>
<span class="cp">#define WM5100_AIF1TX7MIX_INPUT_3_SOURCE        0x734</span>
<span class="cp">#define WM5100_AIF1TX7MIX_INPUT_3_VOLUME        0x735</span>
<span class="cp">#define WM5100_AIF1TX7MIX_INPUT_4_SOURCE        0x736</span>
<span class="cp">#define WM5100_AIF1TX7MIX_INPUT_4_VOLUME        0x737</span>
<span class="cp">#define WM5100_AIF1TX8MIX_INPUT_1_SOURCE        0x738</span>
<span class="cp">#define WM5100_AIF1TX8MIX_INPUT_1_VOLUME        0x739</span>
<span class="cp">#define WM5100_AIF1TX8MIX_INPUT_2_SOURCE        0x73A</span>
<span class="cp">#define WM5100_AIF1TX8MIX_INPUT_2_VOLUME        0x73B</span>
<span class="cp">#define WM5100_AIF1TX8MIX_INPUT_3_SOURCE        0x73C</span>
<span class="cp">#define WM5100_AIF1TX8MIX_INPUT_3_VOLUME        0x73D</span>
<span class="cp">#define WM5100_AIF1TX8MIX_INPUT_4_SOURCE        0x73E</span>
<span class="cp">#define WM5100_AIF1TX8MIX_INPUT_4_VOLUME        0x73F</span>
<span class="cp">#define WM5100_AIF2TX1MIX_INPUT_1_SOURCE        0x740</span>
<span class="cp">#define WM5100_AIF2TX1MIX_INPUT_1_VOLUME        0x741</span>
<span class="cp">#define WM5100_AIF2TX1MIX_INPUT_2_SOURCE        0x742</span>
<span class="cp">#define WM5100_AIF2TX1MIX_INPUT_2_VOLUME        0x743</span>
<span class="cp">#define WM5100_AIF2TX1MIX_INPUT_3_SOURCE        0x744</span>
<span class="cp">#define WM5100_AIF2TX1MIX_INPUT_3_VOLUME        0x745</span>
<span class="cp">#define WM5100_AIF2TX1MIX_INPUT_4_SOURCE        0x746</span>
<span class="cp">#define WM5100_AIF2TX1MIX_INPUT_4_VOLUME        0x747</span>
<span class="cp">#define WM5100_AIF2TX2MIX_INPUT_1_SOURCE        0x748</span>
<span class="cp">#define WM5100_AIF2TX2MIX_INPUT_1_VOLUME        0x749</span>
<span class="cp">#define WM5100_AIF2TX2MIX_INPUT_2_SOURCE        0x74A</span>
<span class="cp">#define WM5100_AIF2TX2MIX_INPUT_2_VOLUME        0x74B</span>
<span class="cp">#define WM5100_AIF2TX2MIX_INPUT_3_SOURCE        0x74C</span>
<span class="cp">#define WM5100_AIF2TX2MIX_INPUT_3_VOLUME        0x74D</span>
<span class="cp">#define WM5100_AIF2TX2MIX_INPUT_4_SOURCE        0x74E</span>
<span class="cp">#define WM5100_AIF2TX2MIX_INPUT_4_VOLUME        0x74F</span>
<span class="cp">#define WM5100_AIF3TX1MIX_INPUT_1_SOURCE        0x780</span>
<span class="cp">#define WM5100_AIF3TX1MIX_INPUT_1_VOLUME        0x781</span>
<span class="cp">#define WM5100_AIF3TX1MIX_INPUT_2_SOURCE        0x782</span>
<span class="cp">#define WM5100_AIF3TX1MIX_INPUT_2_VOLUME        0x783</span>
<span class="cp">#define WM5100_AIF3TX1MIX_INPUT_3_SOURCE        0x784</span>
<span class="cp">#define WM5100_AIF3TX1MIX_INPUT_3_VOLUME        0x785</span>
<span class="cp">#define WM5100_AIF3TX1MIX_INPUT_4_SOURCE        0x786</span>
<span class="cp">#define WM5100_AIF3TX1MIX_INPUT_4_VOLUME        0x787</span>
<span class="cp">#define WM5100_AIF3TX2MIX_INPUT_1_SOURCE        0x788</span>
<span class="cp">#define WM5100_AIF3TX2MIX_INPUT_1_VOLUME        0x789</span>
<span class="cp">#define WM5100_AIF3TX2MIX_INPUT_2_SOURCE        0x78A</span>
<span class="cp">#define WM5100_AIF3TX2MIX_INPUT_2_VOLUME        0x78B</span>
<span class="cp">#define WM5100_AIF3TX2MIX_INPUT_3_SOURCE        0x78C</span>
<span class="cp">#define WM5100_AIF3TX2MIX_INPUT_3_VOLUME        0x78D</span>
<span class="cp">#define WM5100_AIF3TX2MIX_INPUT_4_SOURCE        0x78E</span>
<span class="cp">#define WM5100_AIF3TX2MIX_INPUT_4_VOLUME        0x78F</span>
<span class="cp">#define WM5100_EQ1MIX_INPUT_1_SOURCE            0x880</span>
<span class="cp">#define WM5100_EQ1MIX_INPUT_1_VOLUME            0x881</span>
<span class="cp">#define WM5100_EQ1MIX_INPUT_2_SOURCE            0x882</span>
<span class="cp">#define WM5100_EQ1MIX_INPUT_2_VOLUME            0x883</span>
<span class="cp">#define WM5100_EQ1MIX_INPUT_3_SOURCE            0x884</span>
<span class="cp">#define WM5100_EQ1MIX_INPUT_3_VOLUME            0x885</span>
<span class="cp">#define WM5100_EQ1MIX_INPUT_4_SOURCE            0x886</span>
<span class="cp">#define WM5100_EQ1MIX_INPUT_4_VOLUME            0x887</span>
<span class="cp">#define WM5100_EQ2MIX_INPUT_1_SOURCE            0x888</span>
<span class="cp">#define WM5100_EQ2MIX_INPUT_1_VOLUME            0x889</span>
<span class="cp">#define WM5100_EQ2MIX_INPUT_2_SOURCE            0x88A</span>
<span class="cp">#define WM5100_EQ2MIX_INPUT_2_VOLUME            0x88B</span>
<span class="cp">#define WM5100_EQ2MIX_INPUT_3_SOURCE            0x88C</span>
<span class="cp">#define WM5100_EQ2MIX_INPUT_3_VOLUME            0x88D</span>
<span class="cp">#define WM5100_EQ2MIX_INPUT_4_SOURCE            0x88E</span>
<span class="cp">#define WM5100_EQ2MIX_INPUT_4_VOLUME            0x88F</span>
<span class="cp">#define WM5100_EQ3MIX_INPUT_1_SOURCE            0x890</span>
<span class="cp">#define WM5100_EQ3MIX_INPUT_1_VOLUME            0x891</span>
<span class="cp">#define WM5100_EQ3MIX_INPUT_2_SOURCE            0x892</span>
<span class="cp">#define WM5100_EQ3MIX_INPUT_2_VOLUME            0x893</span>
<span class="cp">#define WM5100_EQ3MIX_INPUT_3_SOURCE            0x894</span>
<span class="cp">#define WM5100_EQ3MIX_INPUT_3_VOLUME            0x895</span>
<span class="cp">#define WM5100_EQ3MIX_INPUT_4_SOURCE            0x896</span>
<span class="cp">#define WM5100_EQ3MIX_INPUT_4_VOLUME            0x897</span>
<span class="cp">#define WM5100_EQ4MIX_INPUT_1_SOURCE            0x898</span>
<span class="cp">#define WM5100_EQ4MIX_INPUT_1_VOLUME            0x899</span>
<span class="cp">#define WM5100_EQ4MIX_INPUT_2_SOURCE            0x89A</span>
<span class="cp">#define WM5100_EQ4MIX_INPUT_2_VOLUME            0x89B</span>
<span class="cp">#define WM5100_EQ4MIX_INPUT_3_SOURCE            0x89C</span>
<span class="cp">#define WM5100_EQ4MIX_INPUT_3_VOLUME            0x89D</span>
<span class="cp">#define WM5100_EQ4MIX_INPUT_4_SOURCE            0x89E</span>
<span class="cp">#define WM5100_EQ4MIX_INPUT_4_VOLUME            0x89F</span>
<span class="cp">#define WM5100_DRC1LMIX_INPUT_1_SOURCE          0x8C0</span>
<span class="cp">#define WM5100_DRC1LMIX_INPUT_1_VOLUME          0x8C1</span>
<span class="cp">#define WM5100_DRC1LMIX_INPUT_2_SOURCE          0x8C2</span>
<span class="cp">#define WM5100_DRC1LMIX_INPUT_2_VOLUME          0x8C3</span>
<span class="cp">#define WM5100_DRC1LMIX_INPUT_3_SOURCE          0x8C4</span>
<span class="cp">#define WM5100_DRC1LMIX_INPUT_3_VOLUME          0x8C5</span>
<span class="cp">#define WM5100_DRC1LMIX_INPUT_4_SOURCE          0x8C6</span>
<span class="cp">#define WM5100_DRC1LMIX_INPUT_4_VOLUME          0x8C7</span>
<span class="cp">#define WM5100_DRC1RMIX_INPUT_1_SOURCE          0x8C8</span>
<span class="cp">#define WM5100_DRC1RMIX_INPUT_1_VOLUME          0x8C9</span>
<span class="cp">#define WM5100_DRC1RMIX_INPUT_2_SOURCE          0x8CA</span>
<span class="cp">#define WM5100_DRC1RMIX_INPUT_2_VOLUME          0x8CB</span>
<span class="cp">#define WM5100_DRC1RMIX_INPUT_3_SOURCE          0x8CC</span>
<span class="cp">#define WM5100_DRC1RMIX_INPUT_3_VOLUME          0x8CD</span>
<span class="cp">#define WM5100_DRC1RMIX_INPUT_4_SOURCE          0x8CE</span>
<span class="cp">#define WM5100_DRC1RMIX_INPUT_4_VOLUME          0x8CF</span>
<span class="cp">#define WM5100_HPLP1MIX_INPUT_1_SOURCE          0x900</span>
<span class="cp">#define WM5100_HPLP1MIX_INPUT_1_VOLUME          0x901</span>
<span class="cp">#define WM5100_HPLP1MIX_INPUT_2_SOURCE          0x902</span>
<span class="cp">#define WM5100_HPLP1MIX_INPUT_2_VOLUME          0x903</span>
<span class="cp">#define WM5100_HPLP1MIX_INPUT_3_SOURCE          0x904</span>
<span class="cp">#define WM5100_HPLP1MIX_INPUT_3_VOLUME          0x905</span>
<span class="cp">#define WM5100_HPLP1MIX_INPUT_4_SOURCE          0x906</span>
<span class="cp">#define WM5100_HPLP1MIX_INPUT_4_VOLUME          0x907</span>
<span class="cp">#define WM5100_HPLP2MIX_INPUT_1_SOURCE          0x908</span>
<span class="cp">#define WM5100_HPLP2MIX_INPUT_1_VOLUME          0x909</span>
<span class="cp">#define WM5100_HPLP2MIX_INPUT_2_SOURCE          0x90A</span>
<span class="cp">#define WM5100_HPLP2MIX_INPUT_2_VOLUME          0x90B</span>
<span class="cp">#define WM5100_HPLP2MIX_INPUT_3_SOURCE          0x90C</span>
<span class="cp">#define WM5100_HPLP2MIX_INPUT_3_VOLUME          0x90D</span>
<span class="cp">#define WM5100_HPLP2MIX_INPUT_4_SOURCE          0x90E</span>
<span class="cp">#define WM5100_HPLP2MIX_INPUT_4_VOLUME          0x90F</span>
<span class="cp">#define WM5100_HPLP3MIX_INPUT_1_SOURCE          0x910</span>
<span class="cp">#define WM5100_HPLP3MIX_INPUT_1_VOLUME          0x911</span>
<span class="cp">#define WM5100_HPLP3MIX_INPUT_2_SOURCE          0x912</span>
<span class="cp">#define WM5100_HPLP3MIX_INPUT_2_VOLUME          0x913</span>
<span class="cp">#define WM5100_HPLP3MIX_INPUT_3_SOURCE          0x914</span>
<span class="cp">#define WM5100_HPLP3MIX_INPUT_3_VOLUME          0x915</span>
<span class="cp">#define WM5100_HPLP3MIX_INPUT_4_SOURCE          0x916</span>
<span class="cp">#define WM5100_HPLP3MIX_INPUT_4_VOLUME          0x917</span>
<span class="cp">#define WM5100_HPLP4MIX_INPUT_1_SOURCE          0x918</span>
<span class="cp">#define WM5100_HPLP4MIX_INPUT_1_VOLUME          0x919</span>
<span class="cp">#define WM5100_HPLP4MIX_INPUT_2_SOURCE          0x91A</span>
<span class="cp">#define WM5100_HPLP4MIX_INPUT_2_VOLUME          0x91B</span>
<span class="cp">#define WM5100_HPLP4MIX_INPUT_3_SOURCE          0x91C</span>
<span class="cp">#define WM5100_HPLP4MIX_INPUT_3_VOLUME          0x91D</span>
<span class="cp">#define WM5100_HPLP4MIX_INPUT_4_SOURCE          0x91E</span>
<span class="cp">#define WM5100_HPLP4MIX_INPUT_4_VOLUME          0x91F</span>
<span class="cp">#define WM5100_DSP1LMIX_INPUT_1_SOURCE          0x940</span>
<span class="cp">#define WM5100_DSP1LMIX_INPUT_1_VOLUME          0x941</span>
<span class="cp">#define WM5100_DSP1LMIX_INPUT_2_SOURCE          0x942</span>
<span class="cp">#define WM5100_DSP1LMIX_INPUT_2_VOLUME          0x943</span>
<span class="cp">#define WM5100_DSP1LMIX_INPUT_3_SOURCE          0x944</span>
<span class="cp">#define WM5100_DSP1LMIX_INPUT_3_VOLUME          0x945</span>
<span class="cp">#define WM5100_DSP1LMIX_INPUT_4_SOURCE          0x946</span>
<span class="cp">#define WM5100_DSP1LMIX_INPUT_4_VOLUME          0x947</span>
<span class="cp">#define WM5100_DSP1RMIX_INPUT_1_SOURCE          0x948</span>
<span class="cp">#define WM5100_DSP1RMIX_INPUT_1_VOLUME          0x949</span>
<span class="cp">#define WM5100_DSP1RMIX_INPUT_2_SOURCE          0x94A</span>
<span class="cp">#define WM5100_DSP1RMIX_INPUT_2_VOLUME          0x94B</span>
<span class="cp">#define WM5100_DSP1RMIX_INPUT_3_SOURCE          0x94C</span>
<span class="cp">#define WM5100_DSP1RMIX_INPUT_3_VOLUME          0x94D</span>
<span class="cp">#define WM5100_DSP1RMIX_INPUT_4_SOURCE          0x94E</span>
<span class="cp">#define WM5100_DSP1RMIX_INPUT_4_VOLUME          0x94F</span>
<span class="cp">#define WM5100_DSP1AUX1MIX_INPUT_1_SOURCE       0x950</span>
<span class="cp">#define WM5100_DSP1AUX2MIX_INPUT_1_SOURCE       0x958</span>
<span class="cp">#define WM5100_DSP1AUX3MIX_INPUT_1_SOURCE       0x960</span>
<span class="cp">#define WM5100_DSP1AUX4MIX_INPUT_1_SOURCE       0x968</span>
<span class="cp">#define WM5100_DSP1AUX5MIX_INPUT_1_SOURCE       0x970</span>
<span class="cp">#define WM5100_DSP1AUX6MIX_INPUT_1_SOURCE       0x978</span>
<span class="cp">#define WM5100_DSP2LMIX_INPUT_1_SOURCE          0x980</span>
<span class="cp">#define WM5100_DSP2LMIX_INPUT_1_VOLUME          0x981</span>
<span class="cp">#define WM5100_DSP2LMIX_INPUT_2_SOURCE          0x982</span>
<span class="cp">#define WM5100_DSP2LMIX_INPUT_2_VOLUME          0x983</span>
<span class="cp">#define WM5100_DSP2LMIX_INPUT_3_SOURCE          0x984</span>
<span class="cp">#define WM5100_DSP2LMIX_INPUT_3_VOLUME          0x985</span>
<span class="cp">#define WM5100_DSP2LMIX_INPUT_4_SOURCE          0x986</span>
<span class="cp">#define WM5100_DSP2LMIX_INPUT_4_VOLUME          0x987</span>
<span class="cp">#define WM5100_DSP2RMIX_INPUT_1_SOURCE          0x988</span>
<span class="cp">#define WM5100_DSP2RMIX_INPUT_1_VOLUME          0x989</span>
<span class="cp">#define WM5100_DSP2RMIX_INPUT_2_SOURCE          0x98A</span>
<span class="cp">#define WM5100_DSP2RMIX_INPUT_2_VOLUME          0x98B</span>
<span class="cp">#define WM5100_DSP2RMIX_INPUT_3_SOURCE          0x98C</span>
<span class="cp">#define WM5100_DSP2RMIX_INPUT_3_VOLUME          0x98D</span>
<span class="cp">#define WM5100_DSP2RMIX_INPUT_4_SOURCE          0x98E</span>
<span class="cp">#define WM5100_DSP2RMIX_INPUT_4_VOLUME          0x98F</span>
<span class="cp">#define WM5100_DSP2AUX1MIX_INPUT_1_SOURCE       0x990</span>
<span class="cp">#define WM5100_DSP2AUX2MIX_INPUT_1_SOURCE       0x998</span>
<span class="cp">#define WM5100_DSP2AUX3MIX_INPUT_1_SOURCE       0x9A0</span>
<span class="cp">#define WM5100_DSP2AUX4MIX_INPUT_1_SOURCE       0x9A8</span>
<span class="cp">#define WM5100_DSP2AUX5MIX_INPUT_1_SOURCE       0x9B0</span>
<span class="cp">#define WM5100_DSP2AUX6MIX_INPUT_1_SOURCE       0x9B8</span>
<span class="cp">#define WM5100_DSP3LMIX_INPUT_1_SOURCE          0x9C0</span>
<span class="cp">#define WM5100_DSP3LMIX_INPUT_1_VOLUME          0x9C1</span>
<span class="cp">#define WM5100_DSP3LMIX_INPUT_2_SOURCE          0x9C2</span>
<span class="cp">#define WM5100_DSP3LMIX_INPUT_2_VOLUME          0x9C3</span>
<span class="cp">#define WM5100_DSP3LMIX_INPUT_3_SOURCE          0x9C4</span>
<span class="cp">#define WM5100_DSP3LMIX_INPUT_3_VOLUME          0x9C5</span>
<span class="cp">#define WM5100_DSP3LMIX_INPUT_4_SOURCE          0x9C6</span>
<span class="cp">#define WM5100_DSP3LMIX_INPUT_4_VOLUME          0x9C7</span>
<span class="cp">#define WM5100_DSP3RMIX_INPUT_1_SOURCE          0x9C8</span>
<span class="cp">#define WM5100_DSP3RMIX_INPUT_1_VOLUME          0x9C9</span>
<span class="cp">#define WM5100_DSP3RMIX_INPUT_2_SOURCE          0x9CA</span>
<span class="cp">#define WM5100_DSP3RMIX_INPUT_2_VOLUME          0x9CB</span>
<span class="cp">#define WM5100_DSP3RMIX_INPUT_3_SOURCE          0x9CC</span>
<span class="cp">#define WM5100_DSP3RMIX_INPUT_3_VOLUME          0x9CD</span>
<span class="cp">#define WM5100_DSP3RMIX_INPUT_4_SOURCE          0x9CE</span>
<span class="cp">#define WM5100_DSP3RMIX_INPUT_4_VOLUME          0x9CF</span>
<span class="cp">#define WM5100_DSP3AUX1MIX_INPUT_1_SOURCE       0x9D0</span>
<span class="cp">#define WM5100_DSP3AUX2MIX_INPUT_1_SOURCE       0x9D8</span>
<span class="cp">#define WM5100_DSP3AUX3MIX_INPUT_1_SOURCE       0x9E0</span>
<span class="cp">#define WM5100_DSP3AUX4MIX_INPUT_1_SOURCE       0x9E8</span>
<span class="cp">#define WM5100_DSP3AUX5MIX_INPUT_1_SOURCE       0x9F0</span>
<span class="cp">#define WM5100_DSP3AUX6MIX_INPUT_1_SOURCE       0x9F8</span>
<span class="cp">#define WM5100_ASRC1LMIX_INPUT_1_SOURCE         0xA80</span>
<span class="cp">#define WM5100_ASRC1RMIX_INPUT_1_SOURCE         0xA88</span>
<span class="cp">#define WM5100_ASRC2LMIX_INPUT_1_SOURCE         0xA90</span>
<span class="cp">#define WM5100_ASRC2RMIX_INPUT_1_SOURCE         0xA98</span>
<span class="cp">#define WM5100_ISRC1DEC1MIX_INPUT_1_SOURCE      0xB00</span>
<span class="cp">#define WM5100_ISRC1DEC2MIX_INPUT_1_SOURCE      0xB08</span>
<span class="cp">#define WM5100_ISRC1DEC3MIX_INPUT_1_SOURCE      0xB10</span>
<span class="cp">#define WM5100_ISRC1DEC4MIX_INPUT_1_SOURCE      0xB18</span>
<span class="cp">#define WM5100_ISRC1INT1MIX_INPUT_1_SOURCE      0xB20</span>
<span class="cp">#define WM5100_ISRC1INT2MIX_INPUT_1_SOURCE      0xB28</span>
<span class="cp">#define WM5100_ISRC1INT3MIX_INPUT_1_SOURCE      0xB30</span>
<span class="cp">#define WM5100_ISRC1INT4MIX_INPUT_1_SOURCE      0xB38</span>
<span class="cp">#define WM5100_ISRC2DEC1MIX_INPUT_1_SOURCE      0xB40</span>
<span class="cp">#define WM5100_ISRC2DEC2MIX_INPUT_1_SOURCE      0xB48</span>
<span class="cp">#define WM5100_ISRC2DEC3MIX_INPUT_1_SOURCE      0xB50</span>
<span class="cp">#define WM5100_ISRC2DEC4MIX_INPUT_1_SOURCE      0xB58</span>
<span class="cp">#define WM5100_ISRC2INT1MIX_INPUT_1_SOURCE      0xB60</span>
<span class="cp">#define WM5100_ISRC2INT2MIX_INPUT_1_SOURCE      0xB68</span>
<span class="cp">#define WM5100_ISRC2INT3MIX_INPUT_1_SOURCE      0xB70</span>
<span class="cp">#define WM5100_ISRC2INT4MIX_INPUT_1_SOURCE      0xB78</span>
<span class="cp">#define WM5100_GPIO_CTRL_1                      0xC00</span>
<span class="cp">#define WM5100_GPIO_CTRL_2                      0xC01</span>
<span class="cp">#define WM5100_GPIO_CTRL_3                      0xC02</span>
<span class="cp">#define WM5100_GPIO_CTRL_4                      0xC03</span>
<span class="cp">#define WM5100_GPIO_CTRL_5                      0xC04</span>
<span class="cp">#define WM5100_GPIO_CTRL_6                      0xC05</span>
<span class="cp">#define WM5100_MISC_PAD_CTRL_1                  0xC23</span>
<span class="cp">#define WM5100_MISC_PAD_CTRL_2                  0xC24</span>
<span class="cp">#define WM5100_MISC_PAD_CTRL_3                  0xC25</span>
<span class="cp">#define WM5100_MISC_PAD_CTRL_4                  0xC26</span>
<span class="cp">#define WM5100_MISC_PAD_CTRL_5                  0xC27</span>
<span class="cp">#define WM5100_MISC_GPIO_1                      0xC28</span>
<span class="cp">#define WM5100_INTERRUPT_STATUS_1               0xD00</span>
<span class="cp">#define WM5100_INTERRUPT_STATUS_2               0xD01</span>
<span class="cp">#define WM5100_INTERRUPT_STATUS_3               0xD02</span>
<span class="cp">#define WM5100_INTERRUPT_STATUS_4               0xD03</span>
<span class="cp">#define WM5100_INTERRUPT_RAW_STATUS_2           0xD04</span>
<span class="cp">#define WM5100_INTERRUPT_RAW_STATUS_3           0xD05</span>
<span class="cp">#define WM5100_INTERRUPT_RAW_STATUS_4           0xD06</span>
<span class="cp">#define WM5100_INTERRUPT_STATUS_1_MASK          0xD07</span>
<span class="cp">#define WM5100_INTERRUPT_STATUS_2_MASK          0xD08</span>
<span class="cp">#define WM5100_INTERRUPT_STATUS_3_MASK          0xD09</span>
<span class="cp">#define WM5100_INTERRUPT_STATUS_4_MASK          0xD0A</span>
<span class="cp">#define WM5100_INTERRUPT_CONTROL                0xD1F</span>
<span class="cp">#define WM5100_IRQ_DEBOUNCE_1                   0xD20</span>
<span class="cp">#define WM5100_IRQ_DEBOUNCE_2                   0xD21</span>
<span class="cp">#define WM5100_FX_CTRL                          0xE00</span>
<span class="cp">#define WM5100_EQ1_1                            0xE10</span>
<span class="cp">#define WM5100_EQ1_2                            0xE11</span>
<span class="cp">#define WM5100_EQ1_3                            0xE12</span>
<span class="cp">#define WM5100_EQ1_4                            0xE13</span>
<span class="cp">#define WM5100_EQ1_5                            0xE14</span>
<span class="cp">#define WM5100_EQ1_6                            0xE15</span>
<span class="cp">#define WM5100_EQ1_7                            0xE16</span>
<span class="cp">#define WM5100_EQ1_8                            0xE17</span>
<span class="cp">#define WM5100_EQ1_9                            0xE18</span>
<span class="cp">#define WM5100_EQ1_10                           0xE19</span>
<span class="cp">#define WM5100_EQ1_11                           0xE1A</span>
<span class="cp">#define WM5100_EQ1_12                           0xE1B</span>
<span class="cp">#define WM5100_EQ1_13                           0xE1C</span>
<span class="cp">#define WM5100_EQ1_14                           0xE1D</span>
<span class="cp">#define WM5100_EQ1_15                           0xE1E</span>
<span class="cp">#define WM5100_EQ1_16                           0xE1F</span>
<span class="cp">#define WM5100_EQ1_17                           0xE20</span>
<span class="cp">#define WM5100_EQ1_18                           0xE21</span>
<span class="cp">#define WM5100_EQ1_19                           0xE22</span>
<span class="cp">#define WM5100_EQ1_20                           0xE23</span>
<span class="cp">#define WM5100_EQ2_1                            0xE26</span>
<span class="cp">#define WM5100_EQ2_2                            0xE27</span>
<span class="cp">#define WM5100_EQ2_3                            0xE28</span>
<span class="cp">#define WM5100_EQ2_4                            0xE29</span>
<span class="cp">#define WM5100_EQ2_5                            0xE2A</span>
<span class="cp">#define WM5100_EQ2_6                            0xE2B</span>
<span class="cp">#define WM5100_EQ2_7                            0xE2C</span>
<span class="cp">#define WM5100_EQ2_8                            0xE2D</span>
<span class="cp">#define WM5100_EQ2_9                            0xE2E</span>
<span class="cp">#define WM5100_EQ2_10                           0xE2F</span>
<span class="cp">#define WM5100_EQ2_11                           0xE30</span>
<span class="cp">#define WM5100_EQ2_12                           0xE31</span>
<span class="cp">#define WM5100_EQ2_13                           0xE32</span>
<span class="cp">#define WM5100_EQ2_14                           0xE33</span>
<span class="cp">#define WM5100_EQ2_15                           0xE34</span>
<span class="cp">#define WM5100_EQ2_16                           0xE35</span>
<span class="cp">#define WM5100_EQ2_17                           0xE36</span>
<span class="cp">#define WM5100_EQ2_18                           0xE37</span>
<span class="cp">#define WM5100_EQ2_19                           0xE38</span>
<span class="cp">#define WM5100_EQ2_20                           0xE39</span>
<span class="cp">#define WM5100_EQ3_1                            0xE3C</span>
<span class="cp">#define WM5100_EQ3_2                            0xE3D</span>
<span class="cp">#define WM5100_EQ3_3                            0xE3E</span>
<span class="cp">#define WM5100_EQ3_4                            0xE3F</span>
<span class="cp">#define WM5100_EQ3_5                            0xE40</span>
<span class="cp">#define WM5100_EQ3_6                            0xE41</span>
<span class="cp">#define WM5100_EQ3_7                            0xE42</span>
<span class="cp">#define WM5100_EQ3_8                            0xE43</span>
<span class="cp">#define WM5100_EQ3_9                            0xE44</span>
<span class="cp">#define WM5100_EQ3_10                           0xE45</span>
<span class="cp">#define WM5100_EQ3_11                           0xE46</span>
<span class="cp">#define WM5100_EQ3_12                           0xE47</span>
<span class="cp">#define WM5100_EQ3_13                           0xE48</span>
<span class="cp">#define WM5100_EQ3_14                           0xE49</span>
<span class="cp">#define WM5100_EQ3_15                           0xE4A</span>
<span class="cp">#define WM5100_EQ3_16                           0xE4B</span>
<span class="cp">#define WM5100_EQ3_17                           0xE4C</span>
<span class="cp">#define WM5100_EQ3_18                           0xE4D</span>
<span class="cp">#define WM5100_EQ3_19                           0xE4E</span>
<span class="cp">#define WM5100_EQ3_20                           0xE4F</span>
<span class="cp">#define WM5100_EQ4_1                            0xE52</span>
<span class="cp">#define WM5100_EQ4_2                            0xE53</span>
<span class="cp">#define WM5100_EQ4_3                            0xE54</span>
<span class="cp">#define WM5100_EQ4_4                            0xE55</span>
<span class="cp">#define WM5100_EQ4_5                            0xE56</span>
<span class="cp">#define WM5100_EQ4_6                            0xE57</span>
<span class="cp">#define WM5100_EQ4_7                            0xE58</span>
<span class="cp">#define WM5100_EQ4_8                            0xE59</span>
<span class="cp">#define WM5100_EQ4_9                            0xE5A</span>
<span class="cp">#define WM5100_EQ4_10                           0xE5B</span>
<span class="cp">#define WM5100_EQ4_11                           0xE5C</span>
<span class="cp">#define WM5100_EQ4_12                           0xE5D</span>
<span class="cp">#define WM5100_EQ4_13                           0xE5E</span>
<span class="cp">#define WM5100_EQ4_14                           0xE5F</span>
<span class="cp">#define WM5100_EQ4_15                           0xE60</span>
<span class="cp">#define WM5100_EQ4_16                           0xE61</span>
<span class="cp">#define WM5100_EQ4_17                           0xE62</span>
<span class="cp">#define WM5100_EQ4_18                           0xE63</span>
<span class="cp">#define WM5100_EQ4_19                           0xE64</span>
<span class="cp">#define WM5100_EQ4_20                           0xE65</span>
<span class="cp">#define WM5100_DRC1_CTRL1                       0xE80</span>
<span class="cp">#define WM5100_DRC1_CTRL2                       0xE81</span>
<span class="cp">#define WM5100_DRC1_CTRL3                       0xE82</span>
<span class="cp">#define WM5100_DRC1_CTRL4                       0xE83</span>
<span class="cp">#define WM5100_DRC1_CTRL5                       0xE84</span>
<span class="cp">#define WM5100_HPLPF1_1                         0xEC0</span>
<span class="cp">#define WM5100_HPLPF1_2                         0xEC1</span>
<span class="cp">#define WM5100_HPLPF2_1                         0xEC4</span>
<span class="cp">#define WM5100_HPLPF2_2                         0xEC5</span>
<span class="cp">#define WM5100_HPLPF3_1                         0xEC8</span>
<span class="cp">#define WM5100_HPLPF3_2                         0xEC9</span>
<span class="cp">#define WM5100_HPLPF4_1                         0xECC</span>
<span class="cp">#define WM5100_HPLPF4_2                         0xECD</span>
<span class="cp">#define WM5100_DSP1_CONTROL_1                   0xF00</span>
<span class="cp">#define WM5100_DSP1_CONTROL_2                   0xF02</span>
<span class="cp">#define WM5100_DSP1_CONTROL_3                   0xF03</span>
<span class="cp">#define WM5100_DSP1_CONTROL_4                   0xF04</span>
<span class="cp">#define WM5100_DSP1_CONTROL_5                   0xF06</span>
<span class="cp">#define WM5100_DSP1_CONTROL_6                   0xF07</span>
<span class="cp">#define WM5100_DSP1_CONTROL_7                   0xF08</span>
<span class="cp">#define WM5100_DSP1_CONTROL_8                   0xF09</span>
<span class="cp">#define WM5100_DSP1_CONTROL_9                   0xF0A</span>
<span class="cp">#define WM5100_DSP1_CONTROL_10                  0xF0B</span>
<span class="cp">#define WM5100_DSP1_CONTROL_11                  0xF0C</span>
<span class="cp">#define WM5100_DSP1_CONTROL_12                  0xF0D</span>
<span class="cp">#define WM5100_DSP1_CONTROL_13                  0xF0F</span>
<span class="cp">#define WM5100_DSP1_CONTROL_14                  0xF10</span>
<span class="cp">#define WM5100_DSP1_CONTROL_15                  0xF11</span>
<span class="cp">#define WM5100_DSP1_CONTROL_16                  0xF12</span>
<span class="cp">#define WM5100_DSP1_CONTROL_17                  0xF13</span>
<span class="cp">#define WM5100_DSP1_CONTROL_18                  0xF14</span>
<span class="cp">#define WM5100_DSP1_CONTROL_19                  0xF16</span>
<span class="cp">#define WM5100_DSP1_CONTROL_20                  0xF17</span>
<span class="cp">#define WM5100_DSP1_CONTROL_21                  0xF18</span>
<span class="cp">#define WM5100_DSP1_CONTROL_22                  0xF1A</span>
<span class="cp">#define WM5100_DSP1_CONTROL_23                  0xF1B</span>
<span class="cp">#define WM5100_DSP1_CONTROL_24                  0xF1C</span>
<span class="cp">#define WM5100_DSP1_CONTROL_25                  0xF1E</span>
<span class="cp">#define WM5100_DSP1_CONTROL_26                  0xF20</span>
<span class="cp">#define WM5100_DSP1_CONTROL_27                  0xF21</span>
<span class="cp">#define WM5100_DSP1_CONTROL_28                  0xF22</span>
<span class="cp">#define WM5100_DSP1_CONTROL_29                  0xF23</span>
<span class="cp">#define WM5100_DSP1_CONTROL_30                  0xF24</span>
<span class="cp">#define WM5100_DSP2_CONTROL_1                   0x1000</span>
<span class="cp">#define WM5100_DSP2_CONTROL_2                   0x1002</span>
<span class="cp">#define WM5100_DSP2_CONTROL_3                   0x1003</span>
<span class="cp">#define WM5100_DSP2_CONTROL_4                   0x1004</span>
<span class="cp">#define WM5100_DSP2_CONTROL_5                   0x1006</span>
<span class="cp">#define WM5100_DSP2_CONTROL_6                   0x1007</span>
<span class="cp">#define WM5100_DSP2_CONTROL_7                   0x1008</span>
<span class="cp">#define WM5100_DSP2_CONTROL_8                   0x1009</span>
<span class="cp">#define WM5100_DSP2_CONTROL_9                   0x100A</span>
<span class="cp">#define WM5100_DSP2_CONTROL_10                  0x100B</span>
<span class="cp">#define WM5100_DSP2_CONTROL_11                  0x100C</span>
<span class="cp">#define WM5100_DSP2_CONTROL_12                  0x100D</span>
<span class="cp">#define WM5100_DSP2_CONTROL_13                  0x100F</span>
<span class="cp">#define WM5100_DSP2_CONTROL_14                  0x1010</span>
<span class="cp">#define WM5100_DSP2_CONTROL_15                  0x1011</span>
<span class="cp">#define WM5100_DSP2_CONTROL_16                  0x1012</span>
<span class="cp">#define WM5100_DSP2_CONTROL_17                  0x1013</span>
<span class="cp">#define WM5100_DSP2_CONTROL_18                  0x1014</span>
<span class="cp">#define WM5100_DSP2_CONTROL_19                  0x1016</span>
<span class="cp">#define WM5100_DSP2_CONTROL_20                  0x1017</span>
<span class="cp">#define WM5100_DSP2_CONTROL_21                  0x1018</span>
<span class="cp">#define WM5100_DSP2_CONTROL_22                  0x101A</span>
<span class="cp">#define WM5100_DSP2_CONTROL_23                  0x101B</span>
<span class="cp">#define WM5100_DSP2_CONTROL_24                  0x101C</span>
<span class="cp">#define WM5100_DSP2_CONTROL_25                  0x101E</span>
<span class="cp">#define WM5100_DSP2_CONTROL_26                  0x1020</span>
<span class="cp">#define WM5100_DSP2_CONTROL_27                  0x1021</span>
<span class="cp">#define WM5100_DSP2_CONTROL_28                  0x1022</span>
<span class="cp">#define WM5100_DSP2_CONTROL_29                  0x1023</span>
<span class="cp">#define WM5100_DSP2_CONTROL_30                  0x1024</span>
<span class="cp">#define WM5100_DSP3_CONTROL_1                   0x1100</span>
<span class="cp">#define WM5100_DSP3_CONTROL_2                   0x1102</span>
<span class="cp">#define WM5100_DSP3_CONTROL_3                   0x1103</span>
<span class="cp">#define WM5100_DSP3_CONTROL_4                   0x1104</span>
<span class="cp">#define WM5100_DSP3_CONTROL_5                   0x1106</span>
<span class="cp">#define WM5100_DSP3_CONTROL_6                   0x1107</span>
<span class="cp">#define WM5100_DSP3_CONTROL_7                   0x1108</span>
<span class="cp">#define WM5100_DSP3_CONTROL_8                   0x1109</span>
<span class="cp">#define WM5100_DSP3_CONTROL_9                   0x110A</span>
<span class="cp">#define WM5100_DSP3_CONTROL_10                  0x110B</span>
<span class="cp">#define WM5100_DSP3_CONTROL_11                  0x110C</span>
<span class="cp">#define WM5100_DSP3_CONTROL_12                  0x110D</span>
<span class="cp">#define WM5100_DSP3_CONTROL_13                  0x110F</span>
<span class="cp">#define WM5100_DSP3_CONTROL_14                  0x1110</span>
<span class="cp">#define WM5100_DSP3_CONTROL_15                  0x1111</span>
<span class="cp">#define WM5100_DSP3_CONTROL_16                  0x1112</span>
<span class="cp">#define WM5100_DSP3_CONTROL_17                  0x1113</span>
<span class="cp">#define WM5100_DSP3_CONTROL_18                  0x1114</span>
<span class="cp">#define WM5100_DSP3_CONTROL_19                  0x1116</span>
<span class="cp">#define WM5100_DSP3_CONTROL_20                  0x1117</span>
<span class="cp">#define WM5100_DSP3_CONTROL_21                  0x1118</span>
<span class="cp">#define WM5100_DSP3_CONTROL_22                  0x111A</span>
<span class="cp">#define WM5100_DSP3_CONTROL_23                  0x111B</span>
<span class="cp">#define WM5100_DSP3_CONTROL_24                  0x111C</span>
<span class="cp">#define WM5100_DSP3_CONTROL_25                  0x111E</span>
<span class="cp">#define WM5100_DSP3_CONTROL_26                  0x1120</span>
<span class="cp">#define WM5100_DSP3_CONTROL_27                  0x1121</span>
<span class="cp">#define WM5100_DSP3_CONTROL_28                  0x1122</span>
<span class="cp">#define WM5100_DSP3_CONTROL_29                  0x1123</span>
<span class="cp">#define WM5100_DSP3_CONTROL_30                  0x1124</span>
<span class="cp">#define WM5100_DSP1_DM_0                        0x4000</span>
<span class="cp">#define WM5100_DSP1_DM_1                        0x4001</span>
<span class="cp">#define WM5100_DSP1_DM_2                        0x4002</span>
<span class="cp">#define WM5100_DSP1_DM_3                        0x4003</span>
<span class="cp">#define WM5100_DSP1_DM_508                      0x41FC</span>
<span class="cp">#define WM5100_DSP1_DM_509                      0x41FD</span>
<span class="cp">#define WM5100_DSP1_DM_510                      0x41FE</span>
<span class="cp">#define WM5100_DSP1_DM_511                      0x41FF</span>
<span class="cp">#define WM5100_DSP1_PM_0                        0x4800</span>
<span class="cp">#define WM5100_DSP1_PM_1                        0x4801</span>
<span class="cp">#define WM5100_DSP1_PM_2                        0x4802</span>
<span class="cp">#define WM5100_DSP1_PM_3                        0x4803</span>
<span class="cp">#define WM5100_DSP1_PM_4                        0x4804</span>
<span class="cp">#define WM5100_DSP1_PM_5                        0x4805</span>
<span class="cp">#define WM5100_DSP1_PM_1530                     0x4DFA</span>
<span class="cp">#define WM5100_DSP1_PM_1531                     0x4DFB</span>
<span class="cp">#define WM5100_DSP1_PM_1532                     0x4DFC</span>
<span class="cp">#define WM5100_DSP1_PM_1533                     0x4DFD</span>
<span class="cp">#define WM5100_DSP1_PM_1534                     0x4DFE</span>
<span class="cp">#define WM5100_DSP1_PM_1535                     0x4DFF</span>
<span class="cp">#define WM5100_DSP1_ZM_0                        0x5000</span>
<span class="cp">#define WM5100_DSP1_ZM_1                        0x5001</span>
<span class="cp">#define WM5100_DSP1_ZM_2                        0x5002</span>
<span class="cp">#define WM5100_DSP1_ZM_3                        0x5003</span>
<span class="cp">#define WM5100_DSP1_ZM_2044                     0x57FC</span>
<span class="cp">#define WM5100_DSP1_ZM_2045                     0x57FD</span>
<span class="cp">#define WM5100_DSP1_ZM_2046                     0x57FE</span>
<span class="cp">#define WM5100_DSP1_ZM_2047                     0x57FF</span>
<span class="cp">#define WM5100_DSP2_DM_0                        0x6000</span>
<span class="cp">#define WM5100_DSP2_DM_1                        0x6001</span>
<span class="cp">#define WM5100_DSP2_DM_2                        0x6002</span>
<span class="cp">#define WM5100_DSP2_DM_3                        0x6003</span>
<span class="cp">#define WM5100_DSP2_DM_508                      0x61FC</span>
<span class="cp">#define WM5100_DSP2_DM_509                      0x61FD</span>
<span class="cp">#define WM5100_DSP2_DM_510                      0x61FE</span>
<span class="cp">#define WM5100_DSP2_DM_511                      0x61FF</span>
<span class="cp">#define WM5100_DSP2_PM_0                        0x6800</span>
<span class="cp">#define WM5100_DSP2_PM_1                        0x6801</span>
<span class="cp">#define WM5100_DSP2_PM_2                        0x6802</span>
<span class="cp">#define WM5100_DSP2_PM_3                        0x6803</span>
<span class="cp">#define WM5100_DSP2_PM_4                        0x6804</span>
<span class="cp">#define WM5100_DSP2_PM_5                        0x6805</span>
<span class="cp">#define WM5100_DSP2_PM_1530                     0x6DFA</span>
<span class="cp">#define WM5100_DSP2_PM_1531                     0x6DFB</span>
<span class="cp">#define WM5100_DSP2_PM_1532                     0x6DFC</span>
<span class="cp">#define WM5100_DSP2_PM_1533                     0x6DFD</span>
<span class="cp">#define WM5100_DSP2_PM_1534                     0x6DFE</span>
<span class="cp">#define WM5100_DSP2_PM_1535                     0x6DFF</span>
<span class="cp">#define WM5100_DSP2_ZM_0                        0x7000</span>
<span class="cp">#define WM5100_DSP2_ZM_1                        0x7001</span>
<span class="cp">#define WM5100_DSP2_ZM_2                        0x7002</span>
<span class="cp">#define WM5100_DSP2_ZM_3                        0x7003</span>
<span class="cp">#define WM5100_DSP2_ZM_2044                     0x77FC</span>
<span class="cp">#define WM5100_DSP2_ZM_2045                     0x77FD</span>
<span class="cp">#define WM5100_DSP2_ZM_2046                     0x77FE</span>
<span class="cp">#define WM5100_DSP2_ZM_2047                     0x77FF</span>
<span class="cp">#define WM5100_DSP3_DM_0                        0x8000</span>
<span class="cp">#define WM5100_DSP3_DM_1                        0x8001</span>
<span class="cp">#define WM5100_DSP3_DM_2                        0x8002</span>
<span class="cp">#define WM5100_DSP3_DM_3                        0x8003</span>
<span class="cp">#define WM5100_DSP3_DM_508                      0x81FC</span>
<span class="cp">#define WM5100_DSP3_DM_509                      0x81FD</span>
<span class="cp">#define WM5100_DSP3_DM_510                      0x81FE</span>
<span class="cp">#define WM5100_DSP3_DM_511                      0x81FF</span>
<span class="cp">#define WM5100_DSP3_PM_0                        0x8800</span>
<span class="cp">#define WM5100_DSP3_PM_1                        0x8801</span>
<span class="cp">#define WM5100_DSP3_PM_2                        0x8802</span>
<span class="cp">#define WM5100_DSP3_PM_3                        0x8803</span>
<span class="cp">#define WM5100_DSP3_PM_4                        0x8804</span>
<span class="cp">#define WM5100_DSP3_PM_5                        0x8805</span>
<span class="cp">#define WM5100_DSP3_PM_1530                     0x8DFA</span>
<span class="cp">#define WM5100_DSP3_PM_1531                     0x8DFB</span>
<span class="cp">#define WM5100_DSP3_PM_1532                     0x8DFC</span>
<span class="cp">#define WM5100_DSP3_PM_1533                     0x8DFD</span>
<span class="cp">#define WM5100_DSP3_PM_1534                     0x8DFE</span>
<span class="cp">#define WM5100_DSP3_PM_1535                     0x8DFF</span>
<span class="cp">#define WM5100_DSP3_ZM_0                        0x9000</span>
<span class="cp">#define WM5100_DSP3_ZM_1                        0x9001</span>
<span class="cp">#define WM5100_DSP3_ZM_2                        0x9002</span>
<span class="cp">#define WM5100_DSP3_ZM_3                        0x9003</span>
<span class="cp">#define WM5100_DSP3_ZM_2044                     0x97FC</span>
<span class="cp">#define WM5100_DSP3_ZM_2045                     0x97FD</span>
<span class="cp">#define WM5100_DSP3_ZM_2046                     0x97FE</span>
<span class="cp">#define WM5100_DSP3_ZM_2047                     0x97FF</span>

<span class="cp">#define WM5100_REGISTER_COUNT                   1435</span>
<span class="cp">#define WM5100_MAX_REGISTER                     0x97FF</span>

<span class="cm">/*</span>
<span class="cm"> * Field Definitions.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * R0 (0x00) - software reset</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SW_RST_DEV_ID1_MASK              0xFFFF  </span><span class="cm">/* SW_RST_DEV_ID1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SW_RST_DEV_ID1_SHIFT                  0  </span><span class="cm">/* SW_RST_DEV_ID1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SW_RST_DEV_ID1_WIDTH                 16  </span><span class="cm">/* SW_RST_DEV_ID1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1 (0x01) - Device Revision</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DEVICE_REVISION_MASK             0x000F  </span><span class="cm">/* DEVICE_REVISION - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DEVICE_REVISION_SHIFT                 0  </span><span class="cm">/* DEVICE_REVISION - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DEVICE_REVISION_WIDTH                 4  </span><span class="cm">/* DEVICE_REVISION - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16 (0x10) - Ctrl IF 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AUTO_INC                         0x0001  </span><span class="cm">/* AUTO_INC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AUTO_INC_MASK                    0x0001  </span><span class="cm">/* AUTO_INC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AUTO_INC_SHIFT                        0  </span><span class="cm">/* AUTO_INC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AUTO_INC_WIDTH                        1  </span><span class="cm">/* AUTO_INC */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R32 (0x20) - Tone Generator 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_TONE_RATE_MASK                   0x3000  </span><span class="cm">/* TONE_RATE - [13:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE_RATE_SHIFT                      12  </span><span class="cm">/* TONE_RATE - [13:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE_RATE_WIDTH                       2  </span><span class="cm">/* TONE_RATE - [13:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE_OFFSET_MASK                 0x0300  </span><span class="cm">/* TONE_OFFSET - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE_OFFSET_SHIFT                     8  </span><span class="cm">/* TONE_OFFSET - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE_OFFSET_WIDTH                     2  </span><span class="cm">/* TONE_OFFSET - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE2_ENA                        0x0002  </span><span class="cm">/* TONE2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE2_ENA_MASK                   0x0002  </span><span class="cm">/* TONE2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE2_ENA_SHIFT                       1  </span><span class="cm">/* TONE2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE2_ENA_WIDTH                       1  </span><span class="cm">/* TONE2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE1_ENA                        0x0001  </span><span class="cm">/* TONE1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE1_ENA_MASK                   0x0001  </span><span class="cm">/* TONE1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE1_ENA_SHIFT                       0  </span><span class="cm">/* TONE1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_TONE1_ENA_WIDTH                       1  </span><span class="cm">/* TONE1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R48 (0x30) - PWM Drive 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_PWM_RATE_MASK                    0x3000  </span><span class="cm">/* PWM_RATE - [13:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM_RATE_SHIFT                       12  </span><span class="cm">/* PWM_RATE - [13:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM_RATE_WIDTH                        2  </span><span class="cm">/* PWM_RATE - [13:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM_CLK_SEL_MASK                 0x0300  </span><span class="cm">/* PWM_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM_CLK_SEL_SHIFT                     8  </span><span class="cm">/* PWM_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM_CLK_SEL_WIDTH                     2  </span><span class="cm">/* PWM_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_OVD                         0x0020  </span><span class="cm">/* PWM2_OVD */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_OVD_MASK                    0x0020  </span><span class="cm">/* PWM2_OVD */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_OVD_SHIFT                        5  </span><span class="cm">/* PWM2_OVD */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_OVD_WIDTH                        1  </span><span class="cm">/* PWM2_OVD */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_OVD                         0x0010  </span><span class="cm">/* PWM1_OVD */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_OVD_MASK                    0x0010  </span><span class="cm">/* PWM1_OVD */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_OVD_SHIFT                        4  </span><span class="cm">/* PWM1_OVD */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_OVD_WIDTH                        1  </span><span class="cm">/* PWM1_OVD */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_ENA                         0x0002  </span><span class="cm">/* PWM2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_ENA_MASK                    0x0002  </span><span class="cm">/* PWM2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_ENA_SHIFT                        1  </span><span class="cm">/* PWM2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_ENA_WIDTH                        1  </span><span class="cm">/* PWM2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_ENA                         0x0001  </span><span class="cm">/* PWM1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_ENA_MASK                    0x0001  </span><span class="cm">/* PWM1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_ENA_SHIFT                        0  </span><span class="cm">/* PWM1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_ENA_WIDTH                        1  </span><span class="cm">/* PWM1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R49 (0x31) - PWM Drive 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_PWM1_LVL_MASK                    0x03FF  </span><span class="cm">/* PWM1_LVL - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_LVL_SHIFT                        0  </span><span class="cm">/* PWM1_LVL - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM1_LVL_WIDTH                       10  </span><span class="cm">/* PWM1_LVL - [9:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R50 (0x32) - PWM Drive 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_PWM2_LVL_MASK                    0x03FF  </span><span class="cm">/* PWM2_LVL - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_LVL_SHIFT                        0  </span><span class="cm">/* PWM2_LVL - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_PWM2_LVL_WIDTH                       10  </span><span class="cm">/* PWM2_LVL - [9:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R256 (0x100) - Clocking 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_CLK_32K_SRC_MASK                 0x000F  </span><span class="cm">/* CLK_32K_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLK_32K_SRC_SHIFT                     0  </span><span class="cm">/* CLK_32K_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLK_32K_SRC_WIDTH                     4  </span><span class="cm">/* CLK_32K_SRC - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R257 (0x101) - Clocking 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SYSCLK_FREQ_MASK                 0x0700  </span><span class="cm">/* SYSCLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_FREQ_SHIFT                     8  </span><span class="cm">/* SYSCLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_FREQ_WIDTH                     3  </span><span class="cm">/* SYSCLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_ENA                       0x0040  </span><span class="cm">/* SYSCLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_ENA_MASK                  0x0040  </span><span class="cm">/* SYSCLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_ENA_SHIFT                      6  </span><span class="cm">/* SYSCLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_ENA_WIDTH                      1  </span><span class="cm">/* SYSCLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_SRC_MASK                  0x000F  </span><span class="cm">/* SYSCLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_SRC_SHIFT                      0  </span><span class="cm">/* SYSCLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SYSCLK_SRC_WIDTH                      4  </span><span class="cm">/* SYSCLK_SRC - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R258 (0x102) - Clocking 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SAMPLE_RATE_1_MASK               0x001F  </span><span class="cm">/* SAMPLE_RATE_1 - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SAMPLE_RATE_1_SHIFT                   0  </span><span class="cm">/* SAMPLE_RATE_1 - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SAMPLE_RATE_1_WIDTH                   5  </span><span class="cm">/* SAMPLE_RATE_1 - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R259 (0x103) - Clocking 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SAMPLE_RATE_2_MASK               0x001F  </span><span class="cm">/* SAMPLE_RATE_2 - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SAMPLE_RATE_2_SHIFT                   0  </span><span class="cm">/* SAMPLE_RATE_2 - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SAMPLE_RATE_2_WIDTH                   5  </span><span class="cm">/* SAMPLE_RATE_2 - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R260 (0x104) - Clocking 6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SAMPLE_RATE_3_MASK               0x001F  </span><span class="cm">/* SAMPLE_RATE_3 - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SAMPLE_RATE_3_SHIFT                   0  </span><span class="cm">/* SAMPLE_RATE_3 - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SAMPLE_RATE_3_WIDTH                   5  </span><span class="cm">/* SAMPLE_RATE_3 - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R263 (0x107) - Clocking 7</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ASYNC_CLK_FREQ_MASK              0x0700  </span><span class="cm">/* ASYNC_CLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_FREQ_SHIFT                  8  </span><span class="cm">/* ASYNC_CLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_FREQ_WIDTH                  3  </span><span class="cm">/* ASYNC_CLK_FREQ - [10:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_ENA                    0x0040  </span><span class="cm">/* ASYNC_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_ENA_MASK               0x0040  </span><span class="cm">/* ASYNC_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_ENA_SHIFT                   6  </span><span class="cm">/* ASYNC_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_ENA_WIDTH                   1  </span><span class="cm">/* ASYNC_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_SRC_MASK               0x000F  </span><span class="cm">/* ASYNC_CLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_SRC_SHIFT                   0  </span><span class="cm">/* ASYNC_CLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_CLK_SRC_WIDTH                   4  </span><span class="cm">/* ASYNC_CLK_SRC - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R264 (0x108) - Clocking 8</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ASYNC_SAMPLE_RATE_MASK           0x001F  </span><span class="cm">/* ASYNC_SAMPLE_RATE - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_SAMPLE_RATE_SHIFT               0  </span><span class="cm">/* ASYNC_SAMPLE_RATE - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASYNC_SAMPLE_RATE_WIDTH               5  </span><span class="cm">/* ASYNC_SAMPLE_RATE - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R288 (0x120) - ASRC_ENABLE</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ASRC2L_ENA                       0x0008  </span><span class="cm">/* ASRC2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2L_ENA_MASK                  0x0008  </span><span class="cm">/* ASRC2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2L_ENA_SHIFT                      3  </span><span class="cm">/* ASRC2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2L_ENA_WIDTH                      1  </span><span class="cm">/* ASRC2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2R_ENA                       0x0004  </span><span class="cm">/* ASRC2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2R_ENA_MASK                  0x0004  </span><span class="cm">/* ASRC2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2R_ENA_SHIFT                      2  </span><span class="cm">/* ASRC2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2R_ENA_WIDTH                      1  </span><span class="cm">/* ASRC2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1L_ENA                       0x0002  </span><span class="cm">/* ASRC1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1L_ENA_MASK                  0x0002  </span><span class="cm">/* ASRC1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1L_ENA_SHIFT                      1  </span><span class="cm">/* ASRC1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1L_ENA_WIDTH                      1  </span><span class="cm">/* ASRC1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1R_ENA                       0x0001  </span><span class="cm">/* ASRC1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1R_ENA_MASK                  0x0001  </span><span class="cm">/* ASRC1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1R_ENA_SHIFT                      0  </span><span class="cm">/* ASRC1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1R_ENA_WIDTH                      1  </span><span class="cm">/* ASRC1R_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R289 (0x121) - ASRC_STATUS</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ASRC2L_ENA_STS                   0x0008  </span><span class="cm">/* ASRC2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2L_ENA_STS_MASK              0x0008  </span><span class="cm">/* ASRC2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2L_ENA_STS_SHIFT                  3  </span><span class="cm">/* ASRC2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2L_ENA_STS_WIDTH                  1  </span><span class="cm">/* ASRC2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2R_ENA_STS                   0x0004  </span><span class="cm">/* ASRC2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2R_ENA_STS_MASK              0x0004  </span><span class="cm">/* ASRC2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2R_ENA_STS_SHIFT                  2  </span><span class="cm">/* ASRC2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2R_ENA_STS_WIDTH                  1  </span><span class="cm">/* ASRC2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1L_ENA_STS                   0x0002  </span><span class="cm">/* ASRC1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1L_ENA_STS_MASK              0x0002  </span><span class="cm">/* ASRC1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1L_ENA_STS_SHIFT                  1  </span><span class="cm">/* ASRC1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1L_ENA_STS_WIDTH                  1  </span><span class="cm">/* ASRC1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1R_ENA_STS                   0x0001  </span><span class="cm">/* ASRC1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1R_ENA_STS_MASK              0x0001  </span><span class="cm">/* ASRC1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1R_ENA_STS_SHIFT                  0  </span><span class="cm">/* ASRC1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1R_ENA_STS_WIDTH                  1  </span><span class="cm">/* ASRC1R_ENA_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R290 (0x122) - ASRC_RATE1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ASRC_RATE1_MASK                  0x0006  </span><span class="cm">/* ASRC_RATE1 - [2:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_RATE1_SHIFT                      1  </span><span class="cm">/* ASRC_RATE1 - [2:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_RATE1_WIDTH                      2  </span><span class="cm">/* ASRC_RATE1 - [2:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R321 (0x141) - ISRC 1 CTRL 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ISRC1_DFS_ENA                    0x2000  </span><span class="cm">/* ISRC1_DFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DFS_ENA_MASK               0x2000  </span><span class="cm">/* ISRC1_DFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DFS_ENA_SHIFT                  13  </span><span class="cm">/* ISRC1_DFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DFS_ENA_WIDTH                   1  </span><span class="cm">/* ISRC1_DFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_CLK_SEL_MASK               0x0300  </span><span class="cm">/* ISRC1_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_CLK_SEL_SHIFT                   8  </span><span class="cm">/* ISRC1_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_CLK_SEL_WIDTH                   2  </span><span class="cm">/* ISRC1_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_FSH_MASK                   0x000C  </span><span class="cm">/* ISRC1_FSH - [3:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_FSH_SHIFT                       2  </span><span class="cm">/* ISRC1_FSH - [3:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_FSH_WIDTH                       2  </span><span class="cm">/* ISRC1_FSH - [3:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_FSL_MASK                   0x0003  </span><span class="cm">/* ISRC1_FSL - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_FSL_SHIFT                       0  </span><span class="cm">/* ISRC1_FSL - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_FSL_WIDTH                       2  </span><span class="cm">/* ISRC1_FSL - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R322 (0x142) - ISRC 1 CTRL 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ISRC1_INT1_ENA                   0x8000  </span><span class="cm">/* ISRC1_INT1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT1_ENA_MASK              0x8000  </span><span class="cm">/* ISRC1_INT1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT1_ENA_SHIFT                 15  </span><span class="cm">/* ISRC1_INT1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT1_ENA_WIDTH                  1  </span><span class="cm">/* ISRC1_INT1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT2_ENA                   0x4000  </span><span class="cm">/* ISRC1_INT2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT2_ENA_MASK              0x4000  </span><span class="cm">/* ISRC1_INT2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT2_ENA_SHIFT                 14  </span><span class="cm">/* ISRC1_INT2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT2_ENA_WIDTH                  1  </span><span class="cm">/* ISRC1_INT2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT3_ENA                   0x2000  </span><span class="cm">/* ISRC1_INT3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT3_ENA_MASK              0x2000  </span><span class="cm">/* ISRC1_INT3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT3_ENA_SHIFT                 13  </span><span class="cm">/* ISRC1_INT3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT3_ENA_WIDTH                  1  </span><span class="cm">/* ISRC1_INT3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT4_ENA                   0x1000  </span><span class="cm">/* ISRC1_INT4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT4_ENA_MASK              0x1000  </span><span class="cm">/* ISRC1_INT4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT4_ENA_SHIFT                 12  </span><span class="cm">/* ISRC1_INT4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_INT4_ENA_WIDTH                  1  </span><span class="cm">/* ISRC1_INT4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC1_ENA                   0x0200  </span><span class="cm">/* ISRC1_DEC1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC1_ENA_MASK              0x0200  </span><span class="cm">/* ISRC1_DEC1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC1_ENA_SHIFT                  9  </span><span class="cm">/* ISRC1_DEC1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC1_ENA_WIDTH                  1  </span><span class="cm">/* ISRC1_DEC1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC2_ENA                   0x0100  </span><span class="cm">/* ISRC1_DEC2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC2_ENA_MASK              0x0100  </span><span class="cm">/* ISRC1_DEC2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC2_ENA_SHIFT                  8  </span><span class="cm">/* ISRC1_DEC2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC2_ENA_WIDTH                  1  </span><span class="cm">/* ISRC1_DEC2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC3_ENA                   0x0080  </span><span class="cm">/* ISRC1_DEC3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC3_ENA_MASK              0x0080  </span><span class="cm">/* ISRC1_DEC3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC3_ENA_SHIFT                  7  </span><span class="cm">/* ISRC1_DEC3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC3_ENA_WIDTH                  1  </span><span class="cm">/* ISRC1_DEC3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC4_ENA                   0x0040  </span><span class="cm">/* ISRC1_DEC4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC4_ENA_MASK              0x0040  </span><span class="cm">/* ISRC1_DEC4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC4_ENA_SHIFT                  6  </span><span class="cm">/* ISRC1_DEC4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_DEC4_ENA_WIDTH                  1  </span><span class="cm">/* ISRC1_DEC4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_NOTCH_ENA                  0x0001  </span><span class="cm">/* ISRC1_NOTCH_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_NOTCH_ENA_MASK             0x0001  </span><span class="cm">/* ISRC1_NOTCH_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_NOTCH_ENA_SHIFT                 0  </span><span class="cm">/* ISRC1_NOTCH_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_NOTCH_ENA_WIDTH                 1  </span><span class="cm">/* ISRC1_NOTCH_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R323 (0x143) - ISRC 2 CTRL1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ISRC2_DFS_ENA                    0x2000  </span><span class="cm">/* ISRC2_DFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DFS_ENA_MASK               0x2000  </span><span class="cm">/* ISRC2_DFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DFS_ENA_SHIFT                  13  </span><span class="cm">/* ISRC2_DFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DFS_ENA_WIDTH                   1  </span><span class="cm">/* ISRC2_DFS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_CLK_SEL_MASK               0x0300  </span><span class="cm">/* ISRC2_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_CLK_SEL_SHIFT                   8  </span><span class="cm">/* ISRC2_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_CLK_SEL_WIDTH                   2  </span><span class="cm">/* ISRC2_CLK_SEL - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_FSH_MASK                   0x000C  </span><span class="cm">/* ISRC2_FSH - [3:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_FSH_SHIFT                       2  </span><span class="cm">/* ISRC2_FSH - [3:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_FSH_WIDTH                       2  </span><span class="cm">/* ISRC2_FSH - [3:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_FSL_MASK                   0x0003  </span><span class="cm">/* ISRC2_FSL - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_FSL_SHIFT                       0  </span><span class="cm">/* ISRC2_FSL - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_FSL_WIDTH                       2  </span><span class="cm">/* ISRC2_FSL - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R324 (0x144) - ISRC 2 CTRL 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ISRC2_INT1_ENA                   0x8000  </span><span class="cm">/* ISRC2_INT1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT1_ENA_MASK              0x8000  </span><span class="cm">/* ISRC2_INT1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT1_ENA_SHIFT                 15  </span><span class="cm">/* ISRC2_INT1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT1_ENA_WIDTH                  1  </span><span class="cm">/* ISRC2_INT1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT2_ENA                   0x4000  </span><span class="cm">/* ISRC2_INT2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT2_ENA_MASK              0x4000  </span><span class="cm">/* ISRC2_INT2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT2_ENA_SHIFT                 14  </span><span class="cm">/* ISRC2_INT2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT2_ENA_WIDTH                  1  </span><span class="cm">/* ISRC2_INT2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT3_ENA                   0x2000  </span><span class="cm">/* ISRC2_INT3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT3_ENA_MASK              0x2000  </span><span class="cm">/* ISRC2_INT3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT3_ENA_SHIFT                 13  </span><span class="cm">/* ISRC2_INT3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT3_ENA_WIDTH                  1  </span><span class="cm">/* ISRC2_INT3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT4_ENA                   0x1000  </span><span class="cm">/* ISRC2_INT4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT4_ENA_MASK              0x1000  </span><span class="cm">/* ISRC2_INT4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT4_ENA_SHIFT                 12  </span><span class="cm">/* ISRC2_INT4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_INT4_ENA_WIDTH                  1  </span><span class="cm">/* ISRC2_INT4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC1_ENA                   0x0200  </span><span class="cm">/* ISRC2_DEC1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC1_ENA_MASK              0x0200  </span><span class="cm">/* ISRC2_DEC1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC1_ENA_SHIFT                  9  </span><span class="cm">/* ISRC2_DEC1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC1_ENA_WIDTH                  1  </span><span class="cm">/* ISRC2_DEC1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC2_ENA                   0x0100  </span><span class="cm">/* ISRC2_DEC2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC2_ENA_MASK              0x0100  </span><span class="cm">/* ISRC2_DEC2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC2_ENA_SHIFT                  8  </span><span class="cm">/* ISRC2_DEC2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC2_ENA_WIDTH                  1  </span><span class="cm">/* ISRC2_DEC2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC3_ENA                   0x0080  </span><span class="cm">/* ISRC2_DEC3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC3_ENA_MASK              0x0080  </span><span class="cm">/* ISRC2_DEC3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC3_ENA_SHIFT                  7  </span><span class="cm">/* ISRC2_DEC3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC3_ENA_WIDTH                  1  </span><span class="cm">/* ISRC2_DEC3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC4_ENA                   0x0040  </span><span class="cm">/* ISRC2_DEC4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC4_ENA_MASK              0x0040  </span><span class="cm">/* ISRC2_DEC4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC4_ENA_SHIFT                  6  </span><span class="cm">/* ISRC2_DEC4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_DEC4_ENA_WIDTH                  1  </span><span class="cm">/* ISRC2_DEC4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_NOTCH_ENA                  0x0001  </span><span class="cm">/* ISRC2_NOTCH_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_NOTCH_ENA_MASK             0x0001  </span><span class="cm">/* ISRC2_NOTCH_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_NOTCH_ENA_SHIFT                 0  </span><span class="cm">/* ISRC2_NOTCH_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_NOTCH_ENA_WIDTH                 1  </span><span class="cm">/* ISRC2_NOTCH_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R386 (0x182) - FLL1 Control 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL1_ENA                         0x0001  </span><span class="cm">/* FLL1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_ENA_MASK                    0x0001  </span><span class="cm">/* FLL1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_ENA_SHIFT                        0  </span><span class="cm">/* FLL1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_ENA_WIDTH                        1  </span><span class="cm">/* FLL1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R387 (0x183) - FLL1 Control 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL1_OUTDIV_MASK                 0x3F00  </span><span class="cm">/* FLL1_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_OUTDIV_SHIFT                     8  </span><span class="cm">/* FLL1_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_OUTDIV_WIDTH                     6  </span><span class="cm">/* FLL1_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_FRATIO_MASK                 0x0007  </span><span class="cm">/* FLL1_FRATIO - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_FRATIO_SHIFT                     0  </span><span class="cm">/* FLL1_FRATIO - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_FRATIO_WIDTH                     3  </span><span class="cm">/* FLL1_FRATIO - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R388 (0x184) - FLL1 Control 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL1_THETA_MASK                  0xFFFF  </span><span class="cm">/* FLL1_THETA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_THETA_SHIFT                      0  </span><span class="cm">/* FLL1_THETA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_THETA_WIDTH                     16  </span><span class="cm">/* FLL1_THETA - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R390 (0x186) - FLL1 Control 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL1_N_MASK                      0x03FF  </span><span class="cm">/* FLL1_N - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_N_SHIFT                          0  </span><span class="cm">/* FLL1_N - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_N_WIDTH                         10  </span><span class="cm">/* FLL1_N - [9:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R391 (0x187) - FLL1 Control 6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL1_REFCLK_DIV_MASK             0x00C0  </span><span class="cm">/* FLL1_REFCLK_DIV - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_REFCLK_DIV_SHIFT                 6  </span><span class="cm">/* FLL1_REFCLK_DIV - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_REFCLK_DIV_WIDTH                 2  </span><span class="cm">/* FLL1_REFCLK_DIV - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_REFCLK_SRC_MASK             0x000F  </span><span class="cm">/* FLL1_REFCLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_REFCLK_SRC_SHIFT                 0  </span><span class="cm">/* FLL1_REFCLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_REFCLK_SRC_WIDTH                 4  </span><span class="cm">/* FLL1_REFCLK_SRC - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R392 (0x188) - FLL1 EFS 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL1_LAMBDA_MASK                 0xFFFF  </span><span class="cm">/* FLL1_LAMBDA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LAMBDA_SHIFT                     0  </span><span class="cm">/* FLL1_LAMBDA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LAMBDA_WIDTH                    16  </span><span class="cm">/* FLL1_LAMBDA - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R418 (0x1A2) - FLL2 Control 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL2_ENA                         0x0001  </span><span class="cm">/* FLL2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_ENA_MASK                    0x0001  </span><span class="cm">/* FLL2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_ENA_SHIFT                        0  </span><span class="cm">/* FLL2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_ENA_WIDTH                        1  </span><span class="cm">/* FLL2_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R419 (0x1A3) - FLL2 Control 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL2_OUTDIV_MASK                 0x3F00  </span><span class="cm">/* FLL2_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_OUTDIV_SHIFT                     8  </span><span class="cm">/* FLL2_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_OUTDIV_WIDTH                     6  </span><span class="cm">/* FLL2_OUTDIV - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_FRATIO_MASK                 0x0007  </span><span class="cm">/* FLL2_FRATIO - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_FRATIO_SHIFT                     0  </span><span class="cm">/* FLL2_FRATIO - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_FRATIO_WIDTH                     3  </span><span class="cm">/* FLL2_FRATIO - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R420 (0x1A4) - FLL2 Control 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL2_THETA_MASK                  0xFFFF  </span><span class="cm">/* FLL2_THETA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_THETA_SHIFT                      0  </span><span class="cm">/* FLL2_THETA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_THETA_WIDTH                     16  </span><span class="cm">/* FLL2_THETA - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R422 (0x1A6) - FLL2 Control 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL2_N_MASK                      0x03FF  </span><span class="cm">/* FLL2_N - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_N_SHIFT                          0  </span><span class="cm">/* FLL2_N - [9:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_N_WIDTH                         10  </span><span class="cm">/* FLL2_N - [9:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R423 (0x1A7) - FLL2 Control 6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL2_REFCLK_DIV_MASK             0x00C0  </span><span class="cm">/* FLL2_REFCLK_DIV - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_REFCLK_DIV_SHIFT                 6  </span><span class="cm">/* FLL2_REFCLK_DIV - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_REFCLK_DIV_WIDTH                 2  </span><span class="cm">/* FLL2_REFCLK_DIV - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_REFCLK_SRC_MASK             0x000F  </span><span class="cm">/* FLL2_REFCLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_REFCLK_SRC_SHIFT                 0  </span><span class="cm">/* FLL2_REFCLK_SRC - [3:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_REFCLK_SRC_WIDTH                 4  </span><span class="cm">/* FLL2_REFCLK_SRC - [3:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R424 (0x1A8) - FLL2 EFS 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FLL2_LAMBDA_MASK                 0xFFFF  </span><span class="cm">/* FLL2_LAMBDA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LAMBDA_SHIFT                     0  </span><span class="cm">/* FLL2_LAMBDA - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LAMBDA_WIDTH                    16  </span><span class="cm">/* FLL2_LAMBDA - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R512 (0x200) - Mic Charge Pump 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_CP2_BYPASS                       0x0020  </span><span class="cm">/* CP2_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP2_BYPASS_MASK                  0x0020  </span><span class="cm">/* CP2_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP2_BYPASS_SHIFT                      5  </span><span class="cm">/* CP2_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP2_BYPASS_WIDTH                      1  </span><span class="cm">/* CP2_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP2_ENA                          0x0001  </span><span class="cm">/* CP2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP2_ENA_MASK                     0x0001  </span><span class="cm">/* CP2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP2_ENA_SHIFT                         0  </span><span class="cm">/* CP2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP2_ENA_WIDTH                         1  </span><span class="cm">/* CP2_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R513 (0x201) - Mic Charge Pump 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LDO2_VSEL_MASK                   0xF800  </span><span class="cm">/* LDO2_VSEL - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LDO2_VSEL_SHIFT                      11  </span><span class="cm">/* LDO2_VSEL - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LDO2_VSEL_WIDTH                       5  </span><span class="cm">/* LDO2_VSEL - [15:11] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R514 (0x202) - HP Charge Pump 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_CP1_ENA                          0x0001  </span><span class="cm">/* CP1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP1_ENA_MASK                     0x0001  </span><span class="cm">/* CP1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP1_ENA_SHIFT                         0  </span><span class="cm">/* CP1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_CP1_ENA_WIDTH                         1  </span><span class="cm">/* CP1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R529 (0x211) - LDO1 Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LDO1_BYPASS                      0x0002  </span><span class="cm">/* LDO1_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_LDO1_BYPASS_MASK                 0x0002  </span><span class="cm">/* LDO1_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_LDO1_BYPASS_SHIFT                     1  </span><span class="cm">/* LDO1_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_LDO1_BYPASS_WIDTH                     1  </span><span class="cm">/* LDO1_BYPASS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R533 (0x215) - Mic Bias Ctrl 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_MICB1_DISCH                      0x0040  </span><span class="cm">/* MICB1_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_DISCH_MASK                 0x0040  </span><span class="cm">/* MICB1_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_DISCH_SHIFT                     6  </span><span class="cm">/* MICB1_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_DISCH_WIDTH                     1  </span><span class="cm">/* MICB1_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_RATE                       0x0020  </span><span class="cm">/* MICB1_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_RATE_MASK                  0x0020  </span><span class="cm">/* MICB1_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_RATE_SHIFT                      5  </span><span class="cm">/* MICB1_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_RATE_WIDTH                      1  </span><span class="cm">/* MICB1_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_LVL_MASK                   0x001C  </span><span class="cm">/* MICB1_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_LVL_SHIFT                       2  </span><span class="cm">/* MICB1_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_LVL_WIDTH                       3  </span><span class="cm">/* MICB1_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_BYPASS                     0x0002  </span><span class="cm">/* MICB1_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_BYPASS_MASK                0x0002  </span><span class="cm">/* MICB1_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_BYPASS_SHIFT                    1  </span><span class="cm">/* MICB1_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_BYPASS_WIDTH                    1  </span><span class="cm">/* MICB1_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_ENA                        0x0001  </span><span class="cm">/* MICB1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_ENA_MASK                   0x0001  </span><span class="cm">/* MICB1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_ENA_SHIFT                       0  </span><span class="cm">/* MICB1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB1_ENA_WIDTH                       1  </span><span class="cm">/* MICB1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R534 (0x216) - Mic Bias Ctrl 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_MICB2_DISCH                      0x0040  </span><span class="cm">/* MICB2_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_DISCH_MASK                 0x0040  </span><span class="cm">/* MICB2_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_DISCH_SHIFT                     6  </span><span class="cm">/* MICB2_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_DISCH_WIDTH                     1  </span><span class="cm">/* MICB2_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_RATE                       0x0020  </span><span class="cm">/* MICB2_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_RATE_MASK                  0x0020  </span><span class="cm">/* MICB2_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_RATE_SHIFT                      5  </span><span class="cm">/* MICB2_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_RATE_WIDTH                      1  </span><span class="cm">/* MICB2_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_LVL_MASK                   0x001C  </span><span class="cm">/* MICB2_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_LVL_SHIFT                       2  </span><span class="cm">/* MICB2_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_LVL_WIDTH                       3  </span><span class="cm">/* MICB2_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_BYPASS                     0x0002  </span><span class="cm">/* MICB2_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_BYPASS_MASK                0x0002  </span><span class="cm">/* MICB2_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_BYPASS_SHIFT                    1  </span><span class="cm">/* MICB2_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_BYPASS_WIDTH                    1  </span><span class="cm">/* MICB2_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_ENA                        0x0001  </span><span class="cm">/* MICB2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_ENA_MASK                   0x0001  </span><span class="cm">/* MICB2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_ENA_SHIFT                       0  </span><span class="cm">/* MICB2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB2_ENA_WIDTH                       1  </span><span class="cm">/* MICB2_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R535 (0x217) - Mic Bias Ctrl 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_MICB3_DISCH                      0x0040  </span><span class="cm">/* MICB3_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_DISCH_MASK                 0x0040  </span><span class="cm">/* MICB3_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_DISCH_SHIFT                     6  </span><span class="cm">/* MICB3_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_DISCH_WIDTH                     1  </span><span class="cm">/* MICB3_DISCH */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_RATE                       0x0020  </span><span class="cm">/* MICB3_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_RATE_MASK                  0x0020  </span><span class="cm">/* MICB3_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_RATE_SHIFT                      5  </span><span class="cm">/* MICB3_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_RATE_WIDTH                      1  </span><span class="cm">/* MICB3_RATE */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_LVL_MASK                   0x001C  </span><span class="cm">/* MICB3_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_LVL_SHIFT                       2  </span><span class="cm">/* MICB3_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_LVL_WIDTH                       3  </span><span class="cm">/* MICB3_LVL - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_BYPASS                     0x0002  </span><span class="cm">/* MICB3_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_BYPASS_MASK                0x0002  </span><span class="cm">/* MICB3_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_BYPASS_SHIFT                    1  </span><span class="cm">/* MICB3_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_BYPASS_WIDTH                    1  </span><span class="cm">/* MICB3_BYPASS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_ENA                        0x0001  </span><span class="cm">/* MICB3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_ENA_MASK                   0x0001  </span><span class="cm">/* MICB3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_ENA_SHIFT                       0  </span><span class="cm">/* MICB3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_MICB3_ENA_WIDTH                       1  </span><span class="cm">/* MICB3_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R640 (0x280) - Accessory Detect Mode 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ACCDET_BIAS_SRC_MASK             0xC000  </span><span class="cm">/* ACCDET_BIAS_SRC - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_BIAS_SRC_SHIFT                14  </span><span class="cm">/* ACCDET_BIAS_SRC - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_BIAS_SRC_WIDTH                 2  </span><span class="cm">/* ACCDET_BIAS_SRC - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_SRC                       0x2000  </span><span class="cm">/* ACCDET_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_SRC_MASK                  0x2000  </span><span class="cm">/* ACCDET_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_SRC_SHIFT                     13  </span><span class="cm">/* ACCDET_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_SRC_WIDTH                      1  </span><span class="cm">/* ACCDET_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_MODE_MASK                 0x0003  </span><span class="cm">/* ACCDET_MODE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_MODE_SHIFT                     0  </span><span class="cm">/* ACCDET_MODE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_MODE_WIDTH                     2  </span><span class="cm">/* ACCDET_MODE - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R648 (0x288) - Headphone Detect 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_HP_HOLDTIME_MASK                 0x00E0  </span><span class="cm">/* HP_HOLDTIME - [7:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_HOLDTIME_SHIFT                     5  </span><span class="cm">/* HP_HOLDTIME - [7:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_HOLDTIME_WIDTH                     3  </span><span class="cm">/* HP_HOLDTIME - [7:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_CLK_DIV_MASK                  0x0018  </span><span class="cm">/* HP_CLK_DIV - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_CLK_DIV_SHIFT                      3  </span><span class="cm">/* HP_CLK_DIV - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_CLK_DIV_WIDTH                      2  </span><span class="cm">/* HP_CLK_DIV - [4:3] */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_STEP_SIZE                     0x0002  </span><span class="cm">/* HP_STEP_SIZE */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_STEP_SIZE_MASK                0x0002  </span><span class="cm">/* HP_STEP_SIZE */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_STEP_SIZE_SHIFT                    1  </span><span class="cm">/* HP_STEP_SIZE */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_STEP_SIZE_WIDTH                    1  </span><span class="cm">/* HP_STEP_SIZE */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_POLL                          0x0001  </span><span class="cm">/* HP_POLL */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_POLL_MASK                     0x0001  </span><span class="cm">/* HP_POLL */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_POLL_SHIFT                         0  </span><span class="cm">/* HP_POLL */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_POLL_WIDTH                         1  </span><span class="cm">/* HP_POLL */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R649 (0x289) - Headphone Detect 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_HP_DONE                          0x0080  </span><span class="cm">/* HP_DONE */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_DONE_MASK                     0x0080  </span><span class="cm">/* HP_DONE */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_DONE_SHIFT                         7  </span><span class="cm">/* HP_DONE */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_DONE_WIDTH                         1  </span><span class="cm">/* HP_DONE */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_LVL_MASK                      0x007F  </span><span class="cm">/* HP_LVL - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_LVL_SHIFT                          0  </span><span class="cm">/* HP_LVL - [6:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP_LVL_WIDTH                          7  </span><span class="cm">/* HP_LVL - [6:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R656 (0x290) - Mic Detect 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ACCDET_BIAS_STARTTIME_MASK       0xF000  </span><span class="cm">/* ACCDET_BIAS_STARTTIME - [15:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_BIAS_STARTTIME_SHIFT          12  </span><span class="cm">/* ACCDET_BIAS_STARTTIME - [15:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_BIAS_STARTTIME_WIDTH           4  </span><span class="cm">/* ACCDET_BIAS_STARTTIME - [15:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_RATE_MASK                 0x0F00  </span><span class="cm">/* ACCDET_RATE - [11:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_RATE_SHIFT                     8  </span><span class="cm">/* ACCDET_RATE - [11:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_RATE_WIDTH                     4  </span><span class="cm">/* ACCDET_RATE - [11:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_DBTIME                    0x0002  </span><span class="cm">/* ACCDET_DBTIME */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_DBTIME_MASK               0x0002  </span><span class="cm">/* ACCDET_DBTIME */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_DBTIME_SHIFT                   1  </span><span class="cm">/* ACCDET_DBTIME */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_DBTIME_WIDTH                   1  </span><span class="cm">/* ACCDET_DBTIME */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_ENA                       0x0001  </span><span class="cm">/* ACCDET_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_ENA_MASK                  0x0001  </span><span class="cm">/* ACCDET_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_ENA_SHIFT                      0  </span><span class="cm">/* ACCDET_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_ENA_WIDTH                      1  </span><span class="cm">/* ACCDET_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R657 (0x291) - Mic Detect 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ACCDET_LVL_SEL_MASK              0x00FF  </span><span class="cm">/* ACCDET_LVL_SEL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_LVL_SEL_SHIFT                  0  </span><span class="cm">/* ACCDET_LVL_SEL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_LVL_SEL_WIDTH                  8  </span><span class="cm">/* ACCDET_LVL_SEL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R658 (0x292) - Mic Detect 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_ACCDET_LVL_MASK                  0x07FC  </span><span class="cm">/* ACCDET_LVL - [10:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_LVL_SHIFT                      2  </span><span class="cm">/* ACCDET_LVL - [10:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_LVL_WIDTH                      9  </span><span class="cm">/* ACCDET_LVL - [10:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_VALID                     0x0002  </span><span class="cm">/* ACCDET_VALID */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_VALID_MASK                0x0002  </span><span class="cm">/* ACCDET_VALID */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_VALID_SHIFT                    1  </span><span class="cm">/* ACCDET_VALID */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_VALID_WIDTH                    1  </span><span class="cm">/* ACCDET_VALID */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_STS                       0x0001  </span><span class="cm">/* ACCDET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_STS_MASK                  0x0001  </span><span class="cm">/* ACCDET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_STS_SHIFT                      0  </span><span class="cm">/* ACCDET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_STS_WIDTH                      1  </span><span class="cm">/* ACCDET_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R699 (0x2BB) - Misc Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_HPCOM_SRC                         0x200  </span><span class="cm">/* HPCOM_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPCOM_SRC_SHIFT                       9  </span><span class="cm">/* HPCOM_SRC */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R769 (0x301) - Input Enables</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN4L_ENA                         0x0080  </span><span class="cm">/* IN4L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_ENA_MASK                    0x0080  </span><span class="cm">/* IN4L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_ENA_SHIFT                        7  </span><span class="cm">/* IN4L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_ENA_WIDTH                        1  </span><span class="cm">/* IN4L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_ENA                         0x0040  </span><span class="cm">/* IN4R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_ENA_MASK                    0x0040  </span><span class="cm">/* IN4R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_ENA_SHIFT                        6  </span><span class="cm">/* IN4R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_ENA_WIDTH                        1  </span><span class="cm">/* IN4R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_ENA                         0x0020  </span><span class="cm">/* IN3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_ENA_MASK                    0x0020  </span><span class="cm">/* IN3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_ENA_SHIFT                        5  </span><span class="cm">/* IN3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_ENA_WIDTH                        1  </span><span class="cm">/* IN3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_ENA                         0x0010  </span><span class="cm">/* IN3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_ENA_MASK                    0x0010  </span><span class="cm">/* IN3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_ENA_SHIFT                        4  </span><span class="cm">/* IN3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_ENA_WIDTH                        1  </span><span class="cm">/* IN3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_ENA                         0x0008  </span><span class="cm">/* IN2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_ENA_MASK                    0x0008  </span><span class="cm">/* IN2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_ENA_SHIFT                        3  </span><span class="cm">/* IN2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_ENA_WIDTH                        1  </span><span class="cm">/* IN2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_ENA                         0x0004  </span><span class="cm">/* IN2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_ENA_MASK                    0x0004  </span><span class="cm">/* IN2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_ENA_SHIFT                        2  </span><span class="cm">/* IN2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_ENA_WIDTH                        1  </span><span class="cm">/* IN2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_ENA                         0x0002  </span><span class="cm">/* IN1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_ENA_MASK                    0x0002  </span><span class="cm">/* IN1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_ENA_SHIFT                        1  </span><span class="cm">/* IN1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_ENA_WIDTH                        1  </span><span class="cm">/* IN1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_ENA                         0x0001  </span><span class="cm">/* IN1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_ENA_MASK                    0x0001  </span><span class="cm">/* IN1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_ENA_SHIFT                        0  </span><span class="cm">/* IN1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_ENA_WIDTH                        1  </span><span class="cm">/* IN1R_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R770 (0x302) - Input Enables Status</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN4L_ENA_STS                     0x0080  </span><span class="cm">/* IN4L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_ENA_STS_MASK                0x0080  </span><span class="cm">/* IN4L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_ENA_STS_SHIFT                    7  </span><span class="cm">/* IN4L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_ENA_STS_WIDTH                    1  </span><span class="cm">/* IN4L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_ENA_STS                     0x0040  </span><span class="cm">/* IN4R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_ENA_STS_MASK                0x0040  </span><span class="cm">/* IN4R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_ENA_STS_SHIFT                    6  </span><span class="cm">/* IN4R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_ENA_STS_WIDTH                    1  </span><span class="cm">/* IN4R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_ENA_STS                     0x0020  </span><span class="cm">/* IN3L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_ENA_STS_MASK                0x0020  </span><span class="cm">/* IN3L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_ENA_STS_SHIFT                    5  </span><span class="cm">/* IN3L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_ENA_STS_WIDTH                    1  </span><span class="cm">/* IN3L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_ENA_STS                     0x0010  </span><span class="cm">/* IN3R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_ENA_STS_MASK                0x0010  </span><span class="cm">/* IN3R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_ENA_STS_SHIFT                    4  </span><span class="cm">/* IN3R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_ENA_STS_WIDTH                    1  </span><span class="cm">/* IN3R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_ENA_STS                     0x0008  </span><span class="cm">/* IN2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_ENA_STS_MASK                0x0008  </span><span class="cm">/* IN2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_ENA_STS_SHIFT                    3  </span><span class="cm">/* IN2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_ENA_STS_WIDTH                    1  </span><span class="cm">/* IN2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_ENA_STS                     0x0004  </span><span class="cm">/* IN2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_ENA_STS_MASK                0x0004  </span><span class="cm">/* IN2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_ENA_STS_SHIFT                    2  </span><span class="cm">/* IN2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_ENA_STS_WIDTH                    1  </span><span class="cm">/* IN2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_ENA_STS                     0x0002  </span><span class="cm">/* IN1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_ENA_STS_MASK                0x0002  </span><span class="cm">/* IN1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_ENA_STS_SHIFT                    1  </span><span class="cm">/* IN1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_ENA_STS_WIDTH                    1  </span><span class="cm">/* IN1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_ENA_STS                     0x0001  </span><span class="cm">/* IN1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_ENA_STS_MASK                0x0001  </span><span class="cm">/* IN1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_ENA_STS_SHIFT                    0  </span><span class="cm">/* IN1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_ENA_STS_WIDTH                    1  </span><span class="cm">/* IN1R_ENA_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R784 (0x310) - IN1L Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_RATE_MASK                     0xC000  </span><span class="cm">/* IN_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_RATE_SHIFT                        14  </span><span class="cm">/* IN_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_RATE_WIDTH                         2  </span><span class="cm">/* IN_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_OSR                          0x2000  </span><span class="cm">/* IN1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_OSR_MASK                     0x2000  </span><span class="cm">/* IN1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_OSR_SHIFT                        13  </span><span class="cm">/* IN1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_OSR_WIDTH                         1  </span><span class="cm">/* IN1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_DMIC_SUP_MASK                0x1800  </span><span class="cm">/* IN1_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_DMIC_SUP_SHIFT                   11  </span><span class="cm">/* IN1_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_DMIC_SUP_WIDTH                    2  </span><span class="cm">/* IN1_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_MODE_MASK                    0x0600  </span><span class="cm">/* IN1_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_MODE_SHIFT                        9  </span><span class="cm">/* IN1_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1_MODE_WIDTH                        2  </span><span class="cm">/* IN1_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN1L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN1L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN1L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R785 (0x311) - IN1R Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN1R_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN1R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN1R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN1R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R786 (0x312) - IN2L Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN2_OSR                          0x2000  </span><span class="cm">/* IN2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_OSR_MASK                     0x2000  </span><span class="cm">/* IN2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_OSR_SHIFT                        13  </span><span class="cm">/* IN2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_OSR_WIDTH                         1  </span><span class="cm">/* IN2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_DMIC_SUP_MASK                0x1800  </span><span class="cm">/* IN2_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_DMIC_SUP_SHIFT                   11  </span><span class="cm">/* IN2_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_DMIC_SUP_WIDTH                    2  </span><span class="cm">/* IN2_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_MODE_MASK                    0x0600  </span><span class="cm">/* IN2_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_MODE_SHIFT                        9  </span><span class="cm">/* IN2_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2_MODE_WIDTH                        2  </span><span class="cm">/* IN2_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN2L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN2L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN2L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R787 (0x313) - IN2R Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN2R_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN2R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN2R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN2R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R788 (0x314) - IN3L Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN3_OSR                          0x2000  </span><span class="cm">/* IN3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_OSR_MASK                     0x2000  </span><span class="cm">/* IN3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_OSR_SHIFT                        13  </span><span class="cm">/* IN3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_OSR_WIDTH                         1  </span><span class="cm">/* IN3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_DMIC_SUP_MASK                0x1800  </span><span class="cm">/* IN3_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_DMIC_SUP_SHIFT                   11  </span><span class="cm">/* IN3_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_DMIC_SUP_WIDTH                    2  </span><span class="cm">/* IN3_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_MODE_MASK                    0x0600  </span><span class="cm">/* IN3_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_MODE_SHIFT                        9  </span><span class="cm">/* IN3_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3_MODE_WIDTH                        2  </span><span class="cm">/* IN3_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN3L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN3L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN3L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R789 (0x315) - IN3R Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN3R_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN3R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN3R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN3R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R790 (0x316) - IN4L Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN4_OSR                          0x2000  </span><span class="cm">/* IN4_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_OSR_MASK                     0x2000  </span><span class="cm">/* IN4_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_OSR_SHIFT                        13  </span><span class="cm">/* IN4_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_OSR_WIDTH                         1  </span><span class="cm">/* IN4_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_DMIC_SUP_MASK                0x1800  </span><span class="cm">/* IN4_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_DMIC_SUP_SHIFT                   11  </span><span class="cm">/* IN4_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_DMIC_SUP_WIDTH                    2  </span><span class="cm">/* IN4_DMIC_SUP - [12:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_MODE_MASK                    0x0600  </span><span class="cm">/* IN4_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_MODE_SHIFT                        9  </span><span class="cm">/* IN4_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4_MODE_WIDTH                        2  </span><span class="cm">/* IN4_MODE - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN4L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN4L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN4L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R791 (0x317) - IN4R Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN4R_PGA_VOL_MASK                0x00FE  </span><span class="cm">/* IN4R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_PGA_VOL_SHIFT                    1  </span><span class="cm">/* IN4R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_PGA_VOL_WIDTH                    7  </span><span class="cm">/* IN4R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R792 (0x318) - RXANC_SRC</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_RXANC_SEL_MASK                0x0007  </span><span class="cm">/* IN_RXANC_SEL - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_RXANC_SEL_SHIFT                    0  </span><span class="cm">/* IN_RXANC_SEL - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_RXANC_SEL_WIDTH                    3  </span><span class="cm">/* IN_RXANC_SEL - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R793 (0x319) - Input Volume Ramp</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VD_RAMP_MASK                  0x0070  </span><span class="cm">/* IN_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VD_RAMP_SHIFT                      4  </span><span class="cm">/* IN_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VD_RAMP_WIDTH                      3  </span><span class="cm">/* IN_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VI_RAMP_MASK                  0x0007  </span><span class="cm">/* IN_VI_RAMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VI_RAMP_SHIFT                      0  </span><span class="cm">/* IN_VI_RAMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VI_RAMP_WIDTH                      3  </span><span class="cm">/* IN_VI_RAMP - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R800 (0x320) - ADC Digital Volume 1L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_MUTE                        0x0100  </span><span class="cm">/* IN1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_MUTE_MASK                   0x0100  </span><span class="cm">/* IN1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_MUTE_SHIFT                       8  </span><span class="cm">/* IN1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_MUTE_WIDTH                       1  </span><span class="cm">/* IN1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_VOL_MASK                    0x00FF  </span><span class="cm">/* IN1L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_VOL_SHIFT                        0  </span><span class="cm">/* IN1L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1L_VOL_WIDTH                        8  </span><span class="cm">/* IN1L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R801 (0x321) - ADC Digital Volume 1R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_MUTE                        0x0100  </span><span class="cm">/* IN1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_MUTE_MASK                   0x0100  </span><span class="cm">/* IN1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_MUTE_SHIFT                       8  </span><span class="cm">/* IN1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_MUTE_WIDTH                       1  </span><span class="cm">/* IN1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_VOL_MASK                    0x00FF  </span><span class="cm">/* IN1R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_VOL_SHIFT                        0  </span><span class="cm">/* IN1R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN1R_VOL_WIDTH                        8  </span><span class="cm">/* IN1R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R802 (0x322) - ADC Digital Volume 2L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_MUTE                        0x0100  </span><span class="cm">/* IN2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_MUTE_MASK                   0x0100  </span><span class="cm">/* IN2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_MUTE_SHIFT                       8  </span><span class="cm">/* IN2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_MUTE_WIDTH                       1  </span><span class="cm">/* IN2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_VOL_MASK                    0x00FF  </span><span class="cm">/* IN2L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_VOL_SHIFT                        0  </span><span class="cm">/* IN2L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2L_VOL_WIDTH                        8  </span><span class="cm">/* IN2L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R803 (0x323) - ADC Digital Volume 2R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_MUTE                        0x0100  </span><span class="cm">/* IN2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_MUTE_MASK                   0x0100  </span><span class="cm">/* IN2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_MUTE_SHIFT                       8  </span><span class="cm">/* IN2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_MUTE_WIDTH                       1  </span><span class="cm">/* IN2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_VOL_MASK                    0x00FF  </span><span class="cm">/* IN2R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_VOL_SHIFT                        0  </span><span class="cm">/* IN2R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN2R_VOL_WIDTH                        8  </span><span class="cm">/* IN2R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R804 (0x324) - ADC Digital Volume 3L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_MUTE                        0x0100  </span><span class="cm">/* IN3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_MUTE_MASK                   0x0100  </span><span class="cm">/* IN3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_MUTE_SHIFT                       8  </span><span class="cm">/* IN3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_MUTE_WIDTH                       1  </span><span class="cm">/* IN3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_VOL_MASK                    0x00FF  </span><span class="cm">/* IN3L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_VOL_SHIFT                        0  </span><span class="cm">/* IN3L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3L_VOL_WIDTH                        8  </span><span class="cm">/* IN3L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R805 (0x325) - ADC Digital Volume 3R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_MUTE                        0x0100  </span><span class="cm">/* IN3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_MUTE_MASK                   0x0100  </span><span class="cm">/* IN3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_MUTE_SHIFT                       8  </span><span class="cm">/* IN3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_MUTE_WIDTH                       1  </span><span class="cm">/* IN3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_VOL_MASK                    0x00FF  </span><span class="cm">/* IN3R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_VOL_SHIFT                        0  </span><span class="cm">/* IN3R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN3R_VOL_WIDTH                        8  </span><span class="cm">/* IN3R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R806 (0x326) - ADC Digital Volume 4L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_MUTE                        0x0100  </span><span class="cm">/* IN4L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_MUTE_MASK                   0x0100  </span><span class="cm">/* IN4L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_MUTE_SHIFT                       8  </span><span class="cm">/* IN4L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_MUTE_WIDTH                       1  </span><span class="cm">/* IN4L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_VOL_MASK                    0x00FF  </span><span class="cm">/* IN4L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_VOL_SHIFT                        0  </span><span class="cm">/* IN4L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4L_VOL_WIDTH                        8  </span><span class="cm">/* IN4L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R807 (0x327) - ADC Digital Volume 4R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IN_VU                            0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_MASK                       0x0200  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_SHIFT                           9  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN_VU_WIDTH                           1  </span><span class="cm">/* IN_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_MUTE                        0x0100  </span><span class="cm">/* IN4R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_MUTE_MASK                   0x0100  </span><span class="cm">/* IN4R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_MUTE_SHIFT                       8  </span><span class="cm">/* IN4R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_MUTE_WIDTH                       1  </span><span class="cm">/* IN4R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_VOL_MASK                    0x00FF  </span><span class="cm">/* IN4R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_VOL_SHIFT                        0  </span><span class="cm">/* IN4R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_IN4R_VOL_WIDTH                        8  </span><span class="cm">/* IN4R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1025 (0x401) - Output Enables 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT6L_ENA                        0x0800  </span><span class="cm">/* OUT6L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ENA_MASK                   0x0800  </span><span class="cm">/* OUT6L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ENA_SHIFT                      11  </span><span class="cm">/* OUT6L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ENA_WIDTH                       1  </span><span class="cm">/* OUT6L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ENA                        0x0400  </span><span class="cm">/* OUT6R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ENA_MASK                   0x0400  </span><span class="cm">/* OUT6R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ENA_SHIFT                      10  </span><span class="cm">/* OUT6R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ENA_WIDTH                       1  </span><span class="cm">/* OUT6R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ENA                        0x0200  </span><span class="cm">/* OUT5L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ENA_MASK                   0x0200  </span><span class="cm">/* OUT5L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ENA_SHIFT                       9  </span><span class="cm">/* OUT5L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ENA_WIDTH                       1  </span><span class="cm">/* OUT5L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ENA                        0x0100  </span><span class="cm">/* OUT5R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ENA_MASK                   0x0100  </span><span class="cm">/* OUT5R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ENA_SHIFT                       8  </span><span class="cm">/* OUT5R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ENA_WIDTH                       1  </span><span class="cm">/* OUT5R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ENA                        0x0080  </span><span class="cm">/* OUT4L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ENA_MASK                   0x0080  </span><span class="cm">/* OUT4L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ENA_SHIFT                       7  </span><span class="cm">/* OUT4L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ENA_WIDTH                       1  </span><span class="cm">/* OUT4L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ENA                        0x0040  </span><span class="cm">/* OUT4R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ENA_MASK                   0x0040  </span><span class="cm">/* OUT4R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ENA_SHIFT                       6  </span><span class="cm">/* OUT4R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ENA_WIDTH                       1  </span><span class="cm">/* OUT4R_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1026 (0x402) - Output Status 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT3L_ENA_STS                    0x0020  </span><span class="cm">/* OUT3L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_ENA_STS_MASK               0x0020  </span><span class="cm">/* OUT3L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_ENA_STS_SHIFT                   5  </span><span class="cm">/* OUT3L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT3L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_ENA_STS                    0x0010  </span><span class="cm">/* OUT3R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_ENA_STS_MASK               0x0010  </span><span class="cm">/* OUT3R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_ENA_STS_SHIFT                   4  </span><span class="cm">/* OUT3R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT3R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_ENA_STS                    0x0008  </span><span class="cm">/* OUT2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_ENA_STS_MASK               0x0008  </span><span class="cm">/* OUT2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_ENA_STS_SHIFT                   3  </span><span class="cm">/* OUT2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT2L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_ENA_STS                    0x0004  </span><span class="cm">/* OUT2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_ENA_STS_MASK               0x0004  </span><span class="cm">/* OUT2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_ENA_STS_SHIFT                   2  </span><span class="cm">/* OUT2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT2R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_ENA_STS                    0x0002  </span><span class="cm">/* OUT1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_ENA_STS_MASK               0x0002  </span><span class="cm">/* OUT1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_ENA_STS_SHIFT                   1  </span><span class="cm">/* OUT1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT1L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_ENA_STS                    0x0001  </span><span class="cm">/* OUT1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_ENA_STS_MASK               0x0001  </span><span class="cm">/* OUT1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_ENA_STS_SHIFT                   0  </span><span class="cm">/* OUT1R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT1R_ENA_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1027 (0x403) - Output Status 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT6L_ENA_STS                    0x0800  </span><span class="cm">/* OUT6L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ENA_STS_MASK               0x0800  </span><span class="cm">/* OUT6L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ENA_STS_SHIFT                  11  </span><span class="cm">/* OUT6L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT6L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ENA_STS                    0x0400  </span><span class="cm">/* OUT6R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ENA_STS_MASK               0x0400  </span><span class="cm">/* OUT6R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ENA_STS_SHIFT                  10  </span><span class="cm">/* OUT6R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT6R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ENA_STS                    0x0200  </span><span class="cm">/* OUT5L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ENA_STS_MASK               0x0200  </span><span class="cm">/* OUT5L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ENA_STS_SHIFT                   9  </span><span class="cm">/* OUT5L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT5L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ENA_STS                    0x0100  </span><span class="cm">/* OUT5R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ENA_STS_MASK               0x0100  </span><span class="cm">/* OUT5R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ENA_STS_SHIFT                   8  </span><span class="cm">/* OUT5R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT5R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ENA_STS                    0x0080  </span><span class="cm">/* OUT4L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ENA_STS_MASK               0x0080  </span><span class="cm">/* OUT4L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ENA_STS_SHIFT                   7  </span><span class="cm">/* OUT4L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT4L_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ENA_STS                    0x0040  </span><span class="cm">/* OUT4R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ENA_STS_MASK               0x0040  </span><span class="cm">/* OUT4R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ENA_STS_SHIFT                   6  </span><span class="cm">/* OUT4R_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ENA_STS_WIDTH                   1  </span><span class="cm">/* OUT4R_ENA_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1032 (0x408) - Channel Enables 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_HP3L_ENA                         0x0020  </span><span class="cm">/* HP3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP3L_ENA_MASK                    0x0020  </span><span class="cm">/* HP3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP3L_ENA_SHIFT                        5  </span><span class="cm">/* HP3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP3L_ENA_WIDTH                        1  </span><span class="cm">/* HP3L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP3R_ENA                         0x0010  </span><span class="cm">/* HP3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP3R_ENA_MASK                    0x0010  </span><span class="cm">/* HP3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP3R_ENA_SHIFT                        4  </span><span class="cm">/* HP3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP3R_ENA_WIDTH                        1  </span><span class="cm">/* HP3R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP2L_ENA                         0x0008  </span><span class="cm">/* HP2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP2L_ENA_MASK                    0x0008  </span><span class="cm">/* HP2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP2L_ENA_SHIFT                        3  </span><span class="cm">/* HP2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP2L_ENA_WIDTH                        1  </span><span class="cm">/* HP2L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP2R_ENA                         0x0004  </span><span class="cm">/* HP2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP2R_ENA_MASK                    0x0004  </span><span class="cm">/* HP2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP2R_ENA_SHIFT                        2  </span><span class="cm">/* HP2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP2R_ENA_WIDTH                        1  </span><span class="cm">/* HP2R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP1L_ENA                         0x0002  </span><span class="cm">/* HP1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP1L_ENA_MASK                    0x0002  </span><span class="cm">/* HP1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP1L_ENA_SHIFT                        1  </span><span class="cm">/* HP1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP1L_ENA_WIDTH                        1  </span><span class="cm">/* HP1L_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP1R_ENA                         0x0001  </span><span class="cm">/* HP1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP1R_ENA_MASK                    0x0001  </span><span class="cm">/* HP1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP1R_ENA_SHIFT                        0  </span><span class="cm">/* HP1R_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_HP1R_ENA_WIDTH                        1  </span><span class="cm">/* HP1R_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1040 (0x410) - Out Volume 1L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_RATE_MASK                    0xC000  </span><span class="cm">/* OUT_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_RATE_SHIFT                       14  </span><span class="cm">/* OUT_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_RATE_WIDTH                        2  </span><span class="cm">/* OUT_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1_OSR                         0x2000  </span><span class="cm">/* OUT1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1_OSR_MASK                    0x2000  </span><span class="cm">/* OUT1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1_OSR_SHIFT                       13  </span><span class="cm">/* OUT1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1_OSR_WIDTH                        1  </span><span class="cm">/* OUT1_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1_MONO                        0x1000  </span><span class="cm">/* OUT1_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1_MONO_MASK                   0x1000  </span><span class="cm">/* OUT1_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1_MONO_SHIFT                      12  </span><span class="cm">/* OUT1_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1_MONO_WIDTH                       1  </span><span class="cm">/* OUT1_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_ANC_SRC                    0x0800  </span><span class="cm">/* OUT1L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT1L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT1L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT1L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_PGA_VOL_MASK               0x00FE  </span><span class="cm">/* OUT1L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_PGA_VOL_SHIFT                   1  </span><span class="cm">/* OUT1L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_PGA_VOL_WIDTH                   7  </span><span class="cm">/* OUT1L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1041 (0x411) - Out Volume 1R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT1R_ANC_SRC                    0x0800  </span><span class="cm">/* OUT1R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT1R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT1R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT1R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_PGA_VOL_MASK               0x00FE  </span><span class="cm">/* OUT1R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_PGA_VOL_SHIFT                   1  </span><span class="cm">/* OUT1R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_PGA_VOL_WIDTH                   7  </span><span class="cm">/* OUT1R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1042 (0x412) - DAC Volume Limit 1L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT1L_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT1L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT1L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT1L_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1043 (0x413) - DAC Volume Limit 1R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT1R_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT1R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT1R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT1R_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1044 (0x414) - Out Volume 2L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT2_OSR                         0x2000  </span><span class="cm">/* OUT2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2_OSR_MASK                    0x2000  </span><span class="cm">/* OUT2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2_OSR_SHIFT                       13  </span><span class="cm">/* OUT2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2_OSR_WIDTH                        1  </span><span class="cm">/* OUT2_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2_MONO                        0x1000  </span><span class="cm">/* OUT2_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2_MONO_MASK                   0x1000  </span><span class="cm">/* OUT2_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2_MONO_SHIFT                      12  </span><span class="cm">/* OUT2_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2_MONO_WIDTH                       1  </span><span class="cm">/* OUT2_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_ANC_SRC                    0x0800  </span><span class="cm">/* OUT2L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT2L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT2L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT2L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_PGA_VOL_MASK               0x00FE  </span><span class="cm">/* OUT2L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_PGA_VOL_SHIFT                   1  </span><span class="cm">/* OUT2L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_PGA_VOL_WIDTH                   7  </span><span class="cm">/* OUT2L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1045 (0x415) - Out Volume 2R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT2R_ANC_SRC                    0x0800  </span><span class="cm">/* OUT2R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT2R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT2R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT2R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_PGA_VOL_MASK               0x00FE  </span><span class="cm">/* OUT2R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_PGA_VOL_SHIFT                   1  </span><span class="cm">/* OUT2R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_PGA_VOL_WIDTH                   7  </span><span class="cm">/* OUT2R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1046 (0x416) - DAC Volume Limit 2L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT2L_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT2L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT2L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT2L_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1047 (0x417) - DAC Volume Limit 2R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT2R_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT2R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT2R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT2R_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1048 (0x418) - Out Volume 3L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT3_OSR                         0x2000  </span><span class="cm">/* OUT3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3_OSR_MASK                    0x2000  </span><span class="cm">/* OUT3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3_OSR_SHIFT                       13  </span><span class="cm">/* OUT3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3_OSR_WIDTH                        1  </span><span class="cm">/* OUT3_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3_MONO                        0x1000  </span><span class="cm">/* OUT3_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3_MONO_MASK                   0x1000  </span><span class="cm">/* OUT3_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3_MONO_SHIFT                      12  </span><span class="cm">/* OUT3_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3_MONO_WIDTH                       1  </span><span class="cm">/* OUT3_MONO */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_ANC_SRC                    0x0800  </span><span class="cm">/* OUT3L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT3L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT3L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT3L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_PGA_VOL_MASK               0x00FE  </span><span class="cm">/* OUT3L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_PGA_VOL_SHIFT                   1  </span><span class="cm">/* OUT3L_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_PGA_VOL_WIDTH                   7  </span><span class="cm">/* OUT3L_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1049 (0x419) - Out Volume 3R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT3R_ANC_SRC                    0x0800  </span><span class="cm">/* OUT3R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT3R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT3R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT3R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_PGA_VOL_MASK               0x00FE  </span><span class="cm">/* OUT3R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_PGA_VOL_SHIFT                   1  </span><span class="cm">/* OUT3R_PGA_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_PGA_VOL_WIDTH                   7  </span><span class="cm">/* OUT3R_PGA_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1050 (0x41A) - DAC Volume Limit 3L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT3L_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT3L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT3L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT3L_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1051 (0x41B) - DAC Volume Limit 3R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT3R_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT3R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT3R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT3R_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1052 (0x41C) - Out Volume 4L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT4_OSR                         0x2000  </span><span class="cm">/* OUT4_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4_OSR_MASK                    0x2000  </span><span class="cm">/* OUT4_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4_OSR_SHIFT                       13  </span><span class="cm">/* OUT4_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4_OSR_WIDTH                        1  </span><span class="cm">/* OUT4_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ANC_SRC                    0x0800  </span><span class="cm">/* OUT4L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT4L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT4L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT4L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT4L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT4L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT4L_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1053 (0x41D) - Out Volume 4R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT4R_ANC_SRC                    0x0800  </span><span class="cm">/* OUT4R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT4R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT4R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT4R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT4R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT4R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT4R_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1054 (0x41E) - DAC Volume Limit 5L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT5_OSR                         0x2000  </span><span class="cm">/* OUT5_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5_OSR_MASK                    0x2000  </span><span class="cm">/* OUT5_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5_OSR_SHIFT                       13  </span><span class="cm">/* OUT5_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5_OSR_WIDTH                        1  </span><span class="cm">/* OUT5_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ANC_SRC                    0x0800  </span><span class="cm">/* OUT5L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT5L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT5L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT5L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT5L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT5L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT5L_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1055 (0x41F) - DAC Volume Limit 5R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT5R_ANC_SRC                    0x0800  </span><span class="cm">/* OUT5R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT5R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT5R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT5R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT5R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT5R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT5R_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1056 (0x420) - DAC Volume Limit 6L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT6_OSR                         0x2000  </span><span class="cm">/* OUT6_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6_OSR_MASK                    0x2000  </span><span class="cm">/* OUT6_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6_OSR_SHIFT                       13  </span><span class="cm">/* OUT6_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6_OSR_WIDTH                        1  </span><span class="cm">/* OUT6_OSR */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ANC_SRC                    0x0800  </span><span class="cm">/* OUT6L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT6L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT6L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT6L_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT6L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT6L_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT6L_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1057 (0x421) - DAC Volume Limit 6R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT6R_ANC_SRC                    0x0800  </span><span class="cm">/* OUT6R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ANC_SRC_MASK               0x0800  </span><span class="cm">/* OUT6R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ANC_SRC_SHIFT                  11  </span><span class="cm">/* OUT6R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_ANC_SRC_WIDTH                   1  </span><span class="cm">/* OUT6R_ANC_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_VOL_LIM_MASK               0x00FF  </span><span class="cm">/* OUT6R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_VOL_LIM_SHIFT                   0  </span><span class="cm">/* OUT6R_VOL_LIM - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_VOL_LIM_WIDTH                   8  </span><span class="cm">/* OUT6R_VOL_LIM - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1088 (0x440) - DAC AEC Control 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AEC_LOOPBACK_SRC_MASK            0x003C  </span><span class="cm">/* AEC_LOOPBACK_SRC - [5:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_LOOPBACK_SRC_SHIFT                2  </span><span class="cm">/* AEC_LOOPBACK_SRC - [5:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_LOOPBACK_SRC_WIDTH                4  </span><span class="cm">/* AEC_LOOPBACK_SRC - [5:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_ENA_STS                      0x0002  </span><span class="cm">/* AEC_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_ENA_STS_MASK                 0x0002  </span><span class="cm">/* AEC_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_ENA_STS_SHIFT                     1  </span><span class="cm">/* AEC_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_ENA_STS_WIDTH                     1  </span><span class="cm">/* AEC_ENA_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_LOOPBACK_ENA                 0x0001  </span><span class="cm">/* AEC_LOOPBACK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_LOOPBACK_ENA_MASK            0x0001  </span><span class="cm">/* AEC_LOOPBACK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_LOOPBACK_ENA_SHIFT                0  </span><span class="cm">/* AEC_LOOPBACK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AEC_LOOPBACK_ENA_WIDTH                1  </span><span class="cm">/* AEC_LOOPBACK_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1089 (0x441) - Output Volume Ramp</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VD_RAMP_MASK                 0x0070  </span><span class="cm">/* OUT_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VD_RAMP_SHIFT                     4  </span><span class="cm">/* OUT_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VD_RAMP_WIDTH                     3  </span><span class="cm">/* OUT_VD_RAMP - [6:4] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VI_RAMP_MASK                 0x0007  </span><span class="cm">/* OUT_VI_RAMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VI_RAMP_SHIFT                     0  </span><span class="cm">/* OUT_VI_RAMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VI_RAMP_WIDTH                     3  </span><span class="cm">/* OUT_VI_RAMP - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1152 (0x480) - DAC Digital Volume 1L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_MUTE                       0x0100  </span><span class="cm">/* OUT1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_MUTE_SHIFT                      8  </span><span class="cm">/* OUT1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_MUTE_WIDTH                      1  </span><span class="cm">/* OUT1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT1L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_VOL_SHIFT                       0  </span><span class="cm">/* OUT1L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1L_VOL_WIDTH                       8  </span><span class="cm">/* OUT1L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1153 (0x481) - DAC Digital Volume 1R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_MUTE                       0x0100  </span><span class="cm">/* OUT1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_MUTE_SHIFT                      8  </span><span class="cm">/* OUT1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_MUTE_WIDTH                      1  </span><span class="cm">/* OUT1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT1R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_VOL_SHIFT                       0  </span><span class="cm">/* OUT1R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT1R_VOL_WIDTH                       8  </span><span class="cm">/* OUT1R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1154 (0x482) - DAC Digital Volume 2L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_MUTE                       0x0100  </span><span class="cm">/* OUT2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_MUTE_SHIFT                      8  </span><span class="cm">/* OUT2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_MUTE_WIDTH                      1  </span><span class="cm">/* OUT2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT2L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_VOL_SHIFT                       0  </span><span class="cm">/* OUT2L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2L_VOL_WIDTH                       8  </span><span class="cm">/* OUT2L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1155 (0x483) - DAC Digital Volume 2R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_MUTE                       0x0100  </span><span class="cm">/* OUT2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_MUTE_SHIFT                      8  </span><span class="cm">/* OUT2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_MUTE_WIDTH                      1  </span><span class="cm">/* OUT2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT2R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_VOL_SHIFT                       0  </span><span class="cm">/* OUT2R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT2R_VOL_WIDTH                       8  </span><span class="cm">/* OUT2R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1156 (0x484) - DAC Digital Volume 3L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_MUTE                       0x0100  </span><span class="cm">/* OUT3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_MUTE_SHIFT                      8  </span><span class="cm">/* OUT3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_MUTE_WIDTH                      1  </span><span class="cm">/* OUT3L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT3L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_VOL_SHIFT                       0  </span><span class="cm">/* OUT3L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3L_VOL_WIDTH                       8  </span><span class="cm">/* OUT3L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1157 (0x485) - DAC Digital Volume 3R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_MUTE                       0x0100  </span><span class="cm">/* OUT3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_MUTE_SHIFT                      8  </span><span class="cm">/* OUT3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_MUTE_WIDTH                      1  </span><span class="cm">/* OUT3R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT3R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_VOL_SHIFT                       0  </span><span class="cm">/* OUT3R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT3R_VOL_WIDTH                       8  </span><span class="cm">/* OUT3R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1158 (0x486) - DAC Digital Volume 4L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_MUTE                       0x0100  </span><span class="cm">/* OUT4L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT4L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_MUTE_SHIFT                      8  </span><span class="cm">/* OUT4L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_MUTE_WIDTH                      1  </span><span class="cm">/* OUT4L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT4L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_VOL_SHIFT                       0  </span><span class="cm">/* OUT4L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4L_VOL_WIDTH                       8  </span><span class="cm">/* OUT4L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1159 (0x487) - DAC Digital Volume 4R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_MUTE                       0x0100  </span><span class="cm">/* OUT4R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT4R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_MUTE_SHIFT                      8  </span><span class="cm">/* OUT4R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_MUTE_WIDTH                      1  </span><span class="cm">/* OUT4R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT4R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_VOL_SHIFT                       0  </span><span class="cm">/* OUT4R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT4R_VOL_WIDTH                       8  </span><span class="cm">/* OUT4R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1160 (0x488) - DAC Digital Volume 5L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_MUTE                       0x0100  </span><span class="cm">/* OUT5L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT5L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_MUTE_SHIFT                      8  </span><span class="cm">/* OUT5L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_MUTE_WIDTH                      1  </span><span class="cm">/* OUT5L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT5L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_VOL_SHIFT                       0  </span><span class="cm">/* OUT5L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5L_VOL_WIDTH                       8  </span><span class="cm">/* OUT5L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1161 (0x489) - DAC Digital Volume 5R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_MUTE                       0x0100  </span><span class="cm">/* OUT5R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT5R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_MUTE_SHIFT                      8  </span><span class="cm">/* OUT5R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_MUTE_WIDTH                      1  </span><span class="cm">/* OUT5R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT5R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_VOL_SHIFT                       0  </span><span class="cm">/* OUT5R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT5R_VOL_WIDTH                       8  </span><span class="cm">/* OUT5R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1162 (0x48A) - DAC Digital Volume 6L</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_MUTE                       0x0100  </span><span class="cm">/* OUT6L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT6L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_MUTE_SHIFT                      8  </span><span class="cm">/* OUT6L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_MUTE_WIDTH                      1  </span><span class="cm">/* OUT6L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT6L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_VOL_SHIFT                       0  </span><span class="cm">/* OUT6L_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6L_VOL_WIDTH                       8  </span><span class="cm">/* OUT6L_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1163 (0x48B) - DAC Digital Volume 6R</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OUT_VU                           0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_MASK                      0x0200  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_SHIFT                          9  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT_VU_WIDTH                          1  </span><span class="cm">/* OUT_VU */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_MUTE                       0x0100  </span><span class="cm">/* OUT6R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_MUTE_MASK                  0x0100  </span><span class="cm">/* OUT6R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_MUTE_SHIFT                      8  </span><span class="cm">/* OUT6R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_MUTE_WIDTH                      1  </span><span class="cm">/* OUT6R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_VOL_MASK                   0x00FF  </span><span class="cm">/* OUT6R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_VOL_SHIFT                       0  </span><span class="cm">/* OUT6R_VOL - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OUT6R_VOL_WIDTH                       8  </span><span class="cm">/* OUT6R_VOL - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1216 (0x4C0) - PDM SPK1 CTRL 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SPK1R_MUTE                       0x2000  </span><span class="cm">/* SPK1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1R_MUTE_MASK                  0x2000  </span><span class="cm">/* SPK1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1R_MUTE_SHIFT                     13  </span><span class="cm">/* SPK1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1R_MUTE_WIDTH                      1  </span><span class="cm">/* SPK1R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1L_MUTE                       0x1000  </span><span class="cm">/* SPK1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1L_MUTE_MASK                  0x1000  </span><span class="cm">/* SPK1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1L_MUTE_SHIFT                     12  </span><span class="cm">/* SPK1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1L_MUTE_WIDTH                      1  </span><span class="cm">/* SPK1L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_MUTE_ENDIAN                 0x0100  </span><span class="cm">/* SPK1_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_MUTE_ENDIAN_MASK            0x0100  </span><span class="cm">/* SPK1_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_MUTE_ENDIAN_SHIFT                8  </span><span class="cm">/* SPK1_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_MUTE_ENDIAN_WIDTH                1  </span><span class="cm">/* SPK1_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_MUTE_SEQ1_MASK              0x00FF  </span><span class="cm">/* SPK1_MUTE_SEQ1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_MUTE_SEQ1_SHIFT                  0  </span><span class="cm">/* SPK1_MUTE_SEQ1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_MUTE_SEQ1_WIDTH                  8  </span><span class="cm">/* SPK1_MUTE_SEQ1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1217 (0x4C1) - PDM SPK1 CTRL 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SPK1_FMT                         0x0001  </span><span class="cm">/* SPK1_FMT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_FMT_MASK                    0x0001  </span><span class="cm">/* SPK1_FMT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_FMT_SHIFT                        0  </span><span class="cm">/* SPK1_FMT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK1_FMT_WIDTH                        1  </span><span class="cm">/* SPK1_FMT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1218 (0x4C2) - PDM SPK2 CTRL 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SPK2R_MUTE                       0x2000  </span><span class="cm">/* SPK2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2R_MUTE_MASK                  0x2000  </span><span class="cm">/* SPK2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2R_MUTE_SHIFT                     13  </span><span class="cm">/* SPK2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2R_MUTE_WIDTH                      1  </span><span class="cm">/* SPK2R_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2L_MUTE                       0x1000  </span><span class="cm">/* SPK2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2L_MUTE_MASK                  0x1000  </span><span class="cm">/* SPK2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2L_MUTE_SHIFT                     12  </span><span class="cm">/* SPK2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2L_MUTE_WIDTH                      1  </span><span class="cm">/* SPK2L_MUTE */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_MUTE_ENDIAN                 0x0100  </span><span class="cm">/* SPK2_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_MUTE_ENDIAN_MASK            0x0100  </span><span class="cm">/* SPK2_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_MUTE_ENDIAN_SHIFT                8  </span><span class="cm">/* SPK2_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_MUTE_ENDIAN_WIDTH                1  </span><span class="cm">/* SPK2_MUTE_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_MUTE_SEQ1_MASK              0x00FF  </span><span class="cm">/* SPK2_MUTE_SEQ1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_MUTE_SEQ1_SHIFT                  0  </span><span class="cm">/* SPK2_MUTE_SEQ1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_MUTE_SEQ1_WIDTH                  8  </span><span class="cm">/* SPK2_MUTE_SEQ1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1219 (0x4C3) - PDM SPK2 CTRL 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SPK2_FMT                         0x0001  </span><span class="cm">/* SPK2_FMT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_FMT_MASK                    0x0001  </span><span class="cm">/* SPK2_FMT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_FMT_SHIFT                        0  </span><span class="cm">/* SPK2_FMT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK2_FMT_WIDTH                        1  </span><span class="cm">/* SPK2_FMT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1280 (0x500) - Audio IF 1_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1_BCLK_INV                    0x0080  </span><span class="cm">/* AIF1_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_INV_MASK               0x0080  </span><span class="cm">/* AIF1_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_INV_SHIFT                   7  </span><span class="cm">/* AIF1_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_INV_WIDTH                   1  </span><span class="cm">/* AIF1_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_FRC                    0x0040  </span><span class="cm">/* AIF1_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_FRC_MASK               0x0040  </span><span class="cm">/* AIF1_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_FRC_SHIFT                   6  </span><span class="cm">/* AIF1_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_FRC_WIDTH                   1  </span><span class="cm">/* AIF1_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_MSTR                   0x0020  </span><span class="cm">/* AIF1_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_MSTR_MASK              0x0020  </span><span class="cm">/* AIF1_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_MSTR_SHIFT                  5  </span><span class="cm">/* AIF1_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_MSTR_WIDTH                  1  </span><span class="cm">/* AIF1_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_FREQ_MASK              0x001F  </span><span class="cm">/* AIF1_BCLK_FREQ - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_FREQ_SHIFT                  0  </span><span class="cm">/* AIF1_BCLK_FREQ - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_BCLK_FREQ_WIDTH                  5  </span><span class="cm">/* AIF1_BCLK_FREQ - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1281 (0x501) - Audio IF 1_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX_DAT_TRI                   0x0020  </span><span class="cm">/* AIF1TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_DAT_TRI_MASK              0x0020  </span><span class="cm">/* AIF1TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_DAT_TRI_SHIFT                  5  </span><span class="cm">/* AIF1TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_DAT_TRI_WIDTH                  1  </span><span class="cm">/* AIF1TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_SRC                 0x0008  </span><span class="cm">/* AIF1TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_SRC_MASK            0x0008  </span><span class="cm">/* AIF1TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_SRC_SHIFT                3  </span><span class="cm">/* AIF1TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_SRC_WIDTH                1  </span><span class="cm">/* AIF1TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_INV                 0x0004  </span><span class="cm">/* AIF1TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_INV_MASK            0x0004  </span><span class="cm">/* AIF1TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_INV_SHIFT                2  </span><span class="cm">/* AIF1TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_INV_WIDTH                1  </span><span class="cm">/* AIF1TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_FRC                 0x0002  </span><span class="cm">/* AIF1TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_FRC_MASK            0x0002  </span><span class="cm">/* AIF1TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_FRC_SHIFT                1  </span><span class="cm">/* AIF1TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_FRC_WIDTH                1  </span><span class="cm">/* AIF1TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_MSTR                0x0001  </span><span class="cm">/* AIF1TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_MSTR_MASK           0x0001  </span><span class="cm">/* AIF1TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_MSTR_SHIFT               0  </span><span class="cm">/* AIF1TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_LRCLK_MSTR_WIDTH               1  </span><span class="cm">/* AIF1TX_LRCLK_MSTR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1282 (0x502) - Audio IF 1_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_INV                 0x0004  </span><span class="cm">/* AIF1RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_INV_MASK            0x0004  </span><span class="cm">/* AIF1RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_INV_SHIFT                2  </span><span class="cm">/* AIF1RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_INV_WIDTH                1  </span><span class="cm">/* AIF1RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_FRC                 0x0002  </span><span class="cm">/* AIF1RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_FRC_MASK            0x0002  </span><span class="cm">/* AIF1RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_FRC_SHIFT                1  </span><span class="cm">/* AIF1RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_FRC_WIDTH                1  </span><span class="cm">/* AIF1RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_MSTR                0x0001  </span><span class="cm">/* AIF1RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_MSTR_MASK           0x0001  </span><span class="cm">/* AIF1RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_MSTR_SHIFT               0  </span><span class="cm">/* AIF1RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_LRCLK_MSTR_WIDTH               1  </span><span class="cm">/* AIF1RX_LRCLK_MSTR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1283 (0x503) - Audio IF 1_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1_TRI                         0x0040  </span><span class="cm">/* AIF1_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_TRI_MASK                    0x0040  </span><span class="cm">/* AIF1_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_TRI_SHIFT                        6  </span><span class="cm">/* AIF1_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_TRI_WIDTH                        1  </span><span class="cm">/* AIF1_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_RATE_MASK                   0x0003  </span><span class="cm">/* AIF1_RATE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_RATE_SHIFT                       0  </span><span class="cm">/* AIF1_RATE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_RATE_WIDTH                       2  </span><span class="cm">/* AIF1_RATE - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1284 (0x504) - Audio IF 1_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1_FMT_MASK                    0x0007  </span><span class="cm">/* AIF1_FMT - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_FMT_SHIFT                        0  </span><span class="cm">/* AIF1_FMT - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_FMT_WIDTH                        3  </span><span class="cm">/* AIF1_FMT - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1285 (0x505) - Audio IF 1_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX_BCPF_MASK                 0x1FFF  </span><span class="cm">/* AIF1TX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_BCPF_SHIFT                     0  </span><span class="cm">/* AIF1TX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_BCPF_WIDTH                    13  </span><span class="cm">/* AIF1TX_BCPF - [12:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1286 (0x506) - Audio IF 1_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX_BCPF_MASK                 0x1FFF  </span><span class="cm">/* AIF1RX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_BCPF_SHIFT                     0  </span><span class="cm">/* AIF1RX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_BCPF_WIDTH                    13  </span><span class="cm">/* AIF1RX_BCPF - [12:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1287 (0x507) - Audio IF 1_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX_WL_MASK                   0x3F00  </span><span class="cm">/* AIF1TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_WL_SHIFT                       8  </span><span class="cm">/* AIF1TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_WL_WIDTH                       6  </span><span class="cm">/* AIF1TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_SLOT_LEN_MASK             0x00FF  </span><span class="cm">/* AIF1TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_SLOT_LEN_SHIFT                 0  </span><span class="cm">/* AIF1TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX_SLOT_LEN_WIDTH                 8  </span><span class="cm">/* AIF1TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1288 (0x508) - Audio IF 1_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX_WL_MASK                   0x3F00  </span><span class="cm">/* AIF1RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_WL_SHIFT                       8  </span><span class="cm">/* AIF1RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_WL_WIDTH                       6  </span><span class="cm">/* AIF1RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_SLOT_LEN_MASK             0x00FF  </span><span class="cm">/* AIF1RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_SLOT_LEN_SHIFT                 0  </span><span class="cm">/* AIF1RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX_SLOT_LEN_WIDTH                 8  </span><span class="cm">/* AIF1RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1289 (0x509) - Audio IF 1_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX1_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX1_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX1_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX1_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1290 (0x50A) - Audio IF 1_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX2_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX2_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX2_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX2_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1291 (0x50B) - Audio IF 1_12</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX3_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX3_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX3_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX3_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX3_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX3_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1292 (0x50C) - Audio IF 1_13</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX4_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX4_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX4_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX4_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX4_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX4_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1293 (0x50D) - Audio IF 1_14</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX5_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX5_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX5_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX5_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX5_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX5_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1294 (0x50E) - Audio IF 1_15</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX6_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX6_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX6_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX6_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX6_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX6_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1295 (0x50F) - Audio IF 1_16</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX7_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX7_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX7_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX7_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX7_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX7_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1296 (0x510) - Audio IF 1_17</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX8_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1TX8_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX8_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1TX8_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX8_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1TX8_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1297 (0x511) - Audio IF 1_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX1_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX1_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX1_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX1_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1298 (0x512) - Audio IF 1_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX2_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX2_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX2_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX2_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1299 (0x513) - Audio IF 1_20</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX3_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX3_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX3_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX3_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX3_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX3_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1300 (0x514) - Audio IF 1_21</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX4_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX4_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX4_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX4_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX4_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX4_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1301 (0x515) - Audio IF 1_22</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX5_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX5_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX5_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX5_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX5_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX5_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1302 (0x516) - Audio IF 1_23</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX6_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX6_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX6_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX6_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX6_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX6_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1303 (0x517) - Audio IF 1_24</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX7_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX7_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX7_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX7_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX7_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX7_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1304 (0x518) - Audio IF 1_25</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX8_SLOT_MASK                0x003F  </span><span class="cm">/* AIF1RX8_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX8_SLOT_SHIFT                    0  </span><span class="cm">/* AIF1RX8_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX8_SLOT_WIDTH                    6  </span><span class="cm">/* AIF1RX8_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1305 (0x519) - Audio IF 1_26</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1TX8_ENA                      0x0080  </span><span class="cm">/* AIF1TX8_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX8_ENA_MASK                 0x0080  </span><span class="cm">/* AIF1TX8_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX8_ENA_SHIFT                     7  </span><span class="cm">/* AIF1TX8_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX8_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX8_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX7_ENA                      0x0040  </span><span class="cm">/* AIF1TX7_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX7_ENA_MASK                 0x0040  </span><span class="cm">/* AIF1TX7_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX7_ENA_SHIFT                     6  </span><span class="cm">/* AIF1TX7_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX7_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX7_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX6_ENA                      0x0020  </span><span class="cm">/* AIF1TX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX6_ENA_MASK                 0x0020  </span><span class="cm">/* AIF1TX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX6_ENA_SHIFT                     5  </span><span class="cm">/* AIF1TX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX6_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX5_ENA                      0x0010  </span><span class="cm">/* AIF1TX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX5_ENA_MASK                 0x0010  </span><span class="cm">/* AIF1TX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX5_ENA_SHIFT                     4  </span><span class="cm">/* AIF1TX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX5_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX4_ENA                      0x0008  </span><span class="cm">/* AIF1TX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX4_ENA_MASK                 0x0008  </span><span class="cm">/* AIF1TX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX4_ENA_SHIFT                     3  </span><span class="cm">/* AIF1TX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX4_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX3_ENA                      0x0004  </span><span class="cm">/* AIF1TX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX3_ENA_MASK                 0x0004  </span><span class="cm">/* AIF1TX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX3_ENA_SHIFT                     2  </span><span class="cm">/* AIF1TX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX3_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX2_ENA                      0x0002  </span><span class="cm">/* AIF1TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX2_ENA_MASK                 0x0002  </span><span class="cm">/* AIF1TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX2_ENA_SHIFT                     1  </span><span class="cm">/* AIF1TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX2_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX1_ENA                      0x0001  </span><span class="cm">/* AIF1TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX1_ENA_MASK                 0x0001  </span><span class="cm">/* AIF1TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX1_ENA_SHIFT                     0  </span><span class="cm">/* AIF1TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1TX1_ENA_WIDTH                     1  </span><span class="cm">/* AIF1TX1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1306 (0x51A) - Audio IF 1_27</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RX8_ENA                      0x0080  </span><span class="cm">/* AIF1RX8_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX8_ENA_MASK                 0x0080  </span><span class="cm">/* AIF1RX8_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX8_ENA_SHIFT                     7  </span><span class="cm">/* AIF1RX8_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX8_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX8_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX7_ENA                      0x0040  </span><span class="cm">/* AIF1RX7_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX7_ENA_MASK                 0x0040  </span><span class="cm">/* AIF1RX7_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX7_ENA_SHIFT                     6  </span><span class="cm">/* AIF1RX7_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX7_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX7_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX6_ENA                      0x0020  </span><span class="cm">/* AIF1RX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX6_ENA_MASK                 0x0020  </span><span class="cm">/* AIF1RX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX6_ENA_SHIFT                     5  </span><span class="cm">/* AIF1RX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX6_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX6_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX5_ENA                      0x0010  </span><span class="cm">/* AIF1RX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX5_ENA_MASK                 0x0010  </span><span class="cm">/* AIF1RX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX5_ENA_SHIFT                     4  </span><span class="cm">/* AIF1RX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX5_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX5_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX4_ENA                      0x0008  </span><span class="cm">/* AIF1RX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX4_ENA_MASK                 0x0008  </span><span class="cm">/* AIF1RX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX4_ENA_SHIFT                     3  </span><span class="cm">/* AIF1RX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX4_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX3_ENA                      0x0004  </span><span class="cm">/* AIF1RX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX3_ENA_MASK                 0x0004  </span><span class="cm">/* AIF1RX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX3_ENA_SHIFT                     2  </span><span class="cm">/* AIF1RX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX3_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX2_ENA                      0x0002  </span><span class="cm">/* AIF1RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX2_ENA_MASK                 0x0002  </span><span class="cm">/* AIF1RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX2_ENA_SHIFT                     1  </span><span class="cm">/* AIF1RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX2_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX1_ENA                      0x0001  </span><span class="cm">/* AIF1RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX1_ENA_MASK                 0x0001  </span><span class="cm">/* AIF1RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX1_ENA_SHIFT                     0  </span><span class="cm">/* AIF1RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RX1_ENA_WIDTH                     1  </span><span class="cm">/* AIF1RX1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1344 (0x540) - Audio IF 2_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2_BCLK_INV                    0x0080  </span><span class="cm">/* AIF2_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_INV_MASK               0x0080  </span><span class="cm">/* AIF2_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_INV_SHIFT                   7  </span><span class="cm">/* AIF2_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_INV_WIDTH                   1  </span><span class="cm">/* AIF2_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_FRC                    0x0040  </span><span class="cm">/* AIF2_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_FRC_MASK               0x0040  </span><span class="cm">/* AIF2_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_FRC_SHIFT                   6  </span><span class="cm">/* AIF2_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_FRC_WIDTH                   1  </span><span class="cm">/* AIF2_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_MSTR                   0x0020  </span><span class="cm">/* AIF2_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_MSTR_MASK              0x0020  </span><span class="cm">/* AIF2_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_MSTR_SHIFT                  5  </span><span class="cm">/* AIF2_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_MSTR_WIDTH                  1  </span><span class="cm">/* AIF2_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_FREQ_MASK              0x001F  </span><span class="cm">/* AIF2_BCLK_FREQ - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_FREQ_SHIFT                  0  </span><span class="cm">/* AIF2_BCLK_FREQ - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_BCLK_FREQ_WIDTH                  5  </span><span class="cm">/* AIF2_BCLK_FREQ - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1345 (0x541) - Audio IF 2_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2TX_DAT_TRI                   0x0020  </span><span class="cm">/* AIF2TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_DAT_TRI_MASK              0x0020  </span><span class="cm">/* AIF2TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_DAT_TRI_SHIFT                  5  </span><span class="cm">/* AIF2TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_DAT_TRI_WIDTH                  1  </span><span class="cm">/* AIF2TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_SRC                 0x0008  </span><span class="cm">/* AIF2TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_SRC_MASK            0x0008  </span><span class="cm">/* AIF2TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_SRC_SHIFT                3  </span><span class="cm">/* AIF2TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_SRC_WIDTH                1  </span><span class="cm">/* AIF2TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_INV                 0x0004  </span><span class="cm">/* AIF2TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_INV_MASK            0x0004  </span><span class="cm">/* AIF2TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_INV_SHIFT                2  </span><span class="cm">/* AIF2TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_INV_WIDTH                1  </span><span class="cm">/* AIF2TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_FRC                 0x0002  </span><span class="cm">/* AIF2TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_FRC_MASK            0x0002  </span><span class="cm">/* AIF2TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_FRC_SHIFT                1  </span><span class="cm">/* AIF2TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_FRC_WIDTH                1  </span><span class="cm">/* AIF2TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_MSTR                0x0001  </span><span class="cm">/* AIF2TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_MSTR_MASK           0x0001  </span><span class="cm">/* AIF2TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_MSTR_SHIFT               0  </span><span class="cm">/* AIF2TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_LRCLK_MSTR_WIDTH               1  </span><span class="cm">/* AIF2TX_LRCLK_MSTR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1346 (0x542) - Audio IF 2_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_INV                 0x0004  </span><span class="cm">/* AIF2RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_INV_MASK            0x0004  </span><span class="cm">/* AIF2RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_INV_SHIFT                2  </span><span class="cm">/* AIF2RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_INV_WIDTH                1  </span><span class="cm">/* AIF2RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_FRC                 0x0002  </span><span class="cm">/* AIF2RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_FRC_MASK            0x0002  </span><span class="cm">/* AIF2RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_FRC_SHIFT                1  </span><span class="cm">/* AIF2RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_FRC_WIDTH                1  </span><span class="cm">/* AIF2RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_MSTR                0x0001  </span><span class="cm">/* AIF2RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_MSTR_MASK           0x0001  </span><span class="cm">/* AIF2RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_MSTR_SHIFT               0  </span><span class="cm">/* AIF2RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_LRCLK_MSTR_WIDTH               1  </span><span class="cm">/* AIF2RX_LRCLK_MSTR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1347 (0x543) - Audio IF 2_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2_TRI                         0x0040  </span><span class="cm">/* AIF2_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_TRI_MASK                    0x0040  </span><span class="cm">/* AIF2_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_TRI_SHIFT                        6  </span><span class="cm">/* AIF2_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_TRI_WIDTH                        1  </span><span class="cm">/* AIF2_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_RATE_MASK                   0x0003  </span><span class="cm">/* AIF2_RATE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_RATE_SHIFT                       0  </span><span class="cm">/* AIF2_RATE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_RATE_WIDTH                       2  </span><span class="cm">/* AIF2_RATE - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1348 (0x544) - Audio IF 2_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2_FMT_MASK                    0x0007  </span><span class="cm">/* AIF2_FMT - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_FMT_SHIFT                        0  </span><span class="cm">/* AIF2_FMT - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_FMT_WIDTH                        3  </span><span class="cm">/* AIF2_FMT - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1349 (0x545) - Audio IF 2_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2TX_BCPF_MASK                 0x1FFF  </span><span class="cm">/* AIF2TX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_BCPF_SHIFT                     0  </span><span class="cm">/* AIF2TX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_BCPF_WIDTH                    13  </span><span class="cm">/* AIF2TX_BCPF - [12:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1350 (0x546) - Audio IF 2_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2RX_BCPF_MASK                 0x1FFF  </span><span class="cm">/* AIF2RX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_BCPF_SHIFT                     0  </span><span class="cm">/* AIF2RX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_BCPF_WIDTH                    13  </span><span class="cm">/* AIF2RX_BCPF - [12:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1351 (0x547) - Audio IF 2_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2TX_WL_MASK                   0x3F00  </span><span class="cm">/* AIF2TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_WL_SHIFT                       8  </span><span class="cm">/* AIF2TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_WL_WIDTH                       6  </span><span class="cm">/* AIF2TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_SLOT_LEN_MASK             0x00FF  </span><span class="cm">/* AIF2TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_SLOT_LEN_SHIFT                 0  </span><span class="cm">/* AIF2TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX_SLOT_LEN_WIDTH                 8  </span><span class="cm">/* AIF2TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1352 (0x548) - Audio IF 2_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2RX_WL_MASK                   0x3F00  </span><span class="cm">/* AIF2RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_WL_SHIFT                       8  </span><span class="cm">/* AIF2RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_WL_WIDTH                       6  </span><span class="cm">/* AIF2RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_SLOT_LEN_MASK             0x00FF  </span><span class="cm">/* AIF2RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_SLOT_LEN_SHIFT                 0  </span><span class="cm">/* AIF2RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX_SLOT_LEN_WIDTH                 8  </span><span class="cm">/* AIF2RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1353 (0x549) - Audio IF 2_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2TX1_SLOT_MASK                0x003F  </span><span class="cm">/* AIF2TX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX1_SLOT_SHIFT                    0  </span><span class="cm">/* AIF2TX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX1_SLOT_WIDTH                    6  </span><span class="cm">/* AIF2TX1_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1354 (0x54A) - Audio IF 2_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2TX2_SLOT_MASK                0x003F  </span><span class="cm">/* AIF2TX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX2_SLOT_SHIFT                    0  </span><span class="cm">/* AIF2TX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX2_SLOT_WIDTH                    6  </span><span class="cm">/* AIF2TX2_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1361 (0x551) - Audio IF 2_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2RX1_SLOT_MASK                0x003F  </span><span class="cm">/* AIF2RX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX1_SLOT_SHIFT                    0  </span><span class="cm">/* AIF2RX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX1_SLOT_WIDTH                    6  </span><span class="cm">/* AIF2RX1_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1362 (0x552) - Audio IF 2_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2RX2_SLOT_MASK                0x003F  </span><span class="cm">/* AIF2RX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX2_SLOT_SHIFT                    0  </span><span class="cm">/* AIF2RX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX2_SLOT_WIDTH                    6  </span><span class="cm">/* AIF2RX2_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1369 (0x559) - Audio IF 2_26</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2TX2_ENA                      0x0002  </span><span class="cm">/* AIF2TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX2_ENA_MASK                 0x0002  </span><span class="cm">/* AIF2TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX2_ENA_SHIFT                     1  </span><span class="cm">/* AIF2TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX2_ENA_WIDTH                     1  </span><span class="cm">/* AIF2TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX1_ENA                      0x0001  </span><span class="cm">/* AIF2TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX1_ENA_MASK                 0x0001  </span><span class="cm">/* AIF2TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX1_ENA_SHIFT                     0  </span><span class="cm">/* AIF2TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2TX1_ENA_WIDTH                     1  </span><span class="cm">/* AIF2TX1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1370 (0x55A) - Audio IF 2_27</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2RX2_ENA                      0x0002  </span><span class="cm">/* AIF2RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX2_ENA_MASK                 0x0002  </span><span class="cm">/* AIF2RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX2_ENA_SHIFT                     1  </span><span class="cm">/* AIF2RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX2_ENA_WIDTH                     1  </span><span class="cm">/* AIF2RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX1_ENA                      0x0001  </span><span class="cm">/* AIF2RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX1_ENA_MASK                 0x0001  </span><span class="cm">/* AIF2RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX1_ENA_SHIFT                     0  </span><span class="cm">/* AIF2RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RX1_ENA_WIDTH                     1  </span><span class="cm">/* AIF2RX1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1408 (0x580) - Audio IF 3_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3_BCLK_INV                    0x0080  </span><span class="cm">/* AIF3_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_INV_MASK               0x0080  </span><span class="cm">/* AIF3_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_INV_SHIFT                   7  </span><span class="cm">/* AIF3_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_INV_WIDTH                   1  </span><span class="cm">/* AIF3_BCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_FRC                    0x0040  </span><span class="cm">/* AIF3_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_FRC_MASK               0x0040  </span><span class="cm">/* AIF3_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_FRC_SHIFT                   6  </span><span class="cm">/* AIF3_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_FRC_WIDTH                   1  </span><span class="cm">/* AIF3_BCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_MSTR                   0x0020  </span><span class="cm">/* AIF3_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_MSTR_MASK              0x0020  </span><span class="cm">/* AIF3_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_MSTR_SHIFT                  5  </span><span class="cm">/* AIF3_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_MSTR_WIDTH                  1  </span><span class="cm">/* AIF3_BCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_FREQ_MASK              0x001F  </span><span class="cm">/* AIF3_BCLK_FREQ - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_FREQ_SHIFT                  0  </span><span class="cm">/* AIF3_BCLK_FREQ - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_BCLK_FREQ_WIDTH                  5  </span><span class="cm">/* AIF3_BCLK_FREQ - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1409 (0x581) - Audio IF 3_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3TX_DAT_TRI                   0x0020  </span><span class="cm">/* AIF3TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_DAT_TRI_MASK              0x0020  </span><span class="cm">/* AIF3TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_DAT_TRI_SHIFT                  5  </span><span class="cm">/* AIF3TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_DAT_TRI_WIDTH                  1  </span><span class="cm">/* AIF3TX_DAT_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_SRC                 0x0008  </span><span class="cm">/* AIF3TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_SRC_MASK            0x0008  </span><span class="cm">/* AIF3TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_SRC_SHIFT                3  </span><span class="cm">/* AIF3TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_SRC_WIDTH                1  </span><span class="cm">/* AIF3TX_LRCLK_SRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_INV                 0x0004  </span><span class="cm">/* AIF3TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_INV_MASK            0x0004  </span><span class="cm">/* AIF3TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_INV_SHIFT                2  </span><span class="cm">/* AIF3TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_INV_WIDTH                1  </span><span class="cm">/* AIF3TX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_FRC                 0x0002  </span><span class="cm">/* AIF3TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_FRC_MASK            0x0002  </span><span class="cm">/* AIF3TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_FRC_SHIFT                1  </span><span class="cm">/* AIF3TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_FRC_WIDTH                1  </span><span class="cm">/* AIF3TX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_MSTR                0x0001  </span><span class="cm">/* AIF3TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_MSTR_MASK           0x0001  </span><span class="cm">/* AIF3TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_MSTR_SHIFT               0  </span><span class="cm">/* AIF3TX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_LRCLK_MSTR_WIDTH               1  </span><span class="cm">/* AIF3TX_LRCLK_MSTR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1410 (0x582) - Audio IF 3_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_INV                 0x0004  </span><span class="cm">/* AIF3RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_INV_MASK            0x0004  </span><span class="cm">/* AIF3RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_INV_SHIFT                2  </span><span class="cm">/* AIF3RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_INV_WIDTH                1  </span><span class="cm">/* AIF3RX_LRCLK_INV */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_FRC                 0x0002  </span><span class="cm">/* AIF3RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_FRC_MASK            0x0002  </span><span class="cm">/* AIF3RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_FRC_SHIFT                1  </span><span class="cm">/* AIF3RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_FRC_WIDTH                1  </span><span class="cm">/* AIF3RX_LRCLK_FRC */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_MSTR                0x0001  </span><span class="cm">/* AIF3RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_MSTR_MASK           0x0001  </span><span class="cm">/* AIF3RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_MSTR_SHIFT               0  </span><span class="cm">/* AIF3RX_LRCLK_MSTR */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_LRCLK_MSTR_WIDTH               1  </span><span class="cm">/* AIF3RX_LRCLK_MSTR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1411 (0x583) - Audio IF 3_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3_TRI                         0x0040  </span><span class="cm">/* AIF3_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_TRI_MASK                    0x0040  </span><span class="cm">/* AIF3_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_TRI_SHIFT                        6  </span><span class="cm">/* AIF3_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_TRI_WIDTH                        1  </span><span class="cm">/* AIF3_TRI */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_RATE_MASK                   0x0003  </span><span class="cm">/* AIF3_RATE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_RATE_SHIFT                       0  </span><span class="cm">/* AIF3_RATE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_RATE_WIDTH                       2  </span><span class="cm">/* AIF3_RATE - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1412 (0x584) - Audio IF 3_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3_FMT_MASK                    0x0007  </span><span class="cm">/* AIF3_FMT - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_FMT_SHIFT                        0  </span><span class="cm">/* AIF3_FMT - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_FMT_WIDTH                        3  </span><span class="cm">/* AIF3_FMT - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1413 (0x585) - Audio IF 3_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3TX_BCPF_MASK                 0x1FFF  </span><span class="cm">/* AIF3TX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_BCPF_SHIFT                     0  </span><span class="cm">/* AIF3TX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_BCPF_WIDTH                    13  </span><span class="cm">/* AIF3TX_BCPF - [12:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1414 (0x586) - Audio IF 3_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3RX_BCPF_MASK                 0x1FFF  </span><span class="cm">/* AIF3RX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_BCPF_SHIFT                     0  </span><span class="cm">/* AIF3RX_BCPF - [12:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_BCPF_WIDTH                    13  </span><span class="cm">/* AIF3RX_BCPF - [12:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1415 (0x587) - Audio IF 3_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3TX_WL_MASK                   0x3F00  </span><span class="cm">/* AIF3TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_WL_SHIFT                       8  </span><span class="cm">/* AIF3TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_WL_WIDTH                       6  </span><span class="cm">/* AIF3TX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_SLOT_LEN_MASK             0x00FF  </span><span class="cm">/* AIF3TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_SLOT_LEN_SHIFT                 0  </span><span class="cm">/* AIF3TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX_SLOT_LEN_WIDTH                 8  </span><span class="cm">/* AIF3TX_SLOT_LEN - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1416 (0x588) - Audio IF 3_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3RX_WL_MASK                   0x3F00  </span><span class="cm">/* AIF3RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_WL_SHIFT                       8  </span><span class="cm">/* AIF3RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_WL_WIDTH                       6  </span><span class="cm">/* AIF3RX_WL - [13:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_SLOT_LEN_MASK             0x00FF  </span><span class="cm">/* AIF3RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_SLOT_LEN_SHIFT                 0  </span><span class="cm">/* AIF3RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX_SLOT_LEN_WIDTH                 8  </span><span class="cm">/* AIF3RX_SLOT_LEN - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1417 (0x589) - Audio IF 3_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3TX1_SLOT_MASK                0x003F  </span><span class="cm">/* AIF3TX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX1_SLOT_SHIFT                    0  </span><span class="cm">/* AIF3TX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX1_SLOT_WIDTH                    6  </span><span class="cm">/* AIF3TX1_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1418 (0x58A) - Audio IF 3_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3TX2_SLOT_MASK                0x003F  </span><span class="cm">/* AIF3TX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX2_SLOT_SHIFT                    0  </span><span class="cm">/* AIF3TX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX2_SLOT_WIDTH                    6  </span><span class="cm">/* AIF3TX2_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1425 (0x591) - Audio IF 3_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3RX1_SLOT_MASK                0x003F  </span><span class="cm">/* AIF3RX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX1_SLOT_SHIFT                    0  </span><span class="cm">/* AIF3RX1_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX1_SLOT_WIDTH                    6  </span><span class="cm">/* AIF3RX1_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1426 (0x592) - Audio IF 3_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3RX2_SLOT_MASK                0x003F  </span><span class="cm">/* AIF3RX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX2_SLOT_SHIFT                    0  </span><span class="cm">/* AIF3RX2_SLOT - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX2_SLOT_WIDTH                    6  </span><span class="cm">/* AIF3RX2_SLOT - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1433 (0x599) - Audio IF 3_26</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3TX2_ENA                      0x0002  </span><span class="cm">/* AIF3TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX2_ENA_MASK                 0x0002  </span><span class="cm">/* AIF3TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX2_ENA_SHIFT                     1  </span><span class="cm">/* AIF3TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX2_ENA_WIDTH                     1  </span><span class="cm">/* AIF3TX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX1_ENA                      0x0001  </span><span class="cm">/* AIF3TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX1_ENA_MASK                 0x0001  </span><span class="cm">/* AIF3TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX1_ENA_SHIFT                     0  </span><span class="cm">/* AIF3TX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3TX1_ENA_WIDTH                     1  </span><span class="cm">/* AIF3TX1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R1434 (0x59A) - Audio IF 3_27</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3RX2_ENA                      0x0002  </span><span class="cm">/* AIF3RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX2_ENA_MASK                 0x0002  </span><span class="cm">/* AIF3RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX2_ENA_SHIFT                     1  </span><span class="cm">/* AIF3RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX2_ENA_WIDTH                     1  </span><span class="cm">/* AIF3RX2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX1_ENA                      0x0001  </span><span class="cm">/* AIF3RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX1_ENA_MASK                 0x0001  </span><span class="cm">/* AIF3RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX1_ENA_SHIFT                     0  </span><span class="cm">/* AIF3RX1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RX1_ENA_WIDTH                     1  </span><span class="cm">/* AIF3RX1_ENA */</span><span class="cp"></span>

<span class="cp">#define WM5100_MIXER_VOL_MASK                0x00FE  </span><span class="cm">/* MIXER_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_VOL_SHIFT                    1  </span><span class="cm">/* MIXER_VOL - [7:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_VOL_WIDTH                    7  </span><span class="cm">/* MIXER_VOL - [7:1] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3072 (0xC00) - GPIO CTRL 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_GP1_DIR                          0x8000  </span><span class="cm">/* GP1_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_DIR_MASK                     0x8000  </span><span class="cm">/* GP1_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_DIR_SHIFT                        15  </span><span class="cm">/* GP1_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_DIR_WIDTH                         1  </span><span class="cm">/* GP1_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_PU                           0x4000  </span><span class="cm">/* GP1_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_PU_MASK                      0x4000  </span><span class="cm">/* GP1_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_PU_SHIFT                         14  </span><span class="cm">/* GP1_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_PU_WIDTH                          1  </span><span class="cm">/* GP1_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_PD                           0x2000  </span><span class="cm">/* GP1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_PD_MASK                      0x2000  </span><span class="cm">/* GP1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_PD_SHIFT                         13  </span><span class="cm">/* GP1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_PD_WIDTH                          1  </span><span class="cm">/* GP1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_POL                          0x0400  </span><span class="cm">/* GP1_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_POL_MASK                     0x0400  </span><span class="cm">/* GP1_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_POL_SHIFT                        10  </span><span class="cm">/* GP1_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_POL_WIDTH                         1  </span><span class="cm">/* GP1_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_OP_CFG                       0x0200  </span><span class="cm">/* GP1_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP1_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP1_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP1_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_DB                           0x0100  </span><span class="cm">/* GP1_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_DB_MASK                      0x0100  </span><span class="cm">/* GP1_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_DB_SHIFT                          8  </span><span class="cm">/* GP1_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_DB_WIDTH                          1  </span><span class="cm">/* GP1_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_LVL                          0x0040  </span><span class="cm">/* GP1_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_LVL_MASK                     0x0040  </span><span class="cm">/* GP1_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_LVL_SHIFT                         6  </span><span class="cm">/* GP1_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_LVL_WIDTH                         1  </span><span class="cm">/* GP1_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_FN_MASK                      0x003F  </span><span class="cm">/* GP1_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_FN_SHIFT                          0  </span><span class="cm">/* GP1_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_FN_WIDTH                          6  </span><span class="cm">/* GP1_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3073 (0xC01) - GPIO CTRL 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_GP2_DIR                          0x8000  </span><span class="cm">/* GP2_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_DIR_MASK                     0x8000  </span><span class="cm">/* GP2_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_DIR_SHIFT                        15  </span><span class="cm">/* GP2_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_DIR_WIDTH                         1  </span><span class="cm">/* GP2_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_PU                           0x4000  </span><span class="cm">/* GP2_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_PU_MASK                      0x4000  </span><span class="cm">/* GP2_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_PU_SHIFT                         14  </span><span class="cm">/* GP2_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_PU_WIDTH                          1  </span><span class="cm">/* GP2_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_PD                           0x2000  </span><span class="cm">/* GP2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_PD_MASK                      0x2000  </span><span class="cm">/* GP2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_PD_SHIFT                         13  </span><span class="cm">/* GP2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_PD_WIDTH                          1  </span><span class="cm">/* GP2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_POL                          0x0400  </span><span class="cm">/* GP2_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_POL_MASK                     0x0400  </span><span class="cm">/* GP2_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_POL_SHIFT                        10  </span><span class="cm">/* GP2_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_POL_WIDTH                         1  </span><span class="cm">/* GP2_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_OP_CFG                       0x0200  </span><span class="cm">/* GP2_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP2_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP2_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP2_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_DB                           0x0100  </span><span class="cm">/* GP2_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_DB_MASK                      0x0100  </span><span class="cm">/* GP2_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_DB_SHIFT                          8  </span><span class="cm">/* GP2_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_DB_WIDTH                          1  </span><span class="cm">/* GP2_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_LVL                          0x0040  </span><span class="cm">/* GP2_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_LVL_MASK                     0x0040  </span><span class="cm">/* GP2_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_LVL_SHIFT                         6  </span><span class="cm">/* GP2_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_LVL_WIDTH                         1  </span><span class="cm">/* GP2_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_FN_MASK                      0x003F  </span><span class="cm">/* GP2_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_FN_SHIFT                          0  </span><span class="cm">/* GP2_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_FN_WIDTH                          6  </span><span class="cm">/* GP2_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3074 (0xC02) - GPIO CTRL 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_GP3_DIR                          0x8000  </span><span class="cm">/* GP3_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_DIR_MASK                     0x8000  </span><span class="cm">/* GP3_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_DIR_SHIFT                        15  </span><span class="cm">/* GP3_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_DIR_WIDTH                         1  </span><span class="cm">/* GP3_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_PU                           0x4000  </span><span class="cm">/* GP3_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_PU_MASK                      0x4000  </span><span class="cm">/* GP3_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_PU_SHIFT                         14  </span><span class="cm">/* GP3_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_PU_WIDTH                          1  </span><span class="cm">/* GP3_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_PD                           0x2000  </span><span class="cm">/* GP3_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_PD_MASK                      0x2000  </span><span class="cm">/* GP3_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_PD_SHIFT                         13  </span><span class="cm">/* GP3_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_PD_WIDTH                          1  </span><span class="cm">/* GP3_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_POL                          0x0400  </span><span class="cm">/* GP3_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_POL_MASK                     0x0400  </span><span class="cm">/* GP3_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_POL_SHIFT                        10  </span><span class="cm">/* GP3_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_POL_WIDTH                         1  </span><span class="cm">/* GP3_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_OP_CFG                       0x0200  </span><span class="cm">/* GP3_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP3_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP3_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP3_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_DB                           0x0100  </span><span class="cm">/* GP3_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_DB_MASK                      0x0100  </span><span class="cm">/* GP3_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_DB_SHIFT                          8  </span><span class="cm">/* GP3_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_DB_WIDTH                          1  </span><span class="cm">/* GP3_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_LVL                          0x0040  </span><span class="cm">/* GP3_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_LVL_MASK                     0x0040  </span><span class="cm">/* GP3_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_LVL_SHIFT                         6  </span><span class="cm">/* GP3_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_LVL_WIDTH                         1  </span><span class="cm">/* GP3_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_FN_MASK                      0x003F  </span><span class="cm">/* GP3_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_FN_SHIFT                          0  </span><span class="cm">/* GP3_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_FN_WIDTH                          6  </span><span class="cm">/* GP3_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3075 (0xC03) - GPIO CTRL 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_GP4_DIR                          0x8000  </span><span class="cm">/* GP4_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_DIR_MASK                     0x8000  </span><span class="cm">/* GP4_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_DIR_SHIFT                        15  </span><span class="cm">/* GP4_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_DIR_WIDTH                         1  </span><span class="cm">/* GP4_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_PU                           0x4000  </span><span class="cm">/* GP4_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_PU_MASK                      0x4000  </span><span class="cm">/* GP4_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_PU_SHIFT                         14  </span><span class="cm">/* GP4_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_PU_WIDTH                          1  </span><span class="cm">/* GP4_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_PD                           0x2000  </span><span class="cm">/* GP4_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_PD_MASK                      0x2000  </span><span class="cm">/* GP4_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_PD_SHIFT                         13  </span><span class="cm">/* GP4_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_PD_WIDTH                          1  </span><span class="cm">/* GP4_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_POL                          0x0400  </span><span class="cm">/* GP4_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_POL_MASK                     0x0400  </span><span class="cm">/* GP4_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_POL_SHIFT                        10  </span><span class="cm">/* GP4_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_POL_WIDTH                         1  </span><span class="cm">/* GP4_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_OP_CFG                       0x0200  </span><span class="cm">/* GP4_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP4_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP4_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP4_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_DB                           0x0100  </span><span class="cm">/* GP4_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_DB_MASK                      0x0100  </span><span class="cm">/* GP4_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_DB_SHIFT                          8  </span><span class="cm">/* GP4_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_DB_WIDTH                          1  </span><span class="cm">/* GP4_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_LVL                          0x0040  </span><span class="cm">/* GP4_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_LVL_MASK                     0x0040  </span><span class="cm">/* GP4_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_LVL_SHIFT                         6  </span><span class="cm">/* GP4_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_LVL_WIDTH                         1  </span><span class="cm">/* GP4_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_FN_MASK                      0x003F  </span><span class="cm">/* GP4_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_FN_SHIFT                          0  </span><span class="cm">/* GP4_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_FN_WIDTH                          6  </span><span class="cm">/* GP4_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3076 (0xC04) - GPIO CTRL 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_GP5_DIR                          0x8000  </span><span class="cm">/* GP5_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_DIR_MASK                     0x8000  </span><span class="cm">/* GP5_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_DIR_SHIFT                        15  </span><span class="cm">/* GP5_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_DIR_WIDTH                         1  </span><span class="cm">/* GP5_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_PU                           0x4000  </span><span class="cm">/* GP5_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_PU_MASK                      0x4000  </span><span class="cm">/* GP5_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_PU_SHIFT                         14  </span><span class="cm">/* GP5_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_PU_WIDTH                          1  </span><span class="cm">/* GP5_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_PD                           0x2000  </span><span class="cm">/* GP5_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_PD_MASK                      0x2000  </span><span class="cm">/* GP5_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_PD_SHIFT                         13  </span><span class="cm">/* GP5_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_PD_WIDTH                          1  </span><span class="cm">/* GP5_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_POL                          0x0400  </span><span class="cm">/* GP5_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_POL_MASK                     0x0400  </span><span class="cm">/* GP5_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_POL_SHIFT                        10  </span><span class="cm">/* GP5_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_POL_WIDTH                         1  </span><span class="cm">/* GP5_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_OP_CFG                       0x0200  </span><span class="cm">/* GP5_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP5_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP5_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP5_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_DB                           0x0100  </span><span class="cm">/* GP5_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_DB_MASK                      0x0100  </span><span class="cm">/* GP5_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_DB_SHIFT                          8  </span><span class="cm">/* GP5_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_DB_WIDTH                          1  </span><span class="cm">/* GP5_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_LVL                          0x0040  </span><span class="cm">/* GP5_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_LVL_MASK                     0x0040  </span><span class="cm">/* GP5_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_LVL_SHIFT                         6  </span><span class="cm">/* GP5_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_LVL_WIDTH                         1  </span><span class="cm">/* GP5_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_FN_MASK                      0x003F  </span><span class="cm">/* GP5_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_FN_SHIFT                          0  </span><span class="cm">/* GP5_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_FN_WIDTH                          6  </span><span class="cm">/* GP5_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3077 (0xC05) - GPIO CTRL 6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_GP6_DIR                          0x8000  </span><span class="cm">/* GP6_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_DIR_MASK                     0x8000  </span><span class="cm">/* GP6_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_DIR_SHIFT                        15  </span><span class="cm">/* GP6_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_DIR_WIDTH                         1  </span><span class="cm">/* GP6_DIR */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_PU                           0x4000  </span><span class="cm">/* GP6_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_PU_MASK                      0x4000  </span><span class="cm">/* GP6_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_PU_SHIFT                         14  </span><span class="cm">/* GP6_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_PU_WIDTH                          1  </span><span class="cm">/* GP6_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_PD                           0x2000  </span><span class="cm">/* GP6_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_PD_MASK                      0x2000  </span><span class="cm">/* GP6_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_PD_SHIFT                         13  </span><span class="cm">/* GP6_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_PD_WIDTH                          1  </span><span class="cm">/* GP6_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_POL                          0x0400  </span><span class="cm">/* GP6_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_POL_MASK                     0x0400  </span><span class="cm">/* GP6_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_POL_SHIFT                        10  </span><span class="cm">/* GP6_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_POL_WIDTH                         1  </span><span class="cm">/* GP6_POL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_OP_CFG                       0x0200  </span><span class="cm">/* GP6_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_OP_CFG_MASK                  0x0200  </span><span class="cm">/* GP6_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_OP_CFG_SHIFT                      9  </span><span class="cm">/* GP6_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_OP_CFG_WIDTH                      1  </span><span class="cm">/* GP6_OP_CFG */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_DB                           0x0100  </span><span class="cm">/* GP6_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_DB_MASK                      0x0100  </span><span class="cm">/* GP6_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_DB_SHIFT                          8  </span><span class="cm">/* GP6_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_DB_WIDTH                          1  </span><span class="cm">/* GP6_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_LVL                          0x0040  </span><span class="cm">/* GP6_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_LVL_MASK                     0x0040  </span><span class="cm">/* GP6_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_LVL_SHIFT                         6  </span><span class="cm">/* GP6_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_LVL_WIDTH                         1  </span><span class="cm">/* GP6_LVL */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_FN_MASK                      0x003F  </span><span class="cm">/* GP6_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_FN_SHIFT                          0  </span><span class="cm">/* GP6_FN - [5:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_FN_WIDTH                          6  </span><span class="cm">/* GP6_FN - [5:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3107 (0xC23) - Misc Pad Ctrl 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LDO1ENA_PD                       0x8000  </span><span class="cm">/* LDO1ENA_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_LDO1ENA_PD_MASK                  0x8000  </span><span class="cm">/* LDO1ENA_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_LDO1ENA_PD_SHIFT                     15  </span><span class="cm">/* LDO1ENA_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_LDO1ENA_PD_WIDTH                      1  </span><span class="cm">/* LDO1ENA_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_MCLK2_PD                         0x2000  </span><span class="cm">/* MCLK2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_MCLK2_PD_MASK                    0x2000  </span><span class="cm">/* MCLK2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_MCLK2_PD_SHIFT                       13  </span><span class="cm">/* MCLK2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_MCLK2_PD_WIDTH                        1  </span><span class="cm">/* MCLK2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_MCLK1_PD                         0x1000  </span><span class="cm">/* MCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_MCLK1_PD_MASK                    0x1000  </span><span class="cm">/* MCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_MCLK1_PD_SHIFT                       12  </span><span class="cm">/* MCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_MCLK1_PD_WIDTH                        1  </span><span class="cm">/* MCLK1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_RESET_PU                         0x0002  </span><span class="cm">/* RESET_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_RESET_PU_MASK                    0x0002  </span><span class="cm">/* RESET_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_RESET_PU_SHIFT                        1  </span><span class="cm">/* RESET_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_RESET_PU_WIDTH                        1  </span><span class="cm">/* RESET_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADDR_PD                          0x0001  </span><span class="cm">/* ADDR_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADDR_PD_MASK                     0x0001  </span><span class="cm">/* ADDR_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADDR_PD_SHIFT                         0  </span><span class="cm">/* ADDR_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADDR_PD_WIDTH                         1  </span><span class="cm">/* ADDR_PD */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3108 (0xC24) - Misc Pad Ctrl 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DMICDAT4_PD                      0x0008  </span><span class="cm">/* DMICDAT4_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT4_PD_MASK                 0x0008  </span><span class="cm">/* DMICDAT4_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT4_PD_SHIFT                     3  </span><span class="cm">/* DMICDAT4_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT4_PD_WIDTH                     1  </span><span class="cm">/* DMICDAT4_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT3_PD                      0x0004  </span><span class="cm">/* DMICDAT3_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT3_PD_MASK                 0x0004  </span><span class="cm">/* DMICDAT3_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT3_PD_SHIFT                     2  </span><span class="cm">/* DMICDAT3_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT3_PD_WIDTH                     1  </span><span class="cm">/* DMICDAT3_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT2_PD                      0x0002  </span><span class="cm">/* DMICDAT2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT2_PD_MASK                 0x0002  </span><span class="cm">/* DMICDAT2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT2_PD_SHIFT                     1  </span><span class="cm">/* DMICDAT2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT2_PD_WIDTH                     1  </span><span class="cm">/* DMICDAT2_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT1_PD                      0x0001  </span><span class="cm">/* DMICDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT1_PD_MASK                 0x0001  </span><span class="cm">/* DMICDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT1_PD_SHIFT                     0  </span><span class="cm">/* DMICDAT1_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_DMICDAT1_PD_WIDTH                     1  </span><span class="cm">/* DMICDAT1_PD */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3109 (0xC25) - Misc Pad Ctrl 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF1RXLRCLK_PU                   0x0020  </span><span class="cm">/* AIF1RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXLRCLK_PU_MASK              0x0020  </span><span class="cm">/* AIF1RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXLRCLK_PU_SHIFT                  5  </span><span class="cm">/* AIF1RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXLRCLK_PU_WIDTH                  1  </span><span class="cm">/* AIF1RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXLRCLK_PD                   0x0010  </span><span class="cm">/* AIF1RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXLRCLK_PD_MASK              0x0010  </span><span class="cm">/* AIF1RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXLRCLK_PD_SHIFT                  4  </span><span class="cm">/* AIF1RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXLRCLK_PD_WIDTH                  1  </span><span class="cm">/* AIF1RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1BCLK_PU                      0x0008  </span><span class="cm">/* AIF1BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1BCLK_PU_MASK                 0x0008  </span><span class="cm">/* AIF1BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1BCLK_PU_SHIFT                     3  </span><span class="cm">/* AIF1BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1BCLK_PU_WIDTH                     1  </span><span class="cm">/* AIF1BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1BCLK_PD                      0x0004  </span><span class="cm">/* AIF1BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1BCLK_PD_MASK                 0x0004  </span><span class="cm">/* AIF1BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1BCLK_PD_SHIFT                     2  </span><span class="cm">/* AIF1BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1BCLK_PD_WIDTH                     1  </span><span class="cm">/* AIF1BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXDAT_PU                     0x0002  </span><span class="cm">/* AIF1RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXDAT_PU_MASK                0x0002  </span><span class="cm">/* AIF1RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXDAT_PU_SHIFT                    1  </span><span class="cm">/* AIF1RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXDAT_PU_WIDTH                    1  </span><span class="cm">/* AIF1RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXDAT_PD                     0x0001  </span><span class="cm">/* AIF1RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXDAT_PD_MASK                0x0001  </span><span class="cm">/* AIF1RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXDAT_PD_SHIFT                    0  </span><span class="cm">/* AIF1RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1RXDAT_PD_WIDTH                    1  </span><span class="cm">/* AIF1RXDAT_PD */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3110 (0xC26) - Misc Pad Ctrl 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF2RXLRCLK_PU                   0x0020  </span><span class="cm">/* AIF2RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXLRCLK_PU_MASK              0x0020  </span><span class="cm">/* AIF2RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXLRCLK_PU_SHIFT                  5  </span><span class="cm">/* AIF2RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXLRCLK_PU_WIDTH                  1  </span><span class="cm">/* AIF2RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXLRCLK_PD                   0x0010  </span><span class="cm">/* AIF2RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXLRCLK_PD_MASK              0x0010  </span><span class="cm">/* AIF2RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXLRCLK_PD_SHIFT                  4  </span><span class="cm">/* AIF2RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXLRCLK_PD_WIDTH                  1  </span><span class="cm">/* AIF2RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2BCLK_PU                      0x0008  </span><span class="cm">/* AIF2BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2BCLK_PU_MASK                 0x0008  </span><span class="cm">/* AIF2BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2BCLK_PU_SHIFT                     3  </span><span class="cm">/* AIF2BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2BCLK_PU_WIDTH                     1  </span><span class="cm">/* AIF2BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2BCLK_PD                      0x0004  </span><span class="cm">/* AIF2BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2BCLK_PD_MASK                 0x0004  </span><span class="cm">/* AIF2BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2BCLK_PD_SHIFT                     2  </span><span class="cm">/* AIF2BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2BCLK_PD_WIDTH                     1  </span><span class="cm">/* AIF2BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXDAT_PU                     0x0002  </span><span class="cm">/* AIF2RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXDAT_PU_MASK                0x0002  </span><span class="cm">/* AIF2RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXDAT_PU_SHIFT                    1  </span><span class="cm">/* AIF2RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXDAT_PU_WIDTH                    1  </span><span class="cm">/* AIF2RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXDAT_PD                     0x0001  </span><span class="cm">/* AIF2RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXDAT_PD_MASK                0x0001  </span><span class="cm">/* AIF2RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXDAT_PD_SHIFT                    0  </span><span class="cm">/* AIF2RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2RXDAT_PD_WIDTH                    1  </span><span class="cm">/* AIF2RXDAT_PD */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3111 (0xC27) - Misc Pad Ctrl 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3RXLRCLK_PU                   0x0020  </span><span class="cm">/* AIF3RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXLRCLK_PU_MASK              0x0020  </span><span class="cm">/* AIF3RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXLRCLK_PU_SHIFT                  5  </span><span class="cm">/* AIF3RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXLRCLK_PU_WIDTH                  1  </span><span class="cm">/* AIF3RXLRCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXLRCLK_PD                   0x0010  </span><span class="cm">/* AIF3RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXLRCLK_PD_MASK              0x0010  </span><span class="cm">/* AIF3RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXLRCLK_PD_SHIFT                  4  </span><span class="cm">/* AIF3RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXLRCLK_PD_WIDTH                  1  </span><span class="cm">/* AIF3RXLRCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3BCLK_PU                      0x0008  </span><span class="cm">/* AIF3BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3BCLK_PU_MASK                 0x0008  </span><span class="cm">/* AIF3BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3BCLK_PU_SHIFT                     3  </span><span class="cm">/* AIF3BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3BCLK_PU_WIDTH                     1  </span><span class="cm">/* AIF3BCLK_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3BCLK_PD                      0x0004  </span><span class="cm">/* AIF3BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3BCLK_PD_MASK                 0x0004  </span><span class="cm">/* AIF3BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3BCLK_PD_SHIFT                     2  </span><span class="cm">/* AIF3BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3BCLK_PD_WIDTH                     1  </span><span class="cm">/* AIF3BCLK_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXDAT_PU                     0x0002  </span><span class="cm">/* AIF3RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXDAT_PU_MASK                0x0002  </span><span class="cm">/* AIF3RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXDAT_PU_SHIFT                    1  </span><span class="cm">/* AIF3RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXDAT_PU_WIDTH                    1  </span><span class="cm">/* AIF3RXDAT_PU */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXDAT_PD                     0x0001  </span><span class="cm">/* AIF3RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXDAT_PD_MASK                0x0001  </span><span class="cm">/* AIF3RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXDAT_PD_SHIFT                    0  </span><span class="cm">/* AIF3RXDAT_PD */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3RXDAT_PD_WIDTH                    1  </span><span class="cm">/* AIF3RXDAT_PD */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3112 (0xC28) - Misc GPIO 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_OPCLK_SEL_MASK                   0x0003  </span><span class="cm">/* OPCLK_SEL - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OPCLK_SEL_SHIFT                       0  </span><span class="cm">/* OPCLK_SEL - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_OPCLK_SEL_WIDTH                       2  </span><span class="cm">/* OPCLK_SEL - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3328 (0xD00) - Interrupt Status 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_GP6_EINT                         0x0020  </span><span class="cm">/* GP6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_EINT_MASK                    0x0020  </span><span class="cm">/* GP6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_EINT_SHIFT                        5  </span><span class="cm">/* GP6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP6_EINT_WIDTH                        1  </span><span class="cm">/* GP6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_EINT                         0x0010  </span><span class="cm">/* GP5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_EINT_MASK                    0x0010  </span><span class="cm">/* GP5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_EINT_SHIFT                        4  </span><span class="cm">/* GP5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP5_EINT_WIDTH                        1  </span><span class="cm">/* GP5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_EINT                         0x0008  </span><span class="cm">/* GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_EINT_MASK                    0x0008  </span><span class="cm">/* GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_EINT_SHIFT                        3  </span><span class="cm">/* GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP4_EINT_WIDTH                        1  </span><span class="cm">/* GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_EINT                         0x0004  </span><span class="cm">/* GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_EINT_MASK                    0x0004  </span><span class="cm">/* GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_EINT_SHIFT                        2  </span><span class="cm">/* GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP3_EINT_WIDTH                        1  </span><span class="cm">/* GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_EINT                         0x0002  </span><span class="cm">/* GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_EINT_MASK                    0x0002  </span><span class="cm">/* GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_EINT_SHIFT                        1  </span><span class="cm">/* GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP2_EINT_WIDTH                        1  </span><span class="cm">/* GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_EINT                         0x0001  </span><span class="cm">/* GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_EINT_MASK                    0x0001  </span><span class="cm">/* GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_EINT_SHIFT                        0  </span><span class="cm">/* GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_GP1_EINT_WIDTH                        1  </span><span class="cm">/* GP1_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3329 (0xD01) - Interrupt Status 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP_IRQ6_EINT                    0x0020  </span><span class="cm">/* DSP_IRQ6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ6_EINT_MASK               0x0020  </span><span class="cm">/* DSP_IRQ6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ6_EINT_SHIFT                   5  </span><span class="cm">/* DSP_IRQ6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ6_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ5_EINT                    0x0010  </span><span class="cm">/* DSP_IRQ5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ5_EINT_MASK               0x0010  </span><span class="cm">/* DSP_IRQ5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ5_EINT_SHIFT                   4  </span><span class="cm">/* DSP_IRQ5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ5_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ4_EINT                    0x0008  </span><span class="cm">/* DSP_IRQ4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ4_EINT_MASK               0x0008  </span><span class="cm">/* DSP_IRQ4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ4_EINT_SHIFT                   3  </span><span class="cm">/* DSP_IRQ4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ4_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ3_EINT                    0x0004  </span><span class="cm">/* DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ3_EINT_MASK               0x0004  </span><span class="cm">/* DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ3_EINT_SHIFT                   2  </span><span class="cm">/* DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ3_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ2_EINT                    0x0002  </span><span class="cm">/* DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ2_EINT_MASK               0x0002  </span><span class="cm">/* DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ2_EINT_SHIFT                   1  </span><span class="cm">/* DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ2_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ1_EINT                    0x0001  </span><span class="cm">/* DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ1_EINT_MASK               0x0001  </span><span class="cm">/* DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ1_EINT_SHIFT                   0  </span><span class="cm">/* DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ1_EINT_WIDTH                   1  </span><span class="cm">/* DSP_IRQ1_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3330 (0xD02) - Interrupt Status 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_EINT           0x8000  </span><span class="cm">/* SPK_SHUTDOWN_WARN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_EINT_MASK      0x8000  </span><span class="cm">/* SPK_SHUTDOWN_WARN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_EINT_SHIFT         15  </span><span class="cm">/* SPK_SHUTDOWN_WARN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_EINT_WIDTH          1  </span><span class="cm">/* SPK_SHUTDOWN_WARN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_EINT                0x4000  </span><span class="cm">/* SPK_SHUTDOWN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_EINT_MASK           0x4000  </span><span class="cm">/* SPK_SHUTDOWN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_EINT_SHIFT              14  </span><span class="cm">/* SPK_SHUTDOWN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_EINT_WIDTH               1  </span><span class="cm">/* SPK_SHUTDOWN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPDET_EINT                       0x2000  </span><span class="cm">/* HPDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPDET_EINT_MASK                  0x2000  </span><span class="cm">/* HPDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPDET_EINT_SHIFT                     13  </span><span class="cm">/* HPDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPDET_EINT_WIDTH                      1  </span><span class="cm">/* HPDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_EINT                      0x1000  </span><span class="cm">/* ACCDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_EINT_MASK                 0x1000  </span><span class="cm">/* ACCDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_EINT_SHIFT                    12  </span><span class="cm">/* ACCDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ACCDET_EINT_WIDTH                     1  </span><span class="cm">/* ACCDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_EINT                 0x0200  </span><span class="cm">/* DRC_SIG_DET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_EINT_MASK            0x0200  </span><span class="cm">/* DRC_SIG_DET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_EINT_SHIFT                9  </span><span class="cm">/* DRC_SIG_DET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_EINT_WIDTH                1  </span><span class="cm">/* DRC_SIG_DET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2_LOCK_EINT                  0x0100  </span><span class="cm">/* ASRC2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2_LOCK_EINT_MASK             0x0100  </span><span class="cm">/* ASRC2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2_LOCK_EINT_SHIFT                 8  </span><span class="cm">/* ASRC2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2_LOCK_EINT_WIDTH                 1  </span><span class="cm">/* ASRC2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1_LOCK_EINT                  0x0080  </span><span class="cm">/* ASRC1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1_LOCK_EINT_MASK             0x0080  </span><span class="cm">/* ASRC1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1_LOCK_EINT_SHIFT                 7  </span><span class="cm">/* ASRC1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1_LOCK_EINT_WIDTH                 1  </span><span class="cm">/* ASRC1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_EINT                   0x0008  </span><span class="cm">/* FLL2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_EINT_MASK              0x0008  </span><span class="cm">/* FLL2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_EINT_SHIFT                  3  </span><span class="cm">/* FLL2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_EINT_WIDTH                  1  </span><span class="cm">/* FLL2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_EINT                   0x0004  </span><span class="cm">/* FLL1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_EINT_MASK              0x0004  </span><span class="cm">/* FLL1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_EINT_SHIFT                  2  </span><span class="cm">/* FLL1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_EINT_WIDTH                  1  </span><span class="cm">/* FLL1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_EINT                  0x0002  </span><span class="cm">/* CLKGEN_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_EINT_MASK             0x0002  </span><span class="cm">/* CLKGEN_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_EINT_SHIFT                 1  </span><span class="cm">/* CLKGEN_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_EINT_WIDTH                 1  </span><span class="cm">/* CLKGEN_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_EINT            0x0001  </span><span class="cm">/* CLKGEN_ERR_ASYNC_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_EINT_MASK       0x0001  </span><span class="cm">/* CLKGEN_ERR_ASYNC_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_EINT_SHIFT           0  </span><span class="cm">/* CLKGEN_ERR_ASYNC_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_EINT_WIDTH           1  </span><span class="cm">/* CLKGEN_ERR_ASYNC_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3331 (0xD03) - Interrupt Status 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3_ERR_EINT                    0x2000  </span><span class="cm">/* AIF3_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_ERR_EINT_MASK               0x2000  </span><span class="cm">/* AIF3_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_ERR_EINT_SHIFT                  13  </span><span class="cm">/* AIF3_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_ERR_EINT_WIDTH                   1  </span><span class="cm">/* AIF3_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_ERR_EINT                    0x1000  </span><span class="cm">/* AIF2_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_ERR_EINT_MASK               0x1000  </span><span class="cm">/* AIF2_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_ERR_EINT_SHIFT                  12  </span><span class="cm">/* AIF2_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_ERR_EINT_WIDTH                   1  </span><span class="cm">/* AIF2_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_ERR_EINT                    0x0800  </span><span class="cm">/* AIF1_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_ERR_EINT_MASK               0x0800  </span><span class="cm">/* AIF1_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_ERR_EINT_SHIFT                  11  </span><span class="cm">/* AIF1_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_ERR_EINT_WIDTH                   1  </span><span class="cm">/* AIF1_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CTRLIF_ERR_EINT                  0x0400  </span><span class="cm">/* CTRLIF_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CTRLIF_ERR_EINT_MASK             0x0400  </span><span class="cm">/* CTRLIF_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CTRLIF_ERR_EINT_SHIFT                10  </span><span class="cm">/* CTRLIF_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_CTRLIF_ERR_EINT_WIDTH                 1  </span><span class="cm">/* CTRLIF_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_UNDERCLOCKED_EINT          0x0200  </span><span class="cm">/* ISRC2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_UNDERCLOCKED_EINT_MASK     0x0200  </span><span class="cm">/* ISRC2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_UNDERCLOCKED_EINT_SHIFT         9  </span><span class="cm">/* ISRC2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_UNDERCLOCKED_EINT_WIDTH         1  </span><span class="cm">/* ISRC2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_UNDERCLOCKED_EINT          0x0100  </span><span class="cm">/* ISRC1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_UNDERCLOCKED_EINT_MASK     0x0100  </span><span class="cm">/* ISRC1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_UNDERCLOCKED_EINT_SHIFT         8  </span><span class="cm">/* ISRC1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_UNDERCLOCKED_EINT_WIDTH         1  </span><span class="cm">/* ISRC1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_UNDERCLOCKED_EINT             0x0080  </span><span class="cm">/* FX_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_UNDERCLOCKED_EINT_MASK        0x0080  </span><span class="cm">/* FX_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_UNDERCLOCKED_EINT_SHIFT            7  </span><span class="cm">/* FX_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_UNDERCLOCKED_EINT_WIDTH            1  </span><span class="cm">/* FX_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_UNDERCLOCKED_EINT           0x0040  </span><span class="cm">/* AIF3_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_UNDERCLOCKED_EINT_MASK      0x0040  </span><span class="cm">/* AIF3_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_UNDERCLOCKED_EINT_SHIFT          6  </span><span class="cm">/* AIF3_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_UNDERCLOCKED_EINT_WIDTH          1  </span><span class="cm">/* AIF3_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_UNDERCLOCKED_EINT           0x0020  </span><span class="cm">/* AIF2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_UNDERCLOCKED_EINT_MASK      0x0020  </span><span class="cm">/* AIF2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_UNDERCLOCKED_EINT_SHIFT          5  </span><span class="cm">/* AIF2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_UNDERCLOCKED_EINT_WIDTH          1  </span><span class="cm">/* AIF2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_UNDERCLOCKED_EINT           0x0010  </span><span class="cm">/* AIF1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_UNDERCLOCKED_EINT_MASK      0x0010  </span><span class="cm">/* AIF1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_UNDERCLOCKED_EINT_SHIFT          4  </span><span class="cm">/* AIF1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_UNDERCLOCKED_EINT_WIDTH          1  </span><span class="cm">/* AIF1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_UNDERCLOCKED_EINT           0x0008  </span><span class="cm">/* ASRC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_UNDERCLOCKED_EINT_MASK      0x0008  </span><span class="cm">/* ASRC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_UNDERCLOCKED_EINT_SHIFT          3  </span><span class="cm">/* ASRC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_UNDERCLOCKED_EINT_WIDTH          1  </span><span class="cm">/* ASRC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DAC_UNDERCLOCKED_EINT            0x0004  </span><span class="cm">/* DAC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DAC_UNDERCLOCKED_EINT_MASK       0x0004  </span><span class="cm">/* DAC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DAC_UNDERCLOCKED_EINT_SHIFT           2  </span><span class="cm">/* DAC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_DAC_UNDERCLOCKED_EINT_WIDTH           1  </span><span class="cm">/* DAC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADC_UNDERCLOCKED_EINT            0x0002  </span><span class="cm">/* ADC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADC_UNDERCLOCKED_EINT_MASK       0x0002  </span><span class="cm">/* ADC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADC_UNDERCLOCKED_EINT_SHIFT           1  </span><span class="cm">/* ADC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADC_UNDERCLOCKED_EINT_WIDTH           1  </span><span class="cm">/* ADC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_UNDERCLOCKED_EINT          0x0001  </span><span class="cm">/* MIXER_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_UNDERCLOCKED_EINT_MASK     0x0001  </span><span class="cm">/* MIXER_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_UNDERCLOCKED_EINT_SHIFT         0  </span><span class="cm">/* MIXER_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_UNDERCLOCKED_EINT_WIDTH         1  </span><span class="cm">/* MIXER_UNDERCLOCKED_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3332 (0xD04) - Interrupt Raw Status 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP_IRQ6_STS                     0x0020  </span><span class="cm">/* DSP_IRQ6_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ6_STS_MASK                0x0020  </span><span class="cm">/* DSP_IRQ6_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ6_STS_SHIFT                    5  </span><span class="cm">/* DSP_IRQ6_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ6_STS_WIDTH                    1  </span><span class="cm">/* DSP_IRQ6_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ5_STS                     0x0010  </span><span class="cm">/* DSP_IRQ5_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ5_STS_MASK                0x0010  </span><span class="cm">/* DSP_IRQ5_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ5_STS_SHIFT                    4  </span><span class="cm">/* DSP_IRQ5_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ5_STS_WIDTH                    1  </span><span class="cm">/* DSP_IRQ5_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ4_STS                     0x0008  </span><span class="cm">/* DSP_IRQ4_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ4_STS_MASK                0x0008  </span><span class="cm">/* DSP_IRQ4_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ4_STS_SHIFT                    3  </span><span class="cm">/* DSP_IRQ4_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ4_STS_WIDTH                    1  </span><span class="cm">/* DSP_IRQ4_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ3_STS                     0x0004  </span><span class="cm">/* DSP_IRQ3_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ3_STS_MASK                0x0004  </span><span class="cm">/* DSP_IRQ3_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ3_STS_SHIFT                    2  </span><span class="cm">/* DSP_IRQ3_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ3_STS_WIDTH                    1  </span><span class="cm">/* DSP_IRQ3_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ2_STS                     0x0002  </span><span class="cm">/* DSP_IRQ2_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ2_STS_MASK                0x0002  </span><span class="cm">/* DSP_IRQ2_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ2_STS_SHIFT                    1  </span><span class="cm">/* DSP_IRQ2_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ2_STS_WIDTH                    1  </span><span class="cm">/* DSP_IRQ2_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ1_STS                     0x0001  </span><span class="cm">/* DSP_IRQ1_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ1_STS_MASK                0x0001  </span><span class="cm">/* DSP_IRQ1_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ1_STS_SHIFT                    0  </span><span class="cm">/* DSP_IRQ1_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP_IRQ1_STS_WIDTH                    1  </span><span class="cm">/* DSP_IRQ1_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3333 (0xD05) - Interrupt Raw Status 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_STS            0x8000  </span><span class="cm">/* SPK_SHUTDOWN_WARN_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_STS_MASK       0x8000  </span><span class="cm">/* SPK_SHUTDOWN_WARN_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_STS_SHIFT          15  </span><span class="cm">/* SPK_SHUTDOWN_WARN_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_STS_WIDTH           1  </span><span class="cm">/* SPK_SHUTDOWN_WARN_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_STS                 0x4000  </span><span class="cm">/* SPK_SHUTDOWN_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_STS_MASK            0x4000  </span><span class="cm">/* SPK_SHUTDOWN_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_STS_SHIFT               14  </span><span class="cm">/* SPK_SHUTDOWN_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_STS_WIDTH                1  </span><span class="cm">/* SPK_SHUTDOWN_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPDET_STS                        0x2000  </span><span class="cm">/* HPDET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPDET_STS_MASK                   0x2000  </span><span class="cm">/* HPDET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPDET_STS_SHIFT                      13  </span><span class="cm">/* HPDET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_HPDET_STS_WIDTH                       1  </span><span class="cm">/* HPDET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SID_DET_STS                  0x0200  </span><span class="cm">/* DRC_SID_DET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SID_DET_STS_MASK             0x0200  </span><span class="cm">/* DRC_SID_DET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SID_DET_STS_SHIFT                 9  </span><span class="cm">/* DRC_SID_DET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SID_DET_STS_WIDTH                 1  </span><span class="cm">/* DRC_SID_DET_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2_LOCK_STS                   0x0100  </span><span class="cm">/* ASRC2_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2_LOCK_STS_MASK              0x0100  </span><span class="cm">/* ASRC2_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2_LOCK_STS_SHIFT                  8  </span><span class="cm">/* ASRC2_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC2_LOCK_STS_WIDTH                  1  </span><span class="cm">/* ASRC2_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1_LOCK_STS                   0x0080  </span><span class="cm">/* ASRC1_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1_LOCK_STS_MASK              0x0080  </span><span class="cm">/* ASRC1_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1_LOCK_STS_SHIFT                  7  </span><span class="cm">/* ASRC1_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC1_LOCK_STS_WIDTH                  1  </span><span class="cm">/* ASRC1_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_STS                    0x0008  </span><span class="cm">/* FLL2_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_STS_MASK               0x0008  </span><span class="cm">/* FLL2_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_STS_SHIFT                   3  </span><span class="cm">/* FLL2_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_STS_WIDTH                   1  </span><span class="cm">/* FLL2_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_STS                    0x0004  </span><span class="cm">/* FLL1_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_STS_MASK               0x0004  </span><span class="cm">/* FLL1_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_STS_SHIFT                   2  </span><span class="cm">/* FLL1_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_STS_WIDTH                   1  </span><span class="cm">/* FLL1_LOCK_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_STS                   0x0002  </span><span class="cm">/* CLKGEN_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_STS_MASK              0x0002  </span><span class="cm">/* CLKGEN_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_STS_SHIFT                  1  </span><span class="cm">/* CLKGEN_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_STS_WIDTH                  1  </span><span class="cm">/* CLKGEN_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_STS             0x0001  </span><span class="cm">/* CLKGEN_ERR_ASYNC_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_STS_MASK        0x0001  </span><span class="cm">/* CLKGEN_ERR_ASYNC_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_STS_SHIFT            0  </span><span class="cm">/* CLKGEN_ERR_ASYNC_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_STS_WIDTH            1  </span><span class="cm">/* CLKGEN_ERR_ASYNC_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3334 (0xD06) - Interrupt Raw Status 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF3_ERR_STS                     0x2000  </span><span class="cm">/* AIF3_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_ERR_STS_MASK                0x2000  </span><span class="cm">/* AIF3_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_ERR_STS_SHIFT                   13  </span><span class="cm">/* AIF3_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_ERR_STS_WIDTH                    1  </span><span class="cm">/* AIF3_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_ERR_STS                     0x1000  </span><span class="cm">/* AIF2_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_ERR_STS_MASK                0x1000  </span><span class="cm">/* AIF2_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_ERR_STS_SHIFT                   12  </span><span class="cm">/* AIF2_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_ERR_STS_WIDTH                    1  </span><span class="cm">/* AIF2_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_ERR_STS                     0x0800  </span><span class="cm">/* AIF1_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_ERR_STS_MASK                0x0800  </span><span class="cm">/* AIF1_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_ERR_STS_SHIFT                   11  </span><span class="cm">/* AIF1_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_ERR_STS_WIDTH                    1  </span><span class="cm">/* AIF1_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CTRLIF_ERR_STS                   0x0400  </span><span class="cm">/* CTRLIF_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CTRLIF_ERR_STS_MASK              0x0400  </span><span class="cm">/* CTRLIF_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CTRLIF_ERR_STS_SHIFT                 10  </span><span class="cm">/* CTRLIF_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_CTRLIF_ERR_STS_WIDTH                  1  </span><span class="cm">/* CTRLIF_ERR_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_UNDERCLOCKED_STS           0x0200  </span><span class="cm">/* ISRC2_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_UNDERCLOCKED_STS_MASK      0x0200  </span><span class="cm">/* ISRC2_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_UNDERCLOCKED_STS_SHIFT          9  </span><span class="cm">/* ISRC2_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC2_UNDERCLOCKED_STS_WIDTH          1  </span><span class="cm">/* ISRC2_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_UNDERCLOCKED_STS           0x0100  </span><span class="cm">/* ISRC1_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_UNDERCLOCKED_STS_MASK      0x0100  </span><span class="cm">/* ISRC1_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_UNDERCLOCKED_STS_SHIFT          8  </span><span class="cm">/* ISRC1_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ISRC1_UNDERCLOCKED_STS_WIDTH          1  </span><span class="cm">/* ISRC1_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_UNDERCLOCKED_STS              0x0080  </span><span class="cm">/* FX_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_UNDERCLOCKED_STS_MASK         0x0080  </span><span class="cm">/* FX_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_UNDERCLOCKED_STS_SHIFT             7  </span><span class="cm">/* FX_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_UNDERCLOCKED_STS_WIDTH             1  </span><span class="cm">/* FX_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_UNDERCLOCKED_STS            0x0040  </span><span class="cm">/* AIF3_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_UNDERCLOCKED_STS_MASK       0x0040  </span><span class="cm">/* AIF3_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_UNDERCLOCKED_STS_SHIFT           6  </span><span class="cm">/* AIF3_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF3_UNDERCLOCKED_STS_WIDTH           1  </span><span class="cm">/* AIF3_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_UNDERCLOCKED_STS            0x0020  </span><span class="cm">/* AIF2_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_UNDERCLOCKED_STS_MASK       0x0020  </span><span class="cm">/* AIF2_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_UNDERCLOCKED_STS_SHIFT           5  </span><span class="cm">/* AIF2_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF2_UNDERCLOCKED_STS_WIDTH           1  </span><span class="cm">/* AIF2_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_UNDERCLOCKED_STS            0x0010  </span><span class="cm">/* AIF1_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_UNDERCLOCKED_STS_MASK       0x0010  </span><span class="cm">/* AIF1_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_UNDERCLOCKED_STS_SHIFT           4  </span><span class="cm">/* AIF1_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF1_UNDERCLOCKED_STS_WIDTH           1  </span><span class="cm">/* AIF1_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_UNDERCLOCKED_STS            0x0008  </span><span class="cm">/* ASRC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_UNDERCLOCKED_STS_MASK       0x0008  </span><span class="cm">/* ASRC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_UNDERCLOCKED_STS_SHIFT           3  </span><span class="cm">/* ASRC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ASRC_UNDERCLOCKED_STS_WIDTH           1  </span><span class="cm">/* ASRC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DAC_UNDERCLOCKED_STS             0x0004  </span><span class="cm">/* DAC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DAC_UNDERCLOCKED_STS_MASK        0x0004  </span><span class="cm">/* DAC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DAC_UNDERCLOCKED_STS_SHIFT            2  </span><span class="cm">/* DAC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_DAC_UNDERCLOCKED_STS_WIDTH            1  </span><span class="cm">/* DAC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADC_UNDERCLOCKED_STS             0x0002  </span><span class="cm">/* ADC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADC_UNDERCLOCKED_STS_MASK        0x0002  </span><span class="cm">/* ADC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADC_UNDERCLOCKED_STS_SHIFT            1  </span><span class="cm">/* ADC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_ADC_UNDERCLOCKED_STS_WIDTH            1  </span><span class="cm">/* ADC_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_UNDERCLOCKED_STS           0x0001  </span><span class="cm">/* MIXER_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_UNDERCLOCKED_STS_MASK      0x0001  </span><span class="cm">/* MIXER_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_UNDERCLOCKED_STS_SHIFT          0  </span><span class="cm">/* MIXER_UNDERCLOCKED_STS */</span><span class="cp"></span>
<span class="cp">#define WM5100_MIXER_UNDERCLOCKED_STS_WIDTH          1  </span><span class="cm">/* MIXER_UNDERCLOCKED_STS */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3335 (0xD07) - Interrupt Status 1 Mask</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IM_GP6_EINT                      0x0020  </span><span class="cm">/* IM_GP6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP6_EINT_MASK                 0x0020  </span><span class="cm">/* IM_GP6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP6_EINT_SHIFT                     5  </span><span class="cm">/* IM_GP6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP6_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP5_EINT                      0x0010  </span><span class="cm">/* IM_GP5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP5_EINT_MASK                 0x0010  </span><span class="cm">/* IM_GP5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP5_EINT_SHIFT                     4  </span><span class="cm">/* IM_GP5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP5_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP4_EINT                      0x0008  </span><span class="cm">/* IM_GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP4_EINT_MASK                 0x0008  </span><span class="cm">/* IM_GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP4_EINT_SHIFT                     3  </span><span class="cm">/* IM_GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP4_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP3_EINT                      0x0004  </span><span class="cm">/* IM_GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP3_EINT_MASK                 0x0004  </span><span class="cm">/* IM_GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP3_EINT_SHIFT                     2  </span><span class="cm">/* IM_GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP3_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP2_EINT                      0x0002  </span><span class="cm">/* IM_GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP2_EINT_MASK                 0x0002  </span><span class="cm">/* IM_GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP2_EINT_SHIFT                     1  </span><span class="cm">/* IM_GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP2_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP1_EINT                      0x0001  </span><span class="cm">/* IM_GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP1_EINT_MASK                 0x0001  </span><span class="cm">/* IM_GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP1_EINT_SHIFT                     0  </span><span class="cm">/* IM_GP1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_GP1_EINT_WIDTH                     1  </span><span class="cm">/* IM_GP1_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3336 (0xD08) - Interrupt Status 2 Mask</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IM_DSP_IRQ6_EINT                 0x0020  </span><span class="cm">/* IM_DSP_IRQ6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ6_EINT_MASK            0x0020  </span><span class="cm">/* IM_DSP_IRQ6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ6_EINT_SHIFT                5  </span><span class="cm">/* IM_DSP_IRQ6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ6_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ6_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ5_EINT                 0x0010  </span><span class="cm">/* IM_DSP_IRQ5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ5_EINT_MASK            0x0010  </span><span class="cm">/* IM_DSP_IRQ5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ5_EINT_SHIFT                4  </span><span class="cm">/* IM_DSP_IRQ5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ5_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ5_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ4_EINT                 0x0008  </span><span class="cm">/* IM_DSP_IRQ4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ4_EINT_MASK            0x0008  </span><span class="cm">/* IM_DSP_IRQ4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ4_EINT_SHIFT                3  </span><span class="cm">/* IM_DSP_IRQ4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ4_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ4_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ3_EINT                 0x0004  </span><span class="cm">/* IM_DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ3_EINT_MASK            0x0004  </span><span class="cm">/* IM_DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ3_EINT_SHIFT                2  </span><span class="cm">/* IM_DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ3_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ3_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ2_EINT                 0x0002  </span><span class="cm">/* IM_DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ2_EINT_MASK            0x0002  </span><span class="cm">/* IM_DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ2_EINT_SHIFT                1  </span><span class="cm">/* IM_DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ2_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ2_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ1_EINT                 0x0001  </span><span class="cm">/* IM_DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ1_EINT_MASK            0x0001  </span><span class="cm">/* IM_DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ1_EINT_SHIFT                0  </span><span class="cm">/* IM_DSP_IRQ1_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DSP_IRQ1_EINT_WIDTH                1  </span><span class="cm">/* IM_DSP_IRQ1_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3337 (0xD09) - Interrupt Status 3 Mask</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IM_SPK_SHUTDOWN_WARN_EINT        0x8000  </span><span class="cm">/* IM_SPK_SHUTDOWN_WARN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_MASK   0x8000  </span><span class="cm">/* IM_SPK_SHUTDOWN_WARN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_SHIFT      15  </span><span class="cm">/* IM_SPK_SHUTDOWN_WARN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_WIDTH       1  </span><span class="cm">/* IM_SPK_SHUTDOWN_WARN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_SPK_SHUTDOWN_EINT             0x4000  </span><span class="cm">/* IM_SPK_SHUTDOWN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_SPK_SHUTDOWN_EINT_MASK        0x4000  </span><span class="cm">/* IM_SPK_SHUTDOWN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_SPK_SHUTDOWN_EINT_SHIFT           14  </span><span class="cm">/* IM_SPK_SHUTDOWN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_SPK_SHUTDOWN_EINT_WIDTH            1  </span><span class="cm">/* IM_SPK_SHUTDOWN_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_HPDET_EINT                    0x2000  </span><span class="cm">/* IM_HPDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_HPDET_EINT_MASK               0x2000  </span><span class="cm">/* IM_HPDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_HPDET_EINT_SHIFT                  13  </span><span class="cm">/* IM_HPDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_HPDET_EINT_WIDTH                   1  </span><span class="cm">/* IM_HPDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ACCDET_EINT                   0x1000  </span><span class="cm">/* IM_ACCDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ACCDET_EINT_MASK              0x1000  </span><span class="cm">/* IM_ACCDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ACCDET_EINT_SHIFT                 12  </span><span class="cm">/* IM_ACCDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ACCDET_EINT_WIDTH                  1  </span><span class="cm">/* IM_ACCDET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DRC_SIG_DET_EINT              0x0200  </span><span class="cm">/* IM_DRC_SIG_DET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DRC_SIG_DET_EINT_MASK         0x0200  </span><span class="cm">/* IM_DRC_SIG_DET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DRC_SIG_DET_EINT_SHIFT             9  </span><span class="cm">/* IM_DRC_SIG_DET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DRC_SIG_DET_EINT_WIDTH             1  </span><span class="cm">/* IM_DRC_SIG_DET_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC2_LOCK_EINT               0x0100  </span><span class="cm">/* IM_ASRC2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC2_LOCK_EINT_MASK          0x0100  </span><span class="cm">/* IM_ASRC2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC2_LOCK_EINT_SHIFT              8  </span><span class="cm">/* IM_ASRC2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC2_LOCK_EINT_WIDTH              1  </span><span class="cm">/* IM_ASRC2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC1_LOCK_EINT               0x0080  </span><span class="cm">/* IM_ASRC1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC1_LOCK_EINT_MASK          0x0080  </span><span class="cm">/* IM_ASRC1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC1_LOCK_EINT_SHIFT              7  </span><span class="cm">/* IM_ASRC1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC1_LOCK_EINT_WIDTH              1  </span><span class="cm">/* IM_ASRC1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FLL2_LOCK_EINT                0x0008  </span><span class="cm">/* IM_FLL2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FLL2_LOCK_EINT_MASK           0x0008  </span><span class="cm">/* IM_FLL2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FLL2_LOCK_EINT_SHIFT               3  </span><span class="cm">/* IM_FLL2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FLL2_LOCK_EINT_WIDTH               1  </span><span class="cm">/* IM_FLL2_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FLL1_LOCK_EINT                0x0004  </span><span class="cm">/* IM_FLL1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FLL1_LOCK_EINT_MASK           0x0004  </span><span class="cm">/* IM_FLL1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FLL1_LOCK_EINT_SHIFT               2  </span><span class="cm">/* IM_FLL1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FLL1_LOCK_EINT_WIDTH               1  </span><span class="cm">/* IM_FLL1_LOCK_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CLKGEN_ERR_EINT               0x0002  </span><span class="cm">/* IM_CLKGEN_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CLKGEN_ERR_EINT_MASK          0x0002  </span><span class="cm">/* IM_CLKGEN_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CLKGEN_ERR_EINT_SHIFT              1  </span><span class="cm">/* IM_CLKGEN_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CLKGEN_ERR_EINT_WIDTH              1  </span><span class="cm">/* IM_CLKGEN_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CLKGEN_ERR_ASYNC_EINT         0x0001  </span><span class="cm">/* IM_CLKGEN_ERR_ASYNC_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_MASK    0x0001  </span><span class="cm">/* IM_CLKGEN_ERR_ASYNC_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_SHIFT        0  </span><span class="cm">/* IM_CLKGEN_ERR_ASYNC_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_WIDTH        1  </span><span class="cm">/* IM_CLKGEN_ERR_ASYNC_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3338 (0xD0A) - Interrupt Status 4 Mask</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IM_AIF3_ERR_EINT                 0x2000  </span><span class="cm">/* IM_AIF3_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF3_ERR_EINT_MASK            0x2000  </span><span class="cm">/* IM_AIF3_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF3_ERR_EINT_SHIFT               13  </span><span class="cm">/* IM_AIF3_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF3_ERR_EINT_WIDTH                1  </span><span class="cm">/* IM_AIF3_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF2_ERR_EINT                 0x1000  </span><span class="cm">/* IM_AIF2_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF2_ERR_EINT_MASK            0x1000  </span><span class="cm">/* IM_AIF2_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF2_ERR_EINT_SHIFT               12  </span><span class="cm">/* IM_AIF2_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF2_ERR_EINT_WIDTH                1  </span><span class="cm">/* IM_AIF2_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF1_ERR_EINT                 0x0800  </span><span class="cm">/* IM_AIF1_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF1_ERR_EINT_MASK            0x0800  </span><span class="cm">/* IM_AIF1_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF1_ERR_EINT_SHIFT               11  </span><span class="cm">/* IM_AIF1_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF1_ERR_EINT_WIDTH                1  </span><span class="cm">/* IM_AIF1_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CTRLIF_ERR_EINT               0x0400  </span><span class="cm">/* IM_CTRLIF_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CTRLIF_ERR_EINT_MASK          0x0400  </span><span class="cm">/* IM_CTRLIF_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CTRLIF_ERR_EINT_SHIFT             10  </span><span class="cm">/* IM_CTRLIF_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_CTRLIF_ERR_EINT_WIDTH              1  </span><span class="cm">/* IM_CTRLIF_ERR_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ISRC2_UNDERCLOCKED_EINT       0x0200  </span><span class="cm">/* IM_ISRC2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_MASK  0x0200  </span><span class="cm">/* IM_ISRC2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_SHIFT      9  </span><span class="cm">/* IM_ISRC2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_WIDTH      1  </span><span class="cm">/* IM_ISRC2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ISRC1_UNDERCLOCKED_EINT       0x0100  </span><span class="cm">/* IM_ISRC1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_MASK  0x0100  </span><span class="cm">/* IM_ISRC1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_SHIFT      8  </span><span class="cm">/* IM_ISRC1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_WIDTH      1  </span><span class="cm">/* IM_ISRC1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FX_UNDERCLOCKED_EINT          0x0080  </span><span class="cm">/* IM_FX_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FX_UNDERCLOCKED_EINT_MASK     0x0080  </span><span class="cm">/* IM_FX_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FX_UNDERCLOCKED_EINT_SHIFT         7  </span><span class="cm">/* IM_FX_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_FX_UNDERCLOCKED_EINT_WIDTH         1  </span><span class="cm">/* IM_FX_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF3_UNDERCLOCKED_EINT        0x0040  </span><span class="cm">/* IM_AIF3_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF3_UNDERCLOCKED_EINT_MASK   0x0040  </span><span class="cm">/* IM_AIF3_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF3_UNDERCLOCKED_EINT_SHIFT       6  </span><span class="cm">/* IM_AIF3_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF3_UNDERCLOCKED_EINT_WIDTH       1  </span><span class="cm">/* IM_AIF3_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF2_UNDERCLOCKED_EINT        0x0020  </span><span class="cm">/* IM_AIF2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF2_UNDERCLOCKED_EINT_MASK   0x0020  </span><span class="cm">/* IM_AIF2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF2_UNDERCLOCKED_EINT_SHIFT       5  </span><span class="cm">/* IM_AIF2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF2_UNDERCLOCKED_EINT_WIDTH       1  </span><span class="cm">/* IM_AIF2_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF1_UNDERCLOCKED_EINT        0x0010  </span><span class="cm">/* IM_AIF1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF1_UNDERCLOCKED_EINT_MASK   0x0010  </span><span class="cm">/* IM_AIF1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF1_UNDERCLOCKED_EINT_SHIFT       4  </span><span class="cm">/* IM_AIF1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_AIF1_UNDERCLOCKED_EINT_WIDTH       1  </span><span class="cm">/* IM_AIF1_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC_UNDERCLOCKED_EINT        0x0008  </span><span class="cm">/* IM_ASRC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC_UNDERCLOCKED_EINT_MASK   0x0008  </span><span class="cm">/* IM_ASRC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC_UNDERCLOCKED_EINT_SHIFT       3  </span><span class="cm">/* IM_ASRC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ASRC_UNDERCLOCKED_EINT_WIDTH       1  </span><span class="cm">/* IM_ASRC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DAC_UNDERCLOCKED_EINT         0x0004  </span><span class="cm">/* IM_DAC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DAC_UNDERCLOCKED_EINT_MASK    0x0004  </span><span class="cm">/* IM_DAC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DAC_UNDERCLOCKED_EINT_SHIFT        2  </span><span class="cm">/* IM_DAC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_DAC_UNDERCLOCKED_EINT_WIDTH        1  </span><span class="cm">/* IM_DAC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ADC_UNDERCLOCKED_EINT         0x0002  </span><span class="cm">/* IM_ADC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ADC_UNDERCLOCKED_EINT_MASK    0x0002  </span><span class="cm">/* IM_ADC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ADC_UNDERCLOCKED_EINT_SHIFT        1  </span><span class="cm">/* IM_ADC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_ADC_UNDERCLOCKED_EINT_WIDTH        1  </span><span class="cm">/* IM_ADC_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_MIXER_UNDERCLOCKED_EINT       0x0001  </span><span class="cm">/* IM_MIXER_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_MIXER_UNDERCLOCKED_EINT_MASK  0x0001  </span><span class="cm">/* IM_MIXER_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_MIXER_UNDERCLOCKED_EINT_SHIFT      0  </span><span class="cm">/* IM_MIXER_UNDERCLOCKED_EINT */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_MIXER_UNDERCLOCKED_EINT_WIDTH      1  </span><span class="cm">/* IM_MIXER_UNDERCLOCKED_EINT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3359 (0xD1F) - Interrupt Control</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_IM_IRQ                           0x0001  </span><span class="cm">/* IM_IRQ */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_IRQ_MASK                      0x0001  </span><span class="cm">/* IM_IRQ */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_IRQ_SHIFT                          0  </span><span class="cm">/* IM_IRQ */</span><span class="cp"></span>
<span class="cp">#define WM5100_IM_IRQ_WIDTH                          1  </span><span class="cm">/* IM_IRQ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3360 (0xD20) - IRQ Debounce 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_DB             0x0200  </span><span class="cm">/* SPK_SHUTDOWN_WARN_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_DB_MASK        0x0200  </span><span class="cm">/* SPK_SHUTDOWN_WARN_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_DB_SHIFT            9  </span><span class="cm">/* SPK_SHUTDOWN_WARN_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_WARN_DB_WIDTH            1  </span><span class="cm">/* SPK_SHUTDOWN_WARN_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_DB                  0x0100  </span><span class="cm">/* SPK_SHUTDOWN_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_DB_MASK             0x0100  </span><span class="cm">/* SPK_SHUTDOWN_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_DB_SHIFT                 8  </span><span class="cm">/* SPK_SHUTDOWN_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_SPK_SHUTDOWN_DB_WIDTH                 1  </span><span class="cm">/* SPK_SHUTDOWN_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_IRQ_DB                 0x0008  </span><span class="cm">/* FLL1_LOCK_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_IRQ_DB_MASK            0x0008  </span><span class="cm">/* FLL1_LOCK_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_IRQ_DB_SHIFT                3  </span><span class="cm">/* FLL1_LOCK_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL1_LOCK_IRQ_DB_WIDTH                1  </span><span class="cm">/* FLL1_LOCK_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_IRQ_DB                 0x0004  </span><span class="cm">/* FLL2_LOCK_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_IRQ_DB_MASK            0x0004  </span><span class="cm">/* FLL2_LOCK_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_IRQ_DB_SHIFT                2  </span><span class="cm">/* FLL2_LOCK_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_FLL2_LOCK_IRQ_DB_WIDTH                1  </span><span class="cm">/* FLL2_LOCK_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_IRQ_DB                0x0002  </span><span class="cm">/* CLKGEN_ERR_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_IRQ_DB_MASK           0x0002  </span><span class="cm">/* CLKGEN_ERR_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_IRQ_DB_SHIFT               1  </span><span class="cm">/* CLKGEN_ERR_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_IRQ_DB_WIDTH               1  </span><span class="cm">/* CLKGEN_ERR_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB          0x0001  </span><span class="cm">/* CLKGEN_ERR_ASYNC_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_MASK     0x0001  </span><span class="cm">/* CLKGEN_ERR_ASYNC_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_SHIFT         0  </span><span class="cm">/* CLKGEN_ERR_ASYNC_IRQ_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_WIDTH         1  </span><span class="cm">/* CLKGEN_ERR_ASYNC_IRQ_DB */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3361 (0xD21) - IRQ Debounce 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_AIF_ERR_DB                       0x0001  </span><span class="cm">/* AIF_ERR_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF_ERR_DB_MASK                  0x0001  </span><span class="cm">/* AIF_ERR_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF_ERR_DB_SHIFT                      0  </span><span class="cm">/* AIF_ERR_DB */</span><span class="cp"></span>
<span class="cp">#define WM5100_AIF_ERR_DB_WIDTH                      1  </span><span class="cm">/* AIF_ERR_DB */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3584 (0xE00) - FX_Ctrl</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_FX_STS_MASK                      0xFFC0  </span><span class="cm">/* FX_STS - [15:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_STS_SHIFT                          6  </span><span class="cm">/* FX_STS - [15:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_STS_WIDTH                         10  </span><span class="cm">/* FX_STS - [15:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_RATE_MASK                     0x0003  </span><span class="cm">/* FX_RATE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_RATE_SHIFT                         0  </span><span class="cm">/* FX_RATE - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_FX_RATE_WIDTH                         2  </span><span class="cm">/* FX_RATE - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3600 (0xE10) - EQ1_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B1_GAIN_MASK                 0xF800  </span><span class="cm">/* EQ1_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B1_GAIN_SHIFT                    11  </span><span class="cm">/* EQ1_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B1_GAIN_WIDTH                     5  </span><span class="cm">/* EQ1_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQ1_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_GAIN_SHIFT                     6  </span><span class="cm">/* EQ1_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_GAIN_WIDTH                     5  </span><span class="cm">/* EQ1_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_GAIN_MASK                 0x003E  </span><span class="cm">/* EQ1_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_GAIN_SHIFT                     1  </span><span class="cm">/* EQ1_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_GAIN_WIDTH                     5  </span><span class="cm">/* EQ1_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_ENA                          0x0001  </span><span class="cm">/* EQ1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_ENA_MASK                     0x0001  </span><span class="cm">/* EQ1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_ENA_SHIFT                         0  </span><span class="cm">/* EQ1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_ENA_WIDTH                         1  </span><span class="cm">/* EQ1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3601 (0xE11) - EQ1_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B4_GAIN_MASK                 0xF800  </span><span class="cm">/* EQ1_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_GAIN_SHIFT                    11  </span><span class="cm">/* EQ1_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_GAIN_WIDTH                     5  </span><span class="cm">/* EQ1_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQ1_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_GAIN_SHIFT                     6  </span><span class="cm">/* EQ1_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_GAIN_WIDTH                     5  </span><span class="cm">/* EQ1_B5_GAIN - [10:6] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3602 (0xE12) - EQ1_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B1_A_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B1_A_SHIFT                        0  </span><span class="cm">/* EQ1_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B1_A_WIDTH                       16  </span><span class="cm">/* EQ1_B1_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3603 (0xE13) - EQ1_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B1_B_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B1_B_SHIFT                        0  </span><span class="cm">/* EQ1_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B1_B_WIDTH                       16  </span><span class="cm">/* EQ1_B1_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3604 (0xE14) - EQ1_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B1_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ1_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B1_PG_SHIFT                       0  </span><span class="cm">/* EQ1_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B1_PG_WIDTH                      16  </span><span class="cm">/* EQ1_B1_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3605 (0xE15) - EQ1_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B2_A_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_A_SHIFT                        0  </span><span class="cm">/* EQ1_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_A_WIDTH                       16  </span><span class="cm">/* EQ1_B2_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3606 (0xE16) - EQ1_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B2_B_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_B_SHIFT                        0  </span><span class="cm">/* EQ1_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_B_WIDTH                       16  </span><span class="cm">/* EQ1_B2_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3607 (0xE17) - EQ1_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B2_C_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_C_SHIFT                        0  </span><span class="cm">/* EQ1_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_C_WIDTH                       16  </span><span class="cm">/* EQ1_B2_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3608 (0xE18) - EQ1_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B2_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ1_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_PG_SHIFT                       0  </span><span class="cm">/* EQ1_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B2_PG_WIDTH                      16  </span><span class="cm">/* EQ1_B2_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3609 (0xE19) - EQ1_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B3_A_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_A_SHIFT                        0  </span><span class="cm">/* EQ1_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_A_WIDTH                       16  </span><span class="cm">/* EQ1_B3_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3610 (0xE1A) - EQ1_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B3_B_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_B_SHIFT                        0  </span><span class="cm">/* EQ1_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_B_WIDTH                       16  </span><span class="cm">/* EQ1_B3_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3611 (0xE1B) - EQ1_12</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B3_C_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_C_SHIFT                        0  </span><span class="cm">/* EQ1_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_C_WIDTH                       16  </span><span class="cm">/* EQ1_B3_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3612 (0xE1C) - EQ1_13</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B3_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ1_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_PG_SHIFT                       0  </span><span class="cm">/* EQ1_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B3_PG_WIDTH                      16  </span><span class="cm">/* EQ1_B3_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3613 (0xE1D) - EQ1_14</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B4_A_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_A_SHIFT                        0  </span><span class="cm">/* EQ1_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_A_WIDTH                       16  </span><span class="cm">/* EQ1_B4_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3614 (0xE1E) - EQ1_15</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B4_B_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_B_SHIFT                        0  </span><span class="cm">/* EQ1_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_B_WIDTH                       16  </span><span class="cm">/* EQ1_B4_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3615 (0xE1F) - EQ1_16</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B4_C_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_C_SHIFT                        0  </span><span class="cm">/* EQ1_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_C_WIDTH                       16  </span><span class="cm">/* EQ1_B4_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3616 (0xE20) - EQ1_17</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B4_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ1_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_PG_SHIFT                       0  </span><span class="cm">/* EQ1_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B4_PG_WIDTH                      16  </span><span class="cm">/* EQ1_B4_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3617 (0xE21) - EQ1_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B5_A_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_A_SHIFT                        0  </span><span class="cm">/* EQ1_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_A_WIDTH                       16  </span><span class="cm">/* EQ1_B5_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3618 (0xE22) - EQ1_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B5_B_MASK                    0xFFFF  </span><span class="cm">/* EQ1_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_B_SHIFT                        0  </span><span class="cm">/* EQ1_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_B_WIDTH                       16  </span><span class="cm">/* EQ1_B5_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3619 (0xE23) - EQ1_20</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ1_B5_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ1_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_PG_SHIFT                       0  </span><span class="cm">/* EQ1_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ1_B5_PG_WIDTH                      16  </span><span class="cm">/* EQ1_B5_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3622 (0xE26) - EQ2_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B1_GAIN_MASK                 0xF800  </span><span class="cm">/* EQ2_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B1_GAIN_SHIFT                    11  </span><span class="cm">/* EQ2_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B1_GAIN_WIDTH                     5  </span><span class="cm">/* EQ2_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQ2_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_GAIN_SHIFT                     6  </span><span class="cm">/* EQ2_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_GAIN_WIDTH                     5  </span><span class="cm">/* EQ2_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_GAIN_MASK                 0x003E  </span><span class="cm">/* EQ2_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_GAIN_SHIFT                     1  </span><span class="cm">/* EQ2_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_GAIN_WIDTH                     5  </span><span class="cm">/* EQ2_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_ENA                          0x0001  </span><span class="cm">/* EQ2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_ENA_MASK                     0x0001  </span><span class="cm">/* EQ2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_ENA_SHIFT                         0  </span><span class="cm">/* EQ2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_ENA_WIDTH                         1  </span><span class="cm">/* EQ2_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3623 (0xE27) - EQ2_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B4_GAIN_MASK                 0xF800  </span><span class="cm">/* EQ2_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_GAIN_SHIFT                    11  </span><span class="cm">/* EQ2_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_GAIN_WIDTH                     5  </span><span class="cm">/* EQ2_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQ2_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_GAIN_SHIFT                     6  </span><span class="cm">/* EQ2_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_GAIN_WIDTH                     5  </span><span class="cm">/* EQ2_B5_GAIN - [10:6] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3624 (0xE28) - EQ2_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B1_A_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B1_A_SHIFT                        0  </span><span class="cm">/* EQ2_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B1_A_WIDTH                       16  </span><span class="cm">/* EQ2_B1_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3625 (0xE29) - EQ2_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B1_B_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B1_B_SHIFT                        0  </span><span class="cm">/* EQ2_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B1_B_WIDTH                       16  </span><span class="cm">/* EQ2_B1_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3626 (0xE2A) - EQ2_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B1_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ2_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B1_PG_SHIFT                       0  </span><span class="cm">/* EQ2_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B1_PG_WIDTH                      16  </span><span class="cm">/* EQ2_B1_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3627 (0xE2B) - EQ2_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B2_A_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_A_SHIFT                        0  </span><span class="cm">/* EQ2_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_A_WIDTH                       16  </span><span class="cm">/* EQ2_B2_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3628 (0xE2C) - EQ2_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B2_B_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_B_SHIFT                        0  </span><span class="cm">/* EQ2_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_B_WIDTH                       16  </span><span class="cm">/* EQ2_B2_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3629 (0xE2D) - EQ2_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B2_C_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_C_SHIFT                        0  </span><span class="cm">/* EQ2_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_C_WIDTH                       16  </span><span class="cm">/* EQ2_B2_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3630 (0xE2E) - EQ2_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B2_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ2_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_PG_SHIFT                       0  </span><span class="cm">/* EQ2_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B2_PG_WIDTH                      16  </span><span class="cm">/* EQ2_B2_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3631 (0xE2F) - EQ2_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B3_A_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_A_SHIFT                        0  </span><span class="cm">/* EQ2_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_A_WIDTH                       16  </span><span class="cm">/* EQ2_B3_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3632 (0xE30) - EQ2_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B3_B_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_B_SHIFT                        0  </span><span class="cm">/* EQ2_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_B_WIDTH                       16  </span><span class="cm">/* EQ2_B3_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3633 (0xE31) - EQ2_12</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B3_C_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_C_SHIFT                        0  </span><span class="cm">/* EQ2_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_C_WIDTH                       16  </span><span class="cm">/* EQ2_B3_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3634 (0xE32) - EQ2_13</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B3_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ2_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_PG_SHIFT                       0  </span><span class="cm">/* EQ2_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B3_PG_WIDTH                      16  </span><span class="cm">/* EQ2_B3_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3635 (0xE33) - EQ2_14</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B4_A_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_A_SHIFT                        0  </span><span class="cm">/* EQ2_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_A_WIDTH                       16  </span><span class="cm">/* EQ2_B4_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3636 (0xE34) - EQ2_15</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B4_B_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_B_SHIFT                        0  </span><span class="cm">/* EQ2_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_B_WIDTH                       16  </span><span class="cm">/* EQ2_B4_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3637 (0xE35) - EQ2_16</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B4_C_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_C_SHIFT                        0  </span><span class="cm">/* EQ2_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_C_WIDTH                       16  </span><span class="cm">/* EQ2_B4_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3638 (0xE36) - EQ2_17</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B4_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ2_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_PG_SHIFT                       0  </span><span class="cm">/* EQ2_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B4_PG_WIDTH                      16  </span><span class="cm">/* EQ2_B4_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3639 (0xE37) - EQ2_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B5_A_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_A_SHIFT                        0  </span><span class="cm">/* EQ2_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_A_WIDTH                       16  </span><span class="cm">/* EQ2_B5_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3640 (0xE38) - EQ2_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B5_B_MASK                    0xFFFF  </span><span class="cm">/* EQ2_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_B_SHIFT                        0  </span><span class="cm">/* EQ2_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_B_WIDTH                       16  </span><span class="cm">/* EQ2_B5_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3641 (0xE39) - EQ2_20</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ2_B5_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ2_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_PG_SHIFT                       0  </span><span class="cm">/* EQ2_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ2_B5_PG_WIDTH                      16  </span><span class="cm">/* EQ2_B5_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3644 (0xE3C) - EQ3_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B1_GAIN_MASK                 0xF800  </span><span class="cm">/* EQ3_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B1_GAIN_SHIFT                    11  </span><span class="cm">/* EQ3_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B1_GAIN_WIDTH                     5  </span><span class="cm">/* EQ3_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQ3_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_GAIN_SHIFT                     6  </span><span class="cm">/* EQ3_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_GAIN_WIDTH                     5  </span><span class="cm">/* EQ3_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_GAIN_MASK                 0x003E  </span><span class="cm">/* EQ3_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_GAIN_SHIFT                     1  </span><span class="cm">/* EQ3_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_GAIN_WIDTH                     5  </span><span class="cm">/* EQ3_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_ENA                          0x0001  </span><span class="cm">/* EQ3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_ENA_MASK                     0x0001  </span><span class="cm">/* EQ3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_ENA_SHIFT                         0  </span><span class="cm">/* EQ3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_ENA_WIDTH                         1  </span><span class="cm">/* EQ3_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3645 (0xE3D) - EQ3_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B4_GAIN_MASK                 0xF800  </span><span class="cm">/* EQ3_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_GAIN_SHIFT                    11  </span><span class="cm">/* EQ3_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_GAIN_WIDTH                     5  </span><span class="cm">/* EQ3_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQ3_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_GAIN_SHIFT                     6  </span><span class="cm">/* EQ3_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_GAIN_WIDTH                     5  </span><span class="cm">/* EQ3_B5_GAIN - [10:6] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3646 (0xE3E) - EQ3_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B1_A_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B1_A_SHIFT                        0  </span><span class="cm">/* EQ3_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B1_A_WIDTH                       16  </span><span class="cm">/* EQ3_B1_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3647 (0xE3F) - EQ3_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B1_B_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B1_B_SHIFT                        0  </span><span class="cm">/* EQ3_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B1_B_WIDTH                       16  </span><span class="cm">/* EQ3_B1_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3648 (0xE40) - EQ3_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B1_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ3_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B1_PG_SHIFT                       0  </span><span class="cm">/* EQ3_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B1_PG_WIDTH                      16  </span><span class="cm">/* EQ3_B1_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3649 (0xE41) - EQ3_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B2_A_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_A_SHIFT                        0  </span><span class="cm">/* EQ3_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_A_WIDTH                       16  </span><span class="cm">/* EQ3_B2_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3650 (0xE42) - EQ3_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B2_B_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_B_SHIFT                        0  </span><span class="cm">/* EQ3_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_B_WIDTH                       16  </span><span class="cm">/* EQ3_B2_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3651 (0xE43) - EQ3_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B2_C_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_C_SHIFT                        0  </span><span class="cm">/* EQ3_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_C_WIDTH                       16  </span><span class="cm">/* EQ3_B2_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3652 (0xE44) - EQ3_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B2_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ3_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_PG_SHIFT                       0  </span><span class="cm">/* EQ3_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B2_PG_WIDTH                      16  </span><span class="cm">/* EQ3_B2_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3653 (0xE45) - EQ3_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B3_A_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_A_SHIFT                        0  </span><span class="cm">/* EQ3_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_A_WIDTH                       16  </span><span class="cm">/* EQ3_B3_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3654 (0xE46) - EQ3_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B3_B_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_B_SHIFT                        0  </span><span class="cm">/* EQ3_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_B_WIDTH                       16  </span><span class="cm">/* EQ3_B3_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3655 (0xE47) - EQ3_12</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B3_C_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_C_SHIFT                        0  </span><span class="cm">/* EQ3_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_C_WIDTH                       16  </span><span class="cm">/* EQ3_B3_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3656 (0xE48) - EQ3_13</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B3_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ3_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_PG_SHIFT                       0  </span><span class="cm">/* EQ3_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B3_PG_WIDTH                      16  </span><span class="cm">/* EQ3_B3_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3657 (0xE49) - EQ3_14</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B4_A_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_A_SHIFT                        0  </span><span class="cm">/* EQ3_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_A_WIDTH                       16  </span><span class="cm">/* EQ3_B4_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3658 (0xE4A) - EQ3_15</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B4_B_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_B_SHIFT                        0  </span><span class="cm">/* EQ3_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_B_WIDTH                       16  </span><span class="cm">/* EQ3_B4_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3659 (0xE4B) - EQ3_16</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B4_C_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_C_SHIFT                        0  </span><span class="cm">/* EQ3_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_C_WIDTH                       16  </span><span class="cm">/* EQ3_B4_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3660 (0xE4C) - EQ3_17</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B4_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ3_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_PG_SHIFT                       0  </span><span class="cm">/* EQ3_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B4_PG_WIDTH                      16  </span><span class="cm">/* EQ3_B4_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3661 (0xE4D) - EQ3_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B5_A_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_A_SHIFT                        0  </span><span class="cm">/* EQ3_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_A_WIDTH                       16  </span><span class="cm">/* EQ3_B5_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3662 (0xE4E) - EQ3_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B5_B_MASK                    0xFFFF  </span><span class="cm">/* EQ3_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_B_SHIFT                        0  </span><span class="cm">/* EQ3_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_B_WIDTH                       16  </span><span class="cm">/* EQ3_B5_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3663 (0xE4F) - EQ3_20</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ3_B5_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ3_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_PG_SHIFT                       0  </span><span class="cm">/* EQ3_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ3_B5_PG_WIDTH                      16  </span><span class="cm">/* EQ3_B5_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3666 (0xE52) - EQ4_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B1_GAIN_MASK                 0xF800  </span><span class="cm">/* EQ4_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B1_GAIN_SHIFT                    11  </span><span class="cm">/* EQ4_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B1_GAIN_WIDTH                     5  </span><span class="cm">/* EQ4_B1_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQ4_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_GAIN_SHIFT                     6  </span><span class="cm">/* EQ4_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_GAIN_WIDTH                     5  </span><span class="cm">/* EQ4_B2_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_GAIN_MASK                 0x003E  </span><span class="cm">/* EQ4_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_GAIN_SHIFT                     1  </span><span class="cm">/* EQ4_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_GAIN_WIDTH                     5  </span><span class="cm">/* EQ4_B3_GAIN - [5:1] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_ENA                          0x0001  </span><span class="cm">/* EQ4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_ENA_MASK                     0x0001  </span><span class="cm">/* EQ4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_ENA_SHIFT                         0  </span><span class="cm">/* EQ4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_ENA_WIDTH                         1  </span><span class="cm">/* EQ4_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3667 (0xE53) - EQ4_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B4_GAIN_MASK                 0xF800  </span><span class="cm">/* EQ4_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_GAIN_SHIFT                    11  </span><span class="cm">/* EQ4_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_GAIN_WIDTH                     5  </span><span class="cm">/* EQ4_B4_GAIN - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_GAIN_MASK                 0x07C0  </span><span class="cm">/* EQ4_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_GAIN_SHIFT                     6  </span><span class="cm">/* EQ4_B5_GAIN - [10:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_GAIN_WIDTH                     5  </span><span class="cm">/* EQ4_B5_GAIN - [10:6] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3668 (0xE54) - EQ4_3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B1_A_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B1_A_SHIFT                        0  </span><span class="cm">/* EQ4_B1_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B1_A_WIDTH                       16  </span><span class="cm">/* EQ4_B1_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3669 (0xE55) - EQ4_4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B1_B_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B1_B_SHIFT                        0  </span><span class="cm">/* EQ4_B1_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B1_B_WIDTH                       16  </span><span class="cm">/* EQ4_B1_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3670 (0xE56) - EQ4_5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B1_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ4_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B1_PG_SHIFT                       0  </span><span class="cm">/* EQ4_B1_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B1_PG_WIDTH                      16  </span><span class="cm">/* EQ4_B1_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3671 (0xE57) - EQ4_6</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B2_A_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_A_SHIFT                        0  </span><span class="cm">/* EQ4_B2_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_A_WIDTH                       16  </span><span class="cm">/* EQ4_B2_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3672 (0xE58) - EQ4_7</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B2_B_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_B_SHIFT                        0  </span><span class="cm">/* EQ4_B2_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_B_WIDTH                       16  </span><span class="cm">/* EQ4_B2_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3673 (0xE59) - EQ4_8</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B2_C_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_C_SHIFT                        0  </span><span class="cm">/* EQ4_B2_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_C_WIDTH                       16  </span><span class="cm">/* EQ4_B2_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3674 (0xE5A) - EQ4_9</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B2_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ4_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_PG_SHIFT                       0  </span><span class="cm">/* EQ4_B2_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B2_PG_WIDTH                      16  </span><span class="cm">/* EQ4_B2_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3675 (0xE5B) - EQ4_10</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B3_A_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_A_SHIFT                        0  </span><span class="cm">/* EQ4_B3_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_A_WIDTH                       16  </span><span class="cm">/* EQ4_B3_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3676 (0xE5C) - EQ4_11</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B3_B_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_B_SHIFT                        0  </span><span class="cm">/* EQ4_B3_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_B_WIDTH                       16  </span><span class="cm">/* EQ4_B3_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3677 (0xE5D) - EQ4_12</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B3_C_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_C_SHIFT                        0  </span><span class="cm">/* EQ4_B3_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_C_WIDTH                       16  </span><span class="cm">/* EQ4_B3_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3678 (0xE5E) - EQ4_13</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B3_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ4_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_PG_SHIFT                       0  </span><span class="cm">/* EQ4_B3_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B3_PG_WIDTH                      16  </span><span class="cm">/* EQ4_B3_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3679 (0xE5F) - EQ4_14</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B4_A_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_A_SHIFT                        0  </span><span class="cm">/* EQ4_B4_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_A_WIDTH                       16  </span><span class="cm">/* EQ4_B4_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3680 (0xE60) - EQ4_15</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B4_B_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_B_SHIFT                        0  </span><span class="cm">/* EQ4_B4_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_B_WIDTH                       16  </span><span class="cm">/* EQ4_B4_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3681 (0xE61) - EQ4_16</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B4_C_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_C_SHIFT                        0  </span><span class="cm">/* EQ4_B4_C - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_C_WIDTH                       16  </span><span class="cm">/* EQ4_B4_C - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3682 (0xE62) - EQ4_17</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B4_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ4_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_PG_SHIFT                       0  </span><span class="cm">/* EQ4_B4_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B4_PG_WIDTH                      16  </span><span class="cm">/* EQ4_B4_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3683 (0xE63) - EQ4_18</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B5_A_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_A_SHIFT                        0  </span><span class="cm">/* EQ4_B5_A - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_A_WIDTH                       16  </span><span class="cm">/* EQ4_B5_A - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3684 (0xE64) - EQ4_19</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B5_B_MASK                    0xFFFF  </span><span class="cm">/* EQ4_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_B_SHIFT                        0  </span><span class="cm">/* EQ4_B5_B - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_B_WIDTH                       16  </span><span class="cm">/* EQ4_B5_B - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3685 (0xE65) - EQ4_20</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_EQ4_B5_PG_MASK                   0xFFFF  </span><span class="cm">/* EQ4_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_PG_SHIFT                       0  </span><span class="cm">/* EQ4_B5_PG - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_EQ4_B5_PG_WIDTH                      16  </span><span class="cm">/* EQ4_B5_PG - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3712 (0xE80) - DRC1 ctrl1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DRC_SIG_DET_RMS_MASK             0xF800  </span><span class="cm">/* DRC_SIG_DET_RMS - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_RMS_SHIFT                11  </span><span class="cm">/* DRC_SIG_DET_RMS - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_RMS_WIDTH                 5  </span><span class="cm">/* DRC_SIG_DET_RMS - [15:11] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_PK_MASK              0x0600  </span><span class="cm">/* DRC_SIG_DET_PK - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_PK_SHIFT                  9  </span><span class="cm">/* DRC_SIG_DET_PK - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_PK_WIDTH                  2  </span><span class="cm">/* DRC_SIG_DET_PK - [10:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_ENA                       0x0100  </span><span class="cm">/* DRC_NG_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_ENA_MASK                  0x0100  </span><span class="cm">/* DRC_NG_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_ENA_SHIFT                      8  </span><span class="cm">/* DRC_NG_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_ENA_WIDTH                      1  </span><span class="cm">/* DRC_NG_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_MODE                 0x0080  </span><span class="cm">/* DRC_SIG_DET_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_MODE_MASK            0x0080  </span><span class="cm">/* DRC_SIG_DET_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_MODE_SHIFT                7  </span><span class="cm">/* DRC_SIG_DET_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_MODE_WIDTH                1  </span><span class="cm">/* DRC_SIG_DET_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET                      0x0040  </span><span class="cm">/* DRC_SIG_DET */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_MASK                 0x0040  </span><span class="cm">/* DRC_SIG_DET */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_SHIFT                     6  </span><span class="cm">/* DRC_SIG_DET */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_SIG_DET_WIDTH                     1  </span><span class="cm">/* DRC_SIG_DET */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_OP_ENA                 0x0020  </span><span class="cm">/* DRC_KNEE2_OP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_OP_ENA_MASK            0x0020  </span><span class="cm">/* DRC_KNEE2_OP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_OP_ENA_SHIFT                5  </span><span class="cm">/* DRC_KNEE2_OP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_OP_ENA_WIDTH                1  </span><span class="cm">/* DRC_KNEE2_OP_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR                           0x0010  </span><span class="cm">/* DRC_QR */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_MASK                      0x0010  </span><span class="cm">/* DRC_QR */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_SHIFT                          4  </span><span class="cm">/* DRC_QR */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_WIDTH                          1  </span><span class="cm">/* DRC_QR */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_ANTICLIP                     0x0008  </span><span class="cm">/* DRC_ANTICLIP */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_ANTICLIP_MASK                0x0008  </span><span class="cm">/* DRC_ANTICLIP */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_ANTICLIP_SHIFT                    3  </span><span class="cm">/* DRC_ANTICLIP */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_ANTICLIP_WIDTH                    1  </span><span class="cm">/* DRC_ANTICLIP */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRCL_ENA                         0x0002  </span><span class="cm">/* DRCL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRCL_ENA_MASK                    0x0002  </span><span class="cm">/* DRCL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRCL_ENA_SHIFT                        1  </span><span class="cm">/* DRCL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRCL_ENA_WIDTH                        1  </span><span class="cm">/* DRCL_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRCR_ENA                         0x0001  </span><span class="cm">/* DRCR_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRCR_ENA_MASK                    0x0001  </span><span class="cm">/* DRCR_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRCR_ENA_SHIFT                        0  </span><span class="cm">/* DRCR_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRCR_ENA_WIDTH                        1  </span><span class="cm">/* DRCR_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3713 (0xE81) - DRC1 ctrl2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DRC_ATK_MASK                     0x1E00  </span><span class="cm">/* DRC_ATK - [12:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_ATK_SHIFT                         9  </span><span class="cm">/* DRC_ATK - [12:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_ATK_WIDTH                         4  </span><span class="cm">/* DRC_ATK - [12:9] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_DCY_MASK                     0x01E0  </span><span class="cm">/* DRC_DCY - [8:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_DCY_SHIFT                         5  </span><span class="cm">/* DRC_DCY - [8:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_DCY_WIDTH                         4  </span><span class="cm">/* DRC_DCY - [8:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_MINGAIN_MASK                 0x001C  </span><span class="cm">/* DRC_MINGAIN - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_MINGAIN_SHIFT                     2  </span><span class="cm">/* DRC_MINGAIN - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_MINGAIN_WIDTH                     3  </span><span class="cm">/* DRC_MINGAIN - [4:2] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_MAXGAIN_MASK                 0x0003  </span><span class="cm">/* DRC_MAXGAIN - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_MAXGAIN_SHIFT                     0  </span><span class="cm">/* DRC_MAXGAIN - [1:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_MAXGAIN_WIDTH                     2  </span><span class="cm">/* DRC_MAXGAIN - [1:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3714 (0xE82) - DRC1 ctrl3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DRC_NG_MINGAIN_MASK              0xF000  </span><span class="cm">/* DRC_NG_MINGAIN - [15:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_MINGAIN_SHIFT                 12  </span><span class="cm">/* DRC_NG_MINGAIN - [15:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_MINGAIN_WIDTH                  4  </span><span class="cm">/* DRC_NG_MINGAIN - [15:12] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_EXP_MASK                  0x0C00  </span><span class="cm">/* DRC_NG_EXP - [11:10] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_EXP_SHIFT                     10  </span><span class="cm">/* DRC_NG_EXP - [11:10] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_NG_EXP_WIDTH                      2  </span><span class="cm">/* DRC_NG_EXP - [11:10] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_THR_MASK                  0x0300  </span><span class="cm">/* DRC_QR_THR - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_THR_SHIFT                      8  </span><span class="cm">/* DRC_QR_THR - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_THR_WIDTH                      2  </span><span class="cm">/* DRC_QR_THR - [9:8] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_DCY_MASK                  0x00C0  </span><span class="cm">/* DRC_QR_DCY - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_DCY_SHIFT                      6  </span><span class="cm">/* DRC_QR_DCY - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_QR_DCY_WIDTH                      2  </span><span class="cm">/* DRC_QR_DCY - [7:6] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_HI_COMP_MASK                 0x0038  </span><span class="cm">/* DRC_HI_COMP - [5:3] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_HI_COMP_SHIFT                     3  </span><span class="cm">/* DRC_HI_COMP - [5:3] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_HI_COMP_WIDTH                     3  </span><span class="cm">/* DRC_HI_COMP - [5:3] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_LO_COMP_MASK                 0x0007  </span><span class="cm">/* DRC_LO_COMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_LO_COMP_SHIFT                     0  </span><span class="cm">/* DRC_LO_COMP - [2:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_LO_COMP_WIDTH                     3  </span><span class="cm">/* DRC_LO_COMP - [2:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3715 (0xE83) - DRC1 ctrl4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DRC_KNEE_IP_MASK                 0x07E0  </span><span class="cm">/* DRC_KNEE_IP - [10:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE_IP_SHIFT                     5  </span><span class="cm">/* DRC_KNEE_IP - [10:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE_IP_WIDTH                     6  </span><span class="cm">/* DRC_KNEE_IP - [10:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE_OP_MASK                 0x001F  </span><span class="cm">/* DRC_KNEE_OP - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE_OP_SHIFT                     0  </span><span class="cm">/* DRC_KNEE_OP - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE_OP_WIDTH                     5  </span><span class="cm">/* DRC_KNEE_OP - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3716 (0xE84) - DRC1 ctrl5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DRC_KNEE2_IP_MASK                0x03E0  </span><span class="cm">/* DRC_KNEE2_IP - [9:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_IP_SHIFT                    5  </span><span class="cm">/* DRC_KNEE2_IP - [9:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_IP_WIDTH                    5  </span><span class="cm">/* DRC_KNEE2_IP - [9:5] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_OP_MASK                0x001F  </span><span class="cm">/* DRC_KNEE2_OP - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_OP_SHIFT                    0  </span><span class="cm">/* DRC_KNEE2_OP - [4:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DRC_KNEE2_OP_WIDTH                    5  </span><span class="cm">/* DRC_KNEE2_OP - [4:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3776 (0xEC0) - HPLPF1_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LHPF1_MODE                       0x0002  </span><span class="cm">/* LHPF1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_MODE_MASK                  0x0002  </span><span class="cm">/* LHPF1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_MODE_SHIFT                      1  </span><span class="cm">/* LHPF1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_MODE_WIDTH                      1  </span><span class="cm">/* LHPF1_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_ENA                        0x0001  </span><span class="cm">/* LHPF1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_ENA_MASK                   0x0001  </span><span class="cm">/* LHPF1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_ENA_SHIFT                       0  </span><span class="cm">/* LHPF1_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_ENA_WIDTH                       1  </span><span class="cm">/* LHPF1_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3777 (0xEC1) - HPLPF1_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LHPF1_COEFF_MASK                 0xFFFF  </span><span class="cm">/* LHPF1_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_COEFF_SHIFT                     0  </span><span class="cm">/* LHPF1_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF1_COEFF_WIDTH                    16  </span><span class="cm">/* LHPF1_COEFF - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3780 (0xEC4) - HPLPF2_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LHPF2_MODE                       0x0002  </span><span class="cm">/* LHPF2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_MODE_MASK                  0x0002  </span><span class="cm">/* LHPF2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_MODE_SHIFT                      1  </span><span class="cm">/* LHPF2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_MODE_WIDTH                      1  </span><span class="cm">/* LHPF2_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_ENA                        0x0001  </span><span class="cm">/* LHPF2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_ENA_MASK                   0x0001  </span><span class="cm">/* LHPF2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_ENA_SHIFT                       0  </span><span class="cm">/* LHPF2_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_ENA_WIDTH                       1  </span><span class="cm">/* LHPF2_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3781 (0xEC5) - HPLPF2_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LHPF2_COEFF_MASK                 0xFFFF  </span><span class="cm">/* LHPF2_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_COEFF_SHIFT                     0  </span><span class="cm">/* LHPF2_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF2_COEFF_WIDTH                    16  </span><span class="cm">/* LHPF2_COEFF - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3784 (0xEC8) - HPLPF3_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LHPF3_MODE                       0x0002  </span><span class="cm">/* LHPF3_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_MODE_MASK                  0x0002  </span><span class="cm">/* LHPF3_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_MODE_SHIFT                      1  </span><span class="cm">/* LHPF3_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_MODE_WIDTH                      1  </span><span class="cm">/* LHPF3_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_ENA                        0x0001  </span><span class="cm">/* LHPF3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_ENA_MASK                   0x0001  </span><span class="cm">/* LHPF3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_ENA_SHIFT                       0  </span><span class="cm">/* LHPF3_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_ENA_WIDTH                       1  </span><span class="cm">/* LHPF3_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3785 (0xEC9) - HPLPF3_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LHPF3_COEFF_MASK                 0xFFFF  </span><span class="cm">/* LHPF3_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_COEFF_SHIFT                     0  </span><span class="cm">/* LHPF3_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF3_COEFF_WIDTH                    16  </span><span class="cm">/* LHPF3_COEFF - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3788 (0xECC) - HPLPF4_1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LHPF4_MODE                       0x0002  </span><span class="cm">/* LHPF4_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_MODE_MASK                  0x0002  </span><span class="cm">/* LHPF4_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_MODE_SHIFT                      1  </span><span class="cm">/* LHPF4_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_MODE_WIDTH                      1  </span><span class="cm">/* LHPF4_MODE */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_ENA                        0x0001  </span><span class="cm">/* LHPF4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_ENA_MASK                   0x0001  </span><span class="cm">/* LHPF4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_ENA_SHIFT                       0  </span><span class="cm">/* LHPF4_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_ENA_WIDTH                       1  </span><span class="cm">/* LHPF4_ENA */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3789 (0xECD) - HPLPF4_2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_LHPF4_COEFF_MASK                 0xFFFF  </span><span class="cm">/* LHPF4_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_COEFF_SHIFT                     0  </span><span class="cm">/* LHPF4_COEFF - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_LHPF4_COEFF_WIDTH                    16  </span><span class="cm">/* LHPF4_COEFF - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R4132 (0x1024) - DSP2 Control 30</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_RATE_MASK                   0xC000  </span><span class="cm">/* DSP2_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_RATE_SHIFT                      14  </span><span class="cm">/* DSP2_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_RATE_WIDTH                       2  </span><span class="cm">/* DSP2_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DBG_CLK_ENA                 0x0008  </span><span class="cm">/* DSP2_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DBG_CLK_ENA_MASK            0x0008  </span><span class="cm">/* DSP2_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DBG_CLK_ENA_SHIFT                3  </span><span class="cm">/* DSP2_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DBG_CLK_ENA_WIDTH                1  </span><span class="cm">/* DSP2_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_SYS_ENA                     0x0004  </span><span class="cm">/* DSP2_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_SYS_ENA_MASK                0x0004  </span><span class="cm">/* DSP2_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_SYS_ENA_SHIFT                    2  </span><span class="cm">/* DSP2_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_SYS_ENA_WIDTH                    1  </span><span class="cm">/* DSP2_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_CORE_ENA                    0x0002  </span><span class="cm">/* DSP2_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_CORE_ENA_MASK               0x0002  </span><span class="cm">/* DSP2_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_CORE_ENA_SHIFT                   1  </span><span class="cm">/* DSP2_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_CORE_ENA_WIDTH                   1  </span><span class="cm">/* DSP2_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_START                       0x0001  </span><span class="cm">/* DSP2_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_START_MASK                  0x0001  </span><span class="cm">/* DSP2_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_START_SHIFT                      0  </span><span class="cm">/* DSP2_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_START_WIDTH                      1  </span><span class="cm">/* DSP2_START */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R3876 (0xF24) - DSP1 Control 30</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_RATE_MASK                   0xC000  </span><span class="cm">/* DSP1_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_RATE_SHIFT                      14  </span><span class="cm">/* DSP1_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_RATE_WIDTH                       2  </span><span class="cm">/* DSP1_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DBG_CLK_ENA                 0x0008  </span><span class="cm">/* DSP1_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DBG_CLK_ENA_MASK            0x0008  </span><span class="cm">/* DSP1_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DBG_CLK_ENA_SHIFT                3  </span><span class="cm">/* DSP1_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DBG_CLK_ENA_WIDTH                1  </span><span class="cm">/* DSP1_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_SYS_ENA                     0x0004  </span><span class="cm">/* DSP1_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_SYS_ENA_MASK                0x0004  </span><span class="cm">/* DSP1_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_SYS_ENA_SHIFT                    2  </span><span class="cm">/* DSP1_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_SYS_ENA_WIDTH                    1  </span><span class="cm">/* DSP1_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_CORE_ENA                    0x0002  </span><span class="cm">/* DSP1_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_CORE_ENA_MASK               0x0002  </span><span class="cm">/* DSP1_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_CORE_ENA_SHIFT                   1  </span><span class="cm">/* DSP1_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_CORE_ENA_WIDTH                   1  </span><span class="cm">/* DSP1_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_START                       0x0001  </span><span class="cm">/* DSP1_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_START_MASK                  0x0001  </span><span class="cm">/* DSP1_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_START_SHIFT                      0  </span><span class="cm">/* DSP1_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_START_WIDTH                      1  </span><span class="cm">/* DSP1_START */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R4388 (0x1124) - DSP3 Control 30</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_RATE_MASK                   0xC000  </span><span class="cm">/* DSP3_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_RATE_SHIFT                      14  </span><span class="cm">/* DSP3_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_RATE_WIDTH                       2  </span><span class="cm">/* DSP3_RATE - [15:14] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DBG_CLK_ENA                 0x0008  </span><span class="cm">/* DSP3_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DBG_CLK_ENA_MASK            0x0008  </span><span class="cm">/* DSP3_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DBG_CLK_ENA_SHIFT                3  </span><span class="cm">/* DSP3_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DBG_CLK_ENA_WIDTH                1  </span><span class="cm">/* DSP3_DBG_CLK_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_SYS_ENA                     0x0004  </span><span class="cm">/* DSP3_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_SYS_ENA_MASK                0x0004  </span><span class="cm">/* DSP3_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_SYS_ENA_SHIFT                    2  </span><span class="cm">/* DSP3_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_SYS_ENA_WIDTH                    1  </span><span class="cm">/* DSP3_SYS_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_CORE_ENA                    0x0002  </span><span class="cm">/* DSP3_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_CORE_ENA_MASK               0x0002  </span><span class="cm">/* DSP3_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_CORE_ENA_SHIFT                   1  </span><span class="cm">/* DSP3_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_CORE_ENA_WIDTH                   1  </span><span class="cm">/* DSP3_CORE_ENA */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_START                       0x0001  </span><span class="cm">/* DSP3_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_START_MASK                  0x0001  </span><span class="cm">/* DSP3_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_START_SHIFT                      0  </span><span class="cm">/* DSP3_START */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_START_WIDTH                      1  </span><span class="cm">/* DSP3_START */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16384 (0x4000) - DSP1 DM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_DM_START_1_MASK             0x00FF  </span><span class="cm">/* DSP1_DM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_START_1_SHIFT                 0  </span><span class="cm">/* DSP1_DM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_START_1_WIDTH                 8  </span><span class="cm">/* DSP1_DM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16385 (0x4001) - DSP1 DM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_DM_START_MASK               0xFFFF  </span><span class="cm">/* DSP1_DM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_START_SHIFT                   0  </span><span class="cm">/* DSP1_DM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_START_WIDTH                  16  </span><span class="cm">/* DSP1_DM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16386 (0x4002) - DSP1 DM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_DM_1_1_MASK                 0x00FF  </span><span class="cm">/* DSP1_DM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_1_1_SHIFT                     0  </span><span class="cm">/* DSP1_DM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_1_1_WIDTH                     8  </span><span class="cm">/* DSP1_DM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16387 (0x4003) - DSP1 DM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_DM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP1_DM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_1_SHIFT                       0  </span><span class="cm">/* DSP1_DM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_1_WIDTH                      16  </span><span class="cm">/* DSP1_DM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16892 (0x41FC) - DSP1 DM 508</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_DM_254_1_MASK               0x00FF  </span><span class="cm">/* DSP1_DM_254 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_254_1_SHIFT                   0  </span><span class="cm">/* DSP1_DM_254 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_254_1_WIDTH                   8  </span><span class="cm">/* DSP1_DM_254 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16893 (0x41FD) - DSP1 DM 509</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_DM_254_MASK                 0xFFFF  </span><span class="cm">/* DSP1_DM_254 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_254_SHIFT                     0  </span><span class="cm">/* DSP1_DM_254 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_254_WIDTH                    16  </span><span class="cm">/* DSP1_DM_254 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16894 (0x41FE) - DSP1 DM 510</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_DM_END_1_MASK               0x00FF  </span><span class="cm">/* DSP1_DM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_END_1_SHIFT                   0  </span><span class="cm">/* DSP1_DM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_END_1_WIDTH                   8  </span><span class="cm">/* DSP1_DM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R16895 (0x41FF) - DSP1 DM 511</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_DM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP1_DM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_END_SHIFT                     0  </span><span class="cm">/* DSP1_DM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_DM_END_WIDTH                    16  </span><span class="cm">/* DSP1_DM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R18432 (0x4800) - DSP1 PM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_START_2_MASK             0x00FF  </span><span class="cm">/* DSP1_PM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_START_2_SHIFT                 0  </span><span class="cm">/* DSP1_PM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_START_2_WIDTH                 8  </span><span class="cm">/* DSP1_PM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R18433 (0x4801) - DSP1 PM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_START_1_MASK             0xFFFF  </span><span class="cm">/* DSP1_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_START_1_SHIFT                 0  </span><span class="cm">/* DSP1_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_START_1_WIDTH                16  </span><span class="cm">/* DSP1_PM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R18434 (0x4802) - DSP1 PM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_START_MASK               0xFFFF  </span><span class="cm">/* DSP1_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_START_SHIFT                   0  </span><span class="cm">/* DSP1_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_START_WIDTH                  16  </span><span class="cm">/* DSP1_PM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R18435 (0x4803) - DSP1 PM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_1_2_MASK                 0x00FF  </span><span class="cm">/* DSP1_PM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_1_2_SHIFT                     0  </span><span class="cm">/* DSP1_PM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_1_2_WIDTH                     8  </span><span class="cm">/* DSP1_PM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R18436 (0x4804) - DSP1 PM 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_1_1_MASK                 0xFFFF  </span><span class="cm">/* DSP1_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_1_1_SHIFT                     0  </span><span class="cm">/* DSP1_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_1_1_WIDTH                    16  </span><span class="cm">/* DSP1_PM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R18437 (0x4805) - DSP1 PM 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP1_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_1_SHIFT                       0  </span><span class="cm">/* DSP1_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_1_WIDTH                      16  </span><span class="cm">/* DSP1_PM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R19962 (0x4DFA) - DSP1 PM 1530</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_510_2_MASK               0x00FF  </span><span class="cm">/* DSP1_PM_510 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_510_2_SHIFT                   0  </span><span class="cm">/* DSP1_PM_510 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_510_2_WIDTH                   8  </span><span class="cm">/* DSP1_PM_510 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R19963 (0x4DFB) - DSP1 PM 1531</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_510_1_MASK               0xFFFF  </span><span class="cm">/* DSP1_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_510_1_SHIFT                   0  </span><span class="cm">/* DSP1_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_510_1_WIDTH                  16  </span><span class="cm">/* DSP1_PM_510 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R19964 (0x4DFC) - DSP1 PM 1532</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_510_MASK                 0xFFFF  </span><span class="cm">/* DSP1_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_510_SHIFT                     0  </span><span class="cm">/* DSP1_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_510_WIDTH                    16  </span><span class="cm">/* DSP1_PM_510 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R19965 (0x4DFD) - DSP1 PM 1533</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_END_2_MASK               0x00FF  </span><span class="cm">/* DSP1_PM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_END_2_SHIFT                   0  </span><span class="cm">/* DSP1_PM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_END_2_WIDTH                   8  </span><span class="cm">/* DSP1_PM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R19966 (0x4DFE) - DSP1 PM 1534</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_END_1_MASK               0xFFFF  </span><span class="cm">/* DSP1_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_END_1_SHIFT                   0  </span><span class="cm">/* DSP1_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_END_1_WIDTH                  16  </span><span class="cm">/* DSP1_PM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R19967 (0x4DFF) - DSP1 PM 1535</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_PM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP1_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_END_SHIFT                     0  </span><span class="cm">/* DSP1_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_PM_END_WIDTH                    16  </span><span class="cm">/* DSP1_PM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R20480 (0x5000) - DSP1 ZM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_ZM_START_1_MASK             0x00FF  </span><span class="cm">/* DSP1_ZM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_START_1_SHIFT                 0  </span><span class="cm">/* DSP1_ZM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_START_1_WIDTH                 8  </span><span class="cm">/* DSP1_ZM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R20481 (0x5001) - DSP1 ZM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_ZM_START_MASK               0xFFFF  </span><span class="cm">/* DSP1_ZM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_START_SHIFT                   0  </span><span class="cm">/* DSP1_ZM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_START_WIDTH                  16  </span><span class="cm">/* DSP1_ZM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R20482 (0x5002) - DSP1 ZM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_ZM_1_1_MASK                 0x00FF  </span><span class="cm">/* DSP1_ZM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_1_1_SHIFT                     0  </span><span class="cm">/* DSP1_ZM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_1_1_WIDTH                     8  </span><span class="cm">/* DSP1_ZM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R20483 (0x5003) - DSP1 ZM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_ZM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP1_ZM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_1_SHIFT                       0  </span><span class="cm">/* DSP1_ZM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_1_WIDTH                      16  </span><span class="cm">/* DSP1_ZM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R22524 (0x57FC) - DSP1 ZM 2044</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_ZM_1022_1_MASK              0x00FF  </span><span class="cm">/* DSP1_ZM_1022 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_1022_1_SHIFT                  0  </span><span class="cm">/* DSP1_ZM_1022 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_1022_1_WIDTH                  8  </span><span class="cm">/* DSP1_ZM_1022 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R22525 (0x57FD) - DSP1 ZM 2045</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_ZM_1022_MASK                0xFFFF  </span><span class="cm">/* DSP1_ZM_1022 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_1022_SHIFT                    0  </span><span class="cm">/* DSP1_ZM_1022 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_1022_WIDTH                   16  </span><span class="cm">/* DSP1_ZM_1022 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R22526 (0x57FE) - DSP1 ZM 2046</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_ZM_END_1_MASK               0x00FF  </span><span class="cm">/* DSP1_ZM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_END_1_SHIFT                   0  </span><span class="cm">/* DSP1_ZM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_END_1_WIDTH                   8  </span><span class="cm">/* DSP1_ZM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R22527 (0x57FF) - DSP1 ZM 2047</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP1_ZM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP1_ZM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_END_SHIFT                     0  </span><span class="cm">/* DSP1_ZM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP1_ZM_END_WIDTH                    16  </span><span class="cm">/* DSP1_ZM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R24576 (0x6000) - DSP2 DM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_DM_START_1_MASK             0x00FF  </span><span class="cm">/* DSP2_DM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_START_1_SHIFT                 0  </span><span class="cm">/* DSP2_DM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_START_1_WIDTH                 8  </span><span class="cm">/* DSP2_DM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R24577 (0x6001) - DSP2 DM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_DM_START_MASK               0xFFFF  </span><span class="cm">/* DSP2_DM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_START_SHIFT                   0  </span><span class="cm">/* DSP2_DM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_START_WIDTH                  16  </span><span class="cm">/* DSP2_DM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R24578 (0x6002) - DSP2 DM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_DM_1_1_MASK                 0x00FF  </span><span class="cm">/* DSP2_DM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_1_1_SHIFT                     0  </span><span class="cm">/* DSP2_DM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_1_1_WIDTH                     8  </span><span class="cm">/* DSP2_DM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R24579 (0x6003) - DSP2 DM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_DM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP2_DM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_1_SHIFT                       0  </span><span class="cm">/* DSP2_DM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_1_WIDTH                      16  </span><span class="cm">/* DSP2_DM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R25084 (0x61FC) - DSP2 DM 508</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_DM_254_1_MASK               0x00FF  </span><span class="cm">/* DSP2_DM_254 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_254_1_SHIFT                   0  </span><span class="cm">/* DSP2_DM_254 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_254_1_WIDTH                   8  </span><span class="cm">/* DSP2_DM_254 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R25085 (0x61FD) - DSP2 DM 509</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_DM_254_MASK                 0xFFFF  </span><span class="cm">/* DSP2_DM_254 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_254_SHIFT                     0  </span><span class="cm">/* DSP2_DM_254 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_254_WIDTH                    16  </span><span class="cm">/* DSP2_DM_254 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R25086 (0x61FE) - DSP2 DM 510</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_DM_END_1_MASK               0x00FF  </span><span class="cm">/* DSP2_DM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_END_1_SHIFT                   0  </span><span class="cm">/* DSP2_DM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_END_1_WIDTH                   8  </span><span class="cm">/* DSP2_DM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R25087 (0x61FF) - DSP2 DM 511</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_DM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP2_DM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_END_SHIFT                     0  </span><span class="cm">/* DSP2_DM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_DM_END_WIDTH                    16  </span><span class="cm">/* DSP2_DM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R26624 (0x6800) - DSP2 PM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_START_2_MASK             0x00FF  </span><span class="cm">/* DSP2_PM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_START_2_SHIFT                 0  </span><span class="cm">/* DSP2_PM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_START_2_WIDTH                 8  </span><span class="cm">/* DSP2_PM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R26625 (0x6801) - DSP2 PM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_START_1_MASK             0xFFFF  </span><span class="cm">/* DSP2_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_START_1_SHIFT                 0  </span><span class="cm">/* DSP2_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_START_1_WIDTH                16  </span><span class="cm">/* DSP2_PM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R26626 (0x6802) - DSP2 PM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_START_MASK               0xFFFF  </span><span class="cm">/* DSP2_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_START_SHIFT                   0  </span><span class="cm">/* DSP2_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_START_WIDTH                  16  </span><span class="cm">/* DSP2_PM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R26627 (0x6803) - DSP2 PM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_1_2_MASK                 0x00FF  </span><span class="cm">/* DSP2_PM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_1_2_SHIFT                     0  </span><span class="cm">/* DSP2_PM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_1_2_WIDTH                     8  </span><span class="cm">/* DSP2_PM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R26628 (0x6804) - DSP2 PM 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_1_1_MASK                 0xFFFF  </span><span class="cm">/* DSP2_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_1_1_SHIFT                     0  </span><span class="cm">/* DSP2_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_1_1_WIDTH                    16  </span><span class="cm">/* DSP2_PM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R26629 (0x6805) - DSP2 PM 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP2_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_1_SHIFT                       0  </span><span class="cm">/* DSP2_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_1_WIDTH                      16  </span><span class="cm">/* DSP2_PM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28154 (0x6DFA) - DSP2 PM 1530</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_510_2_MASK               0x00FF  </span><span class="cm">/* DSP2_PM_510 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_510_2_SHIFT                   0  </span><span class="cm">/* DSP2_PM_510 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_510_2_WIDTH                   8  </span><span class="cm">/* DSP2_PM_510 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28155 (0x6DFB) - DSP2 PM 1531</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_510_1_MASK               0xFFFF  </span><span class="cm">/* DSP2_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_510_1_SHIFT                   0  </span><span class="cm">/* DSP2_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_510_1_WIDTH                  16  </span><span class="cm">/* DSP2_PM_510 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28156 (0x6DFC) - DSP2 PM 1532</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_510_MASK                 0xFFFF  </span><span class="cm">/* DSP2_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_510_SHIFT                     0  </span><span class="cm">/* DSP2_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_510_WIDTH                    16  </span><span class="cm">/* DSP2_PM_510 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28157 (0x6DFD) - DSP2 PM 1533</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_END_2_MASK               0x00FF  </span><span class="cm">/* DSP2_PM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_END_2_SHIFT                   0  </span><span class="cm">/* DSP2_PM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_END_2_WIDTH                   8  </span><span class="cm">/* DSP2_PM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28158 (0x6DFE) - DSP2 PM 1534</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_END_1_MASK               0xFFFF  </span><span class="cm">/* DSP2_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_END_1_SHIFT                   0  </span><span class="cm">/* DSP2_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_END_1_WIDTH                  16  </span><span class="cm">/* DSP2_PM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28159 (0x6DFF) - DSP2 PM 1535</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_PM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP2_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_END_SHIFT                     0  </span><span class="cm">/* DSP2_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_PM_END_WIDTH                    16  </span><span class="cm">/* DSP2_PM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28672 (0x7000) - DSP2 ZM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_ZM_START_1_MASK             0x00FF  </span><span class="cm">/* DSP2_ZM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_START_1_SHIFT                 0  </span><span class="cm">/* DSP2_ZM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_START_1_WIDTH                 8  </span><span class="cm">/* DSP2_ZM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28673 (0x7001) - DSP2 ZM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_ZM_START_MASK               0xFFFF  </span><span class="cm">/* DSP2_ZM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_START_SHIFT                   0  </span><span class="cm">/* DSP2_ZM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_START_WIDTH                  16  </span><span class="cm">/* DSP2_ZM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28674 (0x7002) - DSP2 ZM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_ZM_1_1_MASK                 0x00FF  </span><span class="cm">/* DSP2_ZM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_1_1_SHIFT                     0  </span><span class="cm">/* DSP2_ZM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_1_1_WIDTH                     8  </span><span class="cm">/* DSP2_ZM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R28675 (0x7003) - DSP2 ZM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_ZM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP2_ZM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_1_SHIFT                       0  </span><span class="cm">/* DSP2_ZM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_1_WIDTH                      16  </span><span class="cm">/* DSP2_ZM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R30716 (0x77FC) - DSP2 ZM 2044</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_ZM_1022_1_MASK              0x00FF  </span><span class="cm">/* DSP2_ZM_1022 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_1022_1_SHIFT                  0  </span><span class="cm">/* DSP2_ZM_1022 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_1022_1_WIDTH                  8  </span><span class="cm">/* DSP2_ZM_1022 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R30717 (0x77FD) - DSP2 ZM 2045</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_ZM_1022_MASK                0xFFFF  </span><span class="cm">/* DSP2_ZM_1022 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_1022_SHIFT                    0  </span><span class="cm">/* DSP2_ZM_1022 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_1022_WIDTH                   16  </span><span class="cm">/* DSP2_ZM_1022 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R30718 (0x77FE) - DSP2 ZM 2046</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_ZM_END_1_MASK               0x00FF  </span><span class="cm">/* DSP2_ZM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_END_1_SHIFT                   0  </span><span class="cm">/* DSP2_ZM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_END_1_WIDTH                   8  </span><span class="cm">/* DSP2_ZM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R30719 (0x77FF) - DSP2 ZM 2047</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP2_ZM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP2_ZM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_END_SHIFT                     0  </span><span class="cm">/* DSP2_ZM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP2_ZM_END_WIDTH                    16  </span><span class="cm">/* DSP2_ZM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R32768 (0x8000) - DSP3 DM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_DM_START_1_MASK             0x00FF  </span><span class="cm">/* DSP3_DM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_START_1_SHIFT                 0  </span><span class="cm">/* DSP3_DM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_START_1_WIDTH                 8  </span><span class="cm">/* DSP3_DM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R32769 (0x8001) - DSP3 DM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_DM_START_MASK               0xFFFF  </span><span class="cm">/* DSP3_DM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_START_SHIFT                   0  </span><span class="cm">/* DSP3_DM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_START_WIDTH                  16  </span><span class="cm">/* DSP3_DM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R32770 (0x8002) - DSP3 DM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_DM_1_1_MASK                 0x00FF  </span><span class="cm">/* DSP3_DM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_1_1_SHIFT                     0  </span><span class="cm">/* DSP3_DM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_1_1_WIDTH                     8  </span><span class="cm">/* DSP3_DM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R32771 (0x8003) - DSP3 DM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_DM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP3_DM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_1_SHIFT                       0  </span><span class="cm">/* DSP3_DM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_1_WIDTH                      16  </span><span class="cm">/* DSP3_DM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R33276 (0x81FC) - DSP3 DM 508</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_DM_254_1_MASK               0x00FF  </span><span class="cm">/* DSP3_DM_254 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_254_1_SHIFT                   0  </span><span class="cm">/* DSP3_DM_254 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_254_1_WIDTH                   8  </span><span class="cm">/* DSP3_DM_254 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R33277 (0x81FD) - DSP3 DM 509</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_DM_254_MASK                 0xFFFF  </span><span class="cm">/* DSP3_DM_254 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_254_SHIFT                     0  </span><span class="cm">/* DSP3_DM_254 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_254_WIDTH                    16  </span><span class="cm">/* DSP3_DM_254 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R33278 (0x81FE) - DSP3 DM 510</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_DM_END_1_MASK               0x00FF  </span><span class="cm">/* DSP3_DM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_END_1_SHIFT                   0  </span><span class="cm">/* DSP3_DM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_END_1_WIDTH                   8  </span><span class="cm">/* DSP3_DM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R33279 (0x81FF) - DSP3 DM 511</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_DM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP3_DM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_END_SHIFT                     0  </span><span class="cm">/* DSP3_DM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_DM_END_WIDTH                    16  </span><span class="cm">/* DSP3_DM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R34816 (0x8800) - DSP3 PM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_START_2_MASK             0x00FF  </span><span class="cm">/* DSP3_PM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_START_2_SHIFT                 0  </span><span class="cm">/* DSP3_PM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_START_2_WIDTH                 8  </span><span class="cm">/* DSP3_PM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R34817 (0x8801) - DSP3 PM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_START_1_MASK             0xFFFF  </span><span class="cm">/* DSP3_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_START_1_SHIFT                 0  </span><span class="cm">/* DSP3_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_START_1_WIDTH                16  </span><span class="cm">/* DSP3_PM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R34818 (0x8802) - DSP3 PM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_START_MASK               0xFFFF  </span><span class="cm">/* DSP3_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_START_SHIFT                   0  </span><span class="cm">/* DSP3_PM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_START_WIDTH                  16  </span><span class="cm">/* DSP3_PM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R34819 (0x8803) - DSP3 PM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_1_2_MASK                 0x00FF  </span><span class="cm">/* DSP3_PM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_1_2_SHIFT                     0  </span><span class="cm">/* DSP3_PM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_1_2_WIDTH                     8  </span><span class="cm">/* DSP3_PM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R34820 (0x8804) - DSP3 PM 4</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_1_1_MASK                 0xFFFF  </span><span class="cm">/* DSP3_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_1_1_SHIFT                     0  </span><span class="cm">/* DSP3_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_1_1_WIDTH                    16  </span><span class="cm">/* DSP3_PM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R34821 (0x8805) - DSP3 PM 5</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP3_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_1_SHIFT                       0  </span><span class="cm">/* DSP3_PM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_1_WIDTH                      16  </span><span class="cm">/* DSP3_PM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36346 (0x8DFA) - DSP3 PM 1530</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_510_2_MASK               0x00FF  </span><span class="cm">/* DSP3_PM_510 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_510_2_SHIFT                   0  </span><span class="cm">/* DSP3_PM_510 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_510_2_WIDTH                   8  </span><span class="cm">/* DSP3_PM_510 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36347 (0x8DFB) - DSP3 PM 1531</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_510_1_MASK               0xFFFF  </span><span class="cm">/* DSP3_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_510_1_SHIFT                   0  </span><span class="cm">/* DSP3_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_510_1_WIDTH                  16  </span><span class="cm">/* DSP3_PM_510 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36348 (0x8DFC) - DSP3 PM 1532</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_510_MASK                 0xFFFF  </span><span class="cm">/* DSP3_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_510_SHIFT                     0  </span><span class="cm">/* DSP3_PM_510 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_510_WIDTH                    16  </span><span class="cm">/* DSP3_PM_510 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36349 (0x8DFD) - DSP3 PM 1533</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_END_2_MASK               0x00FF  </span><span class="cm">/* DSP3_PM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_END_2_SHIFT                   0  </span><span class="cm">/* DSP3_PM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_END_2_WIDTH                   8  </span><span class="cm">/* DSP3_PM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36350 (0x8DFE) - DSP3 PM 1534</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_END_1_MASK               0xFFFF  </span><span class="cm">/* DSP3_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_END_1_SHIFT                   0  </span><span class="cm">/* DSP3_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_END_1_WIDTH                  16  </span><span class="cm">/* DSP3_PM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36351 (0x8DFF) - DSP3 PM 1535</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_PM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP3_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_END_SHIFT                     0  </span><span class="cm">/* DSP3_PM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_PM_END_WIDTH                    16  </span><span class="cm">/* DSP3_PM_END - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36864 (0x9000) - DSP3 ZM 0</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_ZM_START_1_MASK             0x00FF  </span><span class="cm">/* DSP3_ZM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_START_1_SHIFT                 0  </span><span class="cm">/* DSP3_ZM_START - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_START_1_WIDTH                 8  </span><span class="cm">/* DSP3_ZM_START - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36865 (0x9001) - DSP3 ZM 1</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_ZM_START_MASK               0xFFFF  </span><span class="cm">/* DSP3_ZM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_START_SHIFT                   0  </span><span class="cm">/* DSP3_ZM_START - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_START_WIDTH                  16  </span><span class="cm">/* DSP3_ZM_START - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36866 (0x9002) - DSP3 ZM 2</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_ZM_1_1_MASK                 0x00FF  </span><span class="cm">/* DSP3_ZM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_1_1_SHIFT                     0  </span><span class="cm">/* DSP3_ZM_1 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_1_1_WIDTH                     8  </span><span class="cm">/* DSP3_ZM_1 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R36867 (0x9003) - DSP3 ZM 3</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_ZM_1_MASK                   0xFFFF  </span><span class="cm">/* DSP3_ZM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_1_SHIFT                       0  </span><span class="cm">/* DSP3_ZM_1 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_1_WIDTH                      16  </span><span class="cm">/* DSP3_ZM_1 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R38908 (0x97FC) - DSP3 ZM 2044</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_ZM_1022_1_MASK              0x00FF  </span><span class="cm">/* DSP3_ZM_1022 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_1022_1_SHIFT                  0  </span><span class="cm">/* DSP3_ZM_1022 - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_1022_1_WIDTH                  8  </span><span class="cm">/* DSP3_ZM_1022 - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R38909 (0x97FD) - DSP3 ZM 2045</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_ZM_1022_MASK                0xFFFF  </span><span class="cm">/* DSP3_ZM_1022 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_1022_SHIFT                    0  </span><span class="cm">/* DSP3_ZM_1022 - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_1022_WIDTH                   16  </span><span class="cm">/* DSP3_ZM_1022 - [15:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R38910 (0x97FE) - DSP3 ZM 2046</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_ZM_END_1_MASK               0x00FF  </span><span class="cm">/* DSP3_ZM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_END_1_SHIFT                   0  </span><span class="cm">/* DSP3_ZM_END - [7:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_END_1_WIDTH                   8  </span><span class="cm">/* DSP3_ZM_END - [7:0] */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * R38911 (0x97FF) - DSP3 ZM 2047</span>
<span class="cm"> */</span>
<span class="cp">#define WM5100_DSP3_ZM_END_MASK                 0xFFFF  </span><span class="cm">/* DSP3_ZM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_END_SHIFT                     0  </span><span class="cm">/* DSP3_ZM_END - [15:0] */</span><span class="cp"></span>
<span class="cp">#define WM5100_DSP3_ZM_END_WIDTH                    16  </span><span class="cm">/* DSP3_ZM_END - [15:0] */</span><span class="cp"></span>

<span class="n">bool</span> <span class="n">wm5100_readable_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">wm5100_volatile_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">reg_default</span> <span class="n">wm5100_reg_defaults</span><span class="p">[</span><span class="n">WM5100_REGISTER_COUNT</span><span class="p">];</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
