// Seed: 988773219
module module_0 (
    output wor id_0
);
  wire id_2, id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd37
) (
    output uwire id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply1 _id_5,
    output tri id_6,
    input uwire id_7,
    input tri id_8,
    output tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri1 id_13
);
  wire id_15;
  logic [id_5 : 1] id_16;
  assign id_16[1'b0] = 1;
  localparam id_17 = 1;
  wire id_18;
  assign id_18 = id_2;
  wire id_19;
  module_0 modCall_1 (id_0);
  logic id_20;
  ;
endmodule
