{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1871, "design__instance__area": 35410.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 5, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019506800919771194, "power__switching__total": 0.010482813231647015, "power__leakage__total": 4.7053299567778595e-07, "power__total": 0.02999008633196354, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.070948, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.070948, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.698219, "timing__setup__ws__corner:nom_tt_025C_5v00": 0.813795, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.698219, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 0.813795, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 5, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.128736, "clock__skew__worst_setup": 0.045194, "timing__hold__ws": 0.318459, "timing__setup__ws": -6.786972, "timing__hold__tns": 0.0, "timing__setup__tns": -297.512451, "timing__hold__wns": 0.0, "timing__setup__wns": -6.786972, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.318459, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 201, "timing__setup_r2r__ws": -6.786972, "timing__setup_r2r_vio__count": 201, "design__die__bbox": "0.0 0.0 284.69 302.61", "design__core__bbox": "6.72 15.68 277.76 286.16", "design__io": 109, "design__die__area": 86150, "design__core__area": 73310.9, "design__instance__count__stdcell": 1871, "design__instance__area__stdcell": 35410.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.483022, "design__instance__utilization__stdcell": 0.483022, "floorplan__design__io": 107, "design__io__hpwl": 17875209, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 41677.4, "design__violations": 0, "design__instance__count__setup_buffer": 20, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1338, "route__net__special": 2, "route__drc_errors__iter:1": 389, "route__wirelength__iter:1": 46497, "route__drc_errors__iter:2": 65, "route__wirelength__iter:2": 46158, "route__drc_errors__iter:3": 44, "route__wirelength__iter:3": 46183, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 46133, "route__drc_errors": 0, "route__wirelength": 46133, "route__vias": 7707, "route__vias__singlecut": 7707, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 566.94, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 5, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.122338, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.122338, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.9211, "timing__setup__ws__corner:nom_ss_125C_4v50": -6.61716, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -286.414246, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -6.61716, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.538311, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 67, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -6.61716, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 67, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 5, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.047682, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.047682, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.323375, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.121119, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.323375, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.121119, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 5, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.067515, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.067515, "timing__hold__ws__corner:min_tt_025C_5v00": 0.691176, "timing__setup__ws__corner:min_tt_025C_5v00": 0.895127, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.691176, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 0.895127, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 5, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.116865, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.116865, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9412, "timing__setup__ws__corner:min_ss_125C_4v50": -6.475142, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -277.071472, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -6.475142, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.528457, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 67, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -6.475142, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 67, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 5, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.045194, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.045194, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.318459, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.173751, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.318459, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.173751, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 5, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.074947, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.074947, "timing__hold__ws__corner:max_tt_025C_5v00": 0.706729, "timing__setup__ws__corner:max_tt_025C_5v00": 0.716745, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.706729, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 0.716745, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 5, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.128736, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.128736, "timing__hold__ws__corner:max_ss_125C_4v50": 0.897663, "timing__setup__ws__corner:max_ss_125C_4v50": -6.786972, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -297.512451, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -6.786972, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.547698, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 67, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -6.786972, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 67, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 5, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.050552, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.050552, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.329243, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.058053, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.329243, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.058053, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99083, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00186406, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0091687, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00837847, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0017806, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00837847, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00186, "ir__drop__worst": 0.00917, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}