Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: stack.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stack.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stack"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/dmlab/home/chriram/Documents/computer_design/ex0/defs.vhd" into library work
Parsing package <defs>.
Parsing VHDL file "/opt/dmlab/home/chriram/Documents/computer_design/ex0/stack.vhd" into library work
Parsing entity <stack>.
Parsing architecture <behavioural> of entity <stack>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <stack> (architecture <behavioural>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stack>.
    Related source file is "/opt/dmlab/home/chriram/Documents/computer_design/ex0/stack.vhd".
        size = 8
    Found 1-bit register for signal <empty>.
    Found 8-bit register for signal <stack_mem<6>>.
    Found 8-bit register for signal <stack_mem<5>>.
    Found 8-bit register for signal <stack_mem<4>>.
    Found 8-bit register for signal <stack_mem<3>>.
    Found 8-bit register for signal <stack_mem<2>>.
    Found 8-bit register for signal <stack_mem<1>>.
    Found 8-bit register for signal <stack_mem<0>>.
    Found 8-bit register for signal <top>.
    Found 8-bit register for signal <stack_mem<7>>.
    Found 32-bit register for signal <stack_ptr>.
    Found 1-bit register for signal <full>.
    Found 32-bit adder for signal <stack_ptr[31]_GND_5_o_add_11_OUT> created at line 52.
    Found 32-bit subtractor for signal <stack_ptr[31]_GND_5_o_sub_34_OUT<31:0>> created at line 60.
    Found 3-bit subtractor for signal <stack_ptr[31]_GND_5_o_sub_35_OUT<2:0>> created at line 61.
    Found 8-bit 8-to-1 multiplexer for signal <stack_ptr[2]_stack_mem[7][7]_wide_mux_10_OUT> created at line 51.
    Found 8-bit 8-to-1 multiplexer for signal <stack_ptr[31]_stack_mem[7][7]_wide_mux_35_OUT> created at line 61.
    Found 32-bit comparator greater for signal <stack_ptr[31]_GND_5_o_LessThan_33_o> created at line 59
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  74 Multiplexer(s).
Unit <stack> synthesized.
RTL-Simplification CPUSTAT: 0.02 
RTL-BasicInf CPUSTAT: 0.35 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.01 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 12
 1-bit register                                        : 2
 32-bit register                                       : 1
 8-bit register                                        : 9
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 66
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 66
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stack> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stack, actual ratio is 4.
FlipFlop stack_ptr_0 has been replicated 2 time(s)
FlipFlop stack_ptr_1 has been replicated 2 time(s)
FlipFlop stack_ptr_2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stack.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 550
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT4                        : 1
#      LUT5                        : 268
#      LUT6                        : 94
#      MUXCY                       : 71
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 112
#      FDC                         : 100
#      FDCE                        : 8
#      FDP                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             112  out of  18224     0%  
 Number of Slice LUTs:                  405  out of   9112     4%  
    Number used as Logic:               405  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    411
   Number with an unused Flip Flop:     299  out of    411    72%  
   Number with an unused LUT:             6  out of    411     1%  
   Number of fully used LUT-FF pairs:   106  out of    411    25%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.845ns (Maximum Frequency: 72.228MHz)
   Minimum input arrival time before clock: 13.032ns
   Maximum output required time after clock: 4.226ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.845ns (frequency: 72.228MHz)
  Total number of paths / destination ports: 649618 / 120
-------------------------------------------------------------------------
Delay:               13.845ns (Levels of Logic = 8)
  Source:            stack_ptr_9 (FF)
  Destination:       empty (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: stack_ptr_9 to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.633   1.405  stack_ptr_9 (stack_ptr_9)
     LUT5:I0->O            5   0.373   1.458  n0002<31>7_SW0 (N23)
     LUT6:I0->O            4   0.373   0.804  n0002<31>7_3 (n0002<31>7_1)
     LUT5:I4->O            3   0.373   1.383  Mmux_stack_ptr[31]_stack_ptr[31]_mux_31_OUT181 (stack_ptr[31]_stack_ptr[31]_mux_31_OUT<25>)
     LUT6:I0->O            2   0.373   1.327  GND_5_o_stack_ptr[31]_equal_46_o<31>5 (GND_5_o_stack_ptr[31]_equal_46_o<31>4)
     LUT6:I1->O           11   0.373   1.039  GND_5_o_stack_ptr[31]_equal_46_o<31>7_1 (GND_5_o_stack_ptr[31]_equal_46_o<31>7)
     LUT6:I5->O            2   0.373   1.343  Mmux_stack_ptr[31]_stack_ptr[31]_mux_75_OUT161 (stack_ptr[31]_stack_ptr[31]_mux_75_OUT<23>)
     LUT6:I0->O            2   0.373   1.327  GND_5_o_stack_ptr[31]_equal_86_o<31>14 (GND_5_o_stack_ptr[31]_equal_86_o<31>13)
     LUT6:I1->O            1   0.373   0.000  GND_5_o_stack_ptr[31]_equal_86_o<31>2 (GND_5_o_stack_ptr[31]_equal_86_o)
     FDP:D                     0.142          empty
    ----------------------------------------
    Total                     13.845ns (3.759ns logic, 10.086ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13514 / 232
-------------------------------------------------------------------------
Offset:              13.032ns (Levels of Logic = 7)
  Source:            push (PAD)
  Destination:       empty (FF)
  Destination Clock: clk rising

  Data Path: push to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           131   1.328   2.905  push_IBUF (push_IBUF)
     LUT5:I0->O            3   0.373   1.383  Mmux_stack_ptr[31]_stack_ptr[31]_mux_31_OUT181 (stack_ptr[31]_stack_ptr[31]_mux_31_OUT<25>)
     LUT6:I0->O            2   0.373   1.327  GND_5_o_stack_ptr[31]_equal_46_o<31>5 (GND_5_o_stack_ptr[31]_equal_46_o<31>4)
     LUT6:I1->O           11   0.373   1.039  GND_5_o_stack_ptr[31]_equal_46_o<31>7_1 (GND_5_o_stack_ptr[31]_equal_46_o<31>7)
     LUT6:I5->O            2   0.373   1.343  Mmux_stack_ptr[31]_stack_ptr[31]_mux_75_OUT161 (stack_ptr[31]_stack_ptr[31]_mux_75_OUT<23>)
     LUT6:I0->O            2   0.373   1.327  GND_5_o_stack_ptr[31]_equal_86_o<31>14 (GND_5_o_stack_ptr[31]_equal_86_o<31>13)
     LUT6:I1->O            1   0.373   0.000  GND_5_o_stack_ptr[31]_equal_86_o<31>2 (GND_5_o_stack_ptr[31]_equal_86_o)
     FDP:D                     0.142          empty
    ----------------------------------------
    Total                     13.032ns (3.708ns logic, 9.324ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.226ns (Levels of Logic = 1)
  Source:            top_7 (FF)
  Destination:       top<7> (PAD)
  Source Clock:      clk rising

  Data Path: top_7 to top<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.633   0.681  top_7 (top_7)
     OBUF:I->O                 2.912          top_7_OBUF (top<7>)
    ----------------------------------------
    Total                      4.226ns (3.545ns logic, 0.681ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.845|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.77 secs
 
--> 


Total memory usage is 141436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

