
*** Running vivado
    with args -log sobel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sobel.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sobel.tcl -notrace
Command: synth_design -top sobel -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 976.168 ; gain = 234.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sobel' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/.Xil/Vivado-13316-DESKTOP-I8GGJRG/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/.Xil/Vivado-13316-DESKTOP-I8GGJRG/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_rx.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CNT_MAX bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_rx.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'uart_rx_data' does not match port width (8) of module 'uart_rx' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:53]
INFO: [Synth 8-6157] synthesizing module 'sobel_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel_ctrl.v:1]
	Parameter LENGTH_P bound to: 10'b0001100100 
	Parameter WIDTH_P bound to: 10'b0001100100 
	Parameter THRESHOLD bound to: 8'b00001100 
	Parameter BLACK bound to: 8'b00000000 
	Parameter WHITE bound to: 8'b11111111 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/.Xil/Vivado-13316-DESKTOP-I8GGJRG/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (3#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/.Xil/Vivado-13316-DESKTOP-I8GGJRG/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sobel_ctrl' (4#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel_ctrl.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out_data' does not match port width (8) of module 'sobel_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:63]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ram' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_image_gen' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_image_gen.v:1]
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter ORANGE bound to: 24'b111111111010010100000000 
	Parameter YELLOW bound to: 24'b111111111111111100000000 
	Parameter GREEN bound to: 24'b000000001000000000000000 
	Parameter CYAN bound to: 24'b000000001111111111111111 
	Parameter BLUE bound to: 24'b000000000000000011111111 
	Parameter PURPLE bound to: 24'b100000000000000010000000 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter GRAY bound to: 24'b100000001000000010000000 
	Parameter H_VALID bound to: 10'b1010000000 
	Parameter V_VALID bound to: 10'b0111100000 
	Parameter H_PIC bound to: 10'b0001100100 
	Parameter W_PIC bound to: 10'b0001100100 
	Parameter PIC_SIZE bound to: 14'b10011100010000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/.Xil/Vivado-13316-DESKTOP-I8GGJRG/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (5#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/.Xil/Vivado-13316-DESKTOP-I8GGJRG/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (14) of module 'blk_mem_gen_0' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_image_gen.v:53]
WARNING: [Synth 8-689] width (24) of port connection 'doutb' does not match port width (32) of module 'blk_mem_gen_0' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_image_gen.v:54]
INFO: [Synth 8-6155] done synthesizing module 'vga_image_gen' (6#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_image_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_timing_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_timing_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing_ctrl' (7#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_timing_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:3]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode' (8#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:3]
INFO: [Synth 8-6157] synthesizing module 'par2ser' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/par2ser.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (9#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (10#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6155] done synthesizing module 'par2ser' (11#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/par2ser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ctrl' (12#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ram' (13#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_tx.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CNT_MAX bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (14#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sobel' (15#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1050.465 ; gain = 308.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1050.465 ; gain = 308.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1050.465 ; gain = 308.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1050.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sobel_ctrl_inst/fifo_generator_0_inst1'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sobel_ctrl_inst/fifo_generator_0_inst1'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sobel_ctrl_inst/fifo_generator_0_inst2'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sobel_ctrl_inst/fifo_generator_0_inst2'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst1'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst1'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'hdmi_ram_inst/vga_image_gen_inst/blk_mem_gen_0_inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'hdmi_ram_inst/vga_image_gen_inst/blk_mem_gen_0_inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sobel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sobel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1153.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1153.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.375 ; gain = 411.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.375 ; gain = 411.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for sobel_ctrl_inst/fifo_generator_0_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sobel_ctrl_inst/fifo_generator_0_inst2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_ram_inst/vga_image_gen_inst/blk_mem_gen_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.375 ; gain = 411.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel_ctrl.v:368]
INFO: [Synth 8-5546] ROM "pix_data_bar" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1153.375 ; gain = 411.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   6 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 3     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 25    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module sobel_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   6 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 19    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
Module vga_image_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vga_timing_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'encode_inst2/de_q_reg' into 'encode_inst1/de_q_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:93]
INFO: [Synth 8-4471] merging register 'encode_inst2/de_reg_reg' into 'encode_inst1/de_reg_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:94]
INFO: [Synth 8-4471] merging register 'encode_inst2/c0_q_reg' into 'encode_inst1/c0_q_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:96]
INFO: [Synth 8-4471] merging register 'encode_inst2/c0_reg_reg' into 'encode_inst1/c0_reg_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:97]
INFO: [Synth 8-4471] merging register 'encode_inst2/c1_q_reg' into 'encode_inst1/c1_q_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:98]
INFO: [Synth 8-4471] merging register 'encode_inst2/c1_reg_reg' into 'encode_inst1/c1_reg_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:99]
INFO: [Synth 8-4471] merging register 'encode_inst3/de_q_reg' into 'encode_inst1/de_q_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:93]
INFO: [Synth 8-4471] merging register 'encode_inst3/de_reg_reg' into 'encode_inst1/de_reg_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:94]
INFO: [Synth 8-4471] merging register 'encode_inst3/c0_q_reg' into 'encode_inst1/c0_q_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:96]
INFO: [Synth 8-4471] merging register 'encode_inst3/c0_reg_reg' into 'encode_inst1/c0_reg_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:97]
INFO: [Synth 8-4471] merging register 'encode_inst3/c1_q_reg' into 'encode_inst1/c1_q_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:98]
INFO: [Synth 8-4471] merging register 'encode_inst3/c1_reg_reg' into 'encode_inst1/c1_reg_reg' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:99]
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/data_in2_reg[1]' (FDCE) to 'sobel_ctrl_inst/data_in2_reg[2]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/data_in2_reg[2]' (FDCE) to 'sobel_ctrl_inst/data_in2_reg[3]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/data_in2_reg[3]' (FDCE) to 'sobel_ctrl_inst/data_in2_reg[4]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/data_in2_reg[4]' (FDCE) to 'sobel_ctrl_inst/data_in2_reg[5]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/data_in2_reg[5]' (FDCE) to 'sobel_ctrl_inst/data_in2_reg[6]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/data_in2_reg[6]' (FDCE) to 'sobel_ctrl_inst/data_in2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sobel_ctrl_inst/data_in2_reg[7] )
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[6]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[5]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[4]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[5]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[5]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[3]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[3]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[2]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[2]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[1]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[1]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[14]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[12]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[12]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[11]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[13]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[10]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[11]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[9]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[10]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[8]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[22]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[21]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[20]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[21]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[21]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[19]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[19]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[18]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[18]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[17]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[17]' (FDR) to 'hdmi_ram_inst/vga_image_gen_inst/pix_data_bar_reg[16]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[4]' (FD) to 'hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/in_data_reg1_reg[1]' (FDCE) to 'sobel_ctrl_inst/in_data_reg1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/in_data_reg1_reg[2]' (FDCE) to 'sobel_ctrl_inst/in_data_reg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/in_data_reg1_reg[3]' (FDCE) to 'sobel_ctrl_inst/in_data_reg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/in_data_reg1_reg[4]' (FDCE) to 'sobel_ctrl_inst/in_data_reg1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/in_data_reg1_reg[5]' (FDCE) to 'sobel_ctrl_inst/in_data_reg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/in_data_reg1_reg[6]' (FDCE) to 'sobel_ctrl_inst/in_data_reg1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sobel_ctrl_inst/in_data_reg1_reg[7] )
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c1_reg[1]' (FDCE) to 'sobel_ctrl_inst/c1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c1_reg[2]' (FDCE) to 'sobel_ctrl_inst/c1_reg[3]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c1_reg[3]' (FDCE) to 'sobel_ctrl_inst/c1_reg[4]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c1_reg[4]' (FDCE) to 'sobel_ctrl_inst/c1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c1_reg[5]' (FDCE) to 'sobel_ctrl_inst/c1_reg[6]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c1_reg[6]' (FDCE) to 'sobel_ctrl_inst/c1_reg[7]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/n0q_m_reg[0]' (FD) to 'hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/n0q_m_reg[0]' (FD) to 'hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/n0q_m_reg[0]' (FD) to 'hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_tx_inst/tx_data_t_reg[7]' (FDRE) to 'uart_tx_inst/tx_data_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart_tx_inst/tx_data_t_reg[6]' (FDRE) to 'uart_tx_inst/tx_data_t_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart_tx_inst/tx_data_t_reg[5]' (FDRE) to 'uart_tx_inst/tx_data_t_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart_tx_inst/tx_data_t_reg[4]' (FDRE) to 'uart_tx_inst/tx_data_t_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_tx_inst/tx_data_t_reg[3]' (FDSE) to 'uart_tx_inst/tx_data_t_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx_inst/tx_data_t_reg[2] )
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c2_reg[1]' (FDCE) to 'sobel_ctrl_inst/c2_reg[2]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c1_reg[7]' (FDCE) to 'sobel_ctrl_inst/c2_reg[2]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c2_reg[2]' (FDCE) to 'sobel_ctrl_inst/c2_reg[3]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c2_reg[3]' (FDCE) to 'sobel_ctrl_inst/c2_reg[4]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c2_reg[4]' (FDCE) to 'sobel_ctrl_inst/c2_reg[5]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c2_reg[5]' (FDCE) to 'sobel_ctrl_inst/c2_reg[6]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c2_reg[6]' (FDCE) to 'sobel_ctrl_inst/c2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sobel_ctrl_inst/c2_reg[7] )
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c3_reg[1]' (FDCE) to 'sobel_ctrl_inst/c3_reg[2]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c3_reg[2]' (FDCE) to 'sobel_ctrl_inst/c3_reg[3]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c3_reg[3]' (FDCE) to 'sobel_ctrl_inst/c3_reg[4]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c3_reg[4]' (FDCE) to 'sobel_ctrl_inst/c3_reg[5]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c3_reg[5]' (FDCE) to 'sobel_ctrl_inst/c3_reg[6]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c3_reg[6]' (FDCE) to 'sobel_ctrl_inst/c3_reg[7]'
INFO: [Synth 8-3886] merging instance 'sobel_ctrl_inst/c3_reg[7]' (FDCE) to 'sobel_ctrl_inst/c2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sobel_ctrl_inst/c2_reg[7] )
INFO: [Synth 8-3886] merging instance 'hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[3]' (FD) to 'hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1153.375 ; gain = 411.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1153.375 ; gain = 411.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1153.375 ; gain = 411.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1173.781 ; gain = 431.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.902 ; gain = 436.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.902 ; gain = 436.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.902 ; gain = 436.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.902 ; gain = 436.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.902 ; gain = 436.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.902 ; gain = 436.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_gen          |         1|
|2     |blk_mem_gen_0    |         1|
|3     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen_0       |     1|
|2     |clk_gen             |     1|
|3     |fifo_generator_0    |     1|
|4     |fifo_generator_0__2 |     1|
|5     |CARRY4              |    30|
|6     |LUT1                |    19|
|7     |LUT2                |   110|
|8     |LUT3                |    84|
|9     |LUT4                |   101|
|10    |LUT5                |   111|
|11    |LUT6                |   234|
|12    |MUXF7               |     2|
|13    |ODDR                |     4|
|14    |FDCE                |   211|
|15    |FDRE                |   191|
|16    |FDSE                |    10|
|17    |IBUF                |     2|
|18    |OBUF                |     3|
|19    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                |  1172|
|2     |  hdmi_ram_inst          |hdmi_ram        |   730|
|3     |    hdmi_ctrl_inst       |hdmi_ctrl       |   428|
|4     |      encode_inst1       |encode          |   116|
|5     |      encode_inst2       |encode_0        |   106|
|6     |      encode_inst3       |encode_1        |   104|
|7     |      par2ser_inst1      |par2ser         |    28|
|8     |      par2ser_inst2      |par2ser_2       |    28|
|9     |      par2ser_inst3      |par2ser_3       |    28|
|10    |      par2ser_inst4      |par2ser_4       |    18|
|11    |    vga_image_gen_inst   |vga_image_gen   |   166|
|12    |    vga_timing_ctrl_inst |vga_timing_ctrl |   136|
|13    |  sobel_ctrl_inst        |sobel_ctrl      |   340|
|14    |  uart_rx_inst           |uart_rx         |    47|
|15    |  uart_tx_inst           |uart_tx         |    46|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.902 ; gain = 436.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1178.902 ; gain = 334.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1178.902 ; gain = 436.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1178.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1189.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1189.973 ; gain = 717.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1189.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/sobel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sobel_utilization_synth.rpt -pb sobel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 16:06:03 2025...
