<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">sram3</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">sky130_sram_1kbytes_1r1w_256x20_20</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.dac.html">dac</a>.<a href="instruction_cache.dac.sram3.html">sram3</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="clk0">
            <p>clk0</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#29">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 29:10</a>
            </p>
          </td>
          <td>
            <h4>write_clk</h4>
            <p>
              <a href="instruction_cache.dac.html#write_clk">instruction_cache.dac.write_clk</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#90">src/data_arrays_container.v:90</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="csb0">
            <p>csb0</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#30">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 30:11</a>
            </p>
          </td>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_valid">instruction_cache.dac.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#91">src/data_arrays_container.v:91</a>
            </p>
          </td>
          <td>
            <h4>csb0_reg</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#csb0_reg">instruction_cache.dac.sram3.csb0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#47">import/sky130_sram_1kbytes_1r1w_256x20_20.v:47</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="addr0">
            <p>addr0</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#31">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 31:27</a>
            </p>
          </td>
          <td>
            <h4>i_w_set_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_set_bits">instruction_cache.dac.i_w_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#92">src/data_arrays_container.v:92</a>
            </p>
          </td>
          <td>
            <h4>addr0_reg</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#addr0_reg">instruction_cache.dac.sram3.addr0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#48">import/sky130_sram_1kbytes_1r1w_256x20_20.v:48</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_w_way_index</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_way_index">instruction_cache.dac.i_w_way_index</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#92">src/data_arrays_container.v:92</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_w_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_block_offset_bits">instruction_cache.dac.i_w_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#92">src/data_arrays_container.v:92</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="din0">
            <p>din0</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [19:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#32">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 32:27</a>
            </p>
          </td>
          <td>
            <h4>i_w_data</h4>
            <p>
              <a href="instruction_cache.dac.html#i_w_data">instruction_cache.dac.i_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#93">src/data_arrays_container.v:93</a>
            </p>
          </td>
          <td>
            <h4>din0_reg</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#din0_reg">instruction_cache.dac.sram3.din0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#49">import/sky130_sram_1kbytes_1r1w_256x20_20.v:49</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>7'h3c</p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#93">src/data_arrays_container.v:93</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h14</p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#93">src/data_arrays_container.v:93</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="clk1">
            <p>clk1</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#33">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 33:10</a>
            </p>
          </td>
          <td>
            <h4>read_clk</h4>
            <p>
              <a href="instruction_cache.dac.html#read_clk">instruction_cache.dac.read_clk</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#95">src/data_arrays_container.v:95</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="5" id="csb1">
            <p>csb1</p>
          </td>
          <td rowspan="5">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#34">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 34:11</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_valid">instruction_cache.dac.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#96">src/data_arrays_container.v:96</a>
            </p>
          </td>
          <td>
            <h4>csb1_reg</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#csb1_reg">instruction_cache.dac.sram3.csb1_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#61">import/sky130_sram_1kbytes_1r1w_256x20_20.v:61</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_r_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_block_offset_bits">instruction_cache.dac.i_r_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#96">src/data_arrays_container.v:96</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>2'h3</p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#96">src/data_arrays_container.v:96</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>2'h0</p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#96">src/data_arrays_container.v:96</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#96">src/data_arrays_container.v:96</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="5" id="addr1">
            <p>addr1</p>
          </td>
          <td rowspan="5">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#35">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 35:27</a>
            </p>
          </td>
          <td>
            <h4>i_r_set_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_set_bits">instruction_cache.dac.i_r_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#97">src/data_arrays_container.v:97</a>
            </p>
          </td>
          <td>
            <h4>addr1_reg</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#addr1_reg">instruction_cache.dac.sram3.addr1_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#62">import/sky130_sram_1kbytes_1r1w_256x20_20.v:62</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_r_way_index</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_way_index">instruction_cache.dac.i_r_way_index</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#97">src/data_arrays_container.v:97</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_r_block_offset_bits</h4>
            <p>
              <a href="instruction_cache.dac.html#i_r_block_offset_bits">instruction_cache.dac.i_r_block_offset_bits</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#97">src/data_arrays_container.v:97</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>2'h2</p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#97">src/data_arrays_container.v:97</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#97">src/data_arrays_container.v:97</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="dout1">
            <p>dout1</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [19:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#36">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 36:27</a>
            </p>
          </td>
          <td>
            <p>20'bxxxxxxxxxxxxxxxxxxxx</p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#65">import/sky130_sram_1kbytes_1r1w_256x20_20.v:65</a>
            </p>
          </td>
          <td>
            <h4>sram3_data</h4>
            <p>
              <a href="instruction_cache.dac.html#sram3_data">instruction_cache.dac.sram3_data</a>
            </p>
            <p>Examine RTL: <a href="src__data_arrays_container.v.html#98">src/data_arrays_container.v:98</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>mem</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#mem">instruction_cache.dac.sram3.mem</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#85">import/sky130_sram_1kbytes_1r1w_256x20_20.v:85</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>addr1_reg</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#addr1_reg">instruction_cache.dac.sram3.addr1_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#85">import/sky130_sram_1kbytes_1r1w_256x20_20.v:85</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="DATA_WIDTH">
            <p>DATA_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#17">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 17:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ADDR_WIDTH">
            <p>ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#18">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 18:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="RAM_DEPTH">
            <p>RAM_DEPTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#19">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 19:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="DELAY">
            <p>DELAY</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#21">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 21:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="VERBOSE">
            <p>VERBOSE</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#22">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 22:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="T_HOLD">
            <p>T_HOLD</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#23">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 23:13</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="mem">
            <p>mem</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: array</p>
            <p>
              <strong>dim</strong>: [0:255] [19:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#38">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 38:27</a>
            </p>
          </td>
          <td>
            <h4>din0_reg</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#din0_reg">instruction_cache.dac.sram3.din0_reg</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#76">import/sky130_sram_1kbytes_1r1w_256x20_20.v:76</a>
            </p>
          </td>
          <td>
            <h4>dout1</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#dout1">instruction_cache.dac.sram3.dout1</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#85">import/sky130_sram_1kbytes_1r1w_256x20_20.v:85</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="csb0_reg">
            <p>csb0_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#40">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 40:8</a>
            </p>
          </td>
          <td>
            <h4>csb0</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#csb0">instruction_cache.dac.sram3.csb0</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#47">import/sky130_sram_1kbytes_1r1w_256x20_20.v:47</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="addr0_reg">
            <p>addr0_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#41">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 41:25</a>
            </p>
          </td>
          <td>
            <h4>addr0</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#addr0">instruction_cache.dac.sram3.addr0</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#48">import/sky130_sram_1kbytes_1r1w_256x20_20.v:48</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="din0_reg">
            <p>din0_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [19:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#42">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 42:25</a>
            </p>
          </td>
          <td>
            <h4>din0</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#din0">instruction_cache.dac.sram3.din0</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#49">import/sky130_sram_1kbytes_1r1w_256x20_20.v:49</a>
            </p>
          </td>
          <td>
            <h4>mem</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#mem">instruction_cache.dac.sram3.mem</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#76">import/sky130_sram_1kbytes_1r1w_256x20_20.v:76</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="csb1_reg">
            <p>csb1_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#54">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 54:8</a>
            </p>
          </td>
          <td>
            <h4>csb1</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#csb1">instruction_cache.dac.sram3.csb1</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#61">import/sky130_sram_1kbytes_1r1w_256x20_20.v:61</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="addr1_reg">
            <p>addr1_reg</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#55">import/sky130_sram_1kbytes_1r1w_256x20_20.v, 55:25</a>
            </p>
          </td>
          <td>
            <h4>addr1</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#addr1">instruction_cache.dac.sram3.addr1</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#62">import/sky130_sram_1kbytes_1r1w_256x20_20.v:62</a>
            </p>
          </td>
          <td>
            <h4>dout1</h4>
            <p>
              <a href="instruction_cache.dac.sram3.html#dout1">instruction_cache.dac.sram3.dout1</a>
            </p>
            <p>Examine RTL: <a href="import__sky130_sram_1kbytes_1r1w_256x20_20.v.html#85">import/sky130_sram_1kbytes_1r1w_256x20_20.v:85</a>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>