; SMT-LIBv2 description generated by Yosys 0.9+3675 (git sha1 71ca9a8253, g++ 9.3.0 -fPIC -Os)
; yosys-smt2-module static_clock_divider_formal
(declare-sort |static_clock_divider_formal_s| 0)
(declare-fun |static_clock_divider_formal_is| (|static_clock_divider_formal_s|) Bool)
(declare-fun |static_clock_divider_formal#0| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; \en_OUT
; yosys-smt2-output o_ENOUT 1
; yosys-smt2-wire o_ENOUT 1
(define-fun |static_clock_divider_formal_n o_ENOUT| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#0| state)) #b1))
(declare-fun |static_clock_divider_formal#1| (|static_clock_divider_formal_s|) Bool) ; \i_RESET_N
; yosys-smt2-input i_RESET_N 1
; yosys-smt2-wire i_RESET_N 1
(define-fun |static_clock_divider_formal_n i_RESET_N| ((state |static_clock_divider_formal_s|)) Bool (|static_clock_divider_formal#1| state))
(declare-fun |static_clock_divider_formal#2| (|static_clock_divider_formal_s|) Bool) ; \i_ENABLE
; yosys-smt2-input i_ENABLE 1
; yosys-smt2-wire i_ENABLE 1
(define-fun |static_clock_divider_formal_n i_ENABLE| ((state |static_clock_divider_formal_s|)) Bool (|static_clock_divider_formal#2| state))
(declare-fun |static_clock_divider_formal#3| (|static_clock_divider_formal_s|) Bool) ; \i_CLK
; yosys-smt2-input i_CLK 1
; yosys-smt2-wire i_CLK 1
(define-fun |static_clock_divider_formal_n i_CLK| ((state |static_clock_divider_formal_s|)) Bool (|static_clock_divider_formal#3| state))
(declare-fun |static_clock_divider_formal#4| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; \f_past_valid
; yosys-smt2-register f_past_valid 1
; yosys-smt2-wire f_past_valid 1
(define-fun |static_clock_divider_formal_n f_past_valid| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#4| state)) #b1))
; yosys-smt2-wire en_OUT$EN 1
(define-fun |static_clock_divider_formal_n en_OUT$EN| ((state |static_clock_divider_formal_s|)) Bool (|static_clock_divider_formal#2| state))
(declare-fun |static_clock_divider_formal#5| (|static_clock_divider_formal_s|) (_ BitVec 32)) ; \counter
(define-fun |static_clock_divider_formal#6| ((state |static_clock_divider_formal_s|)) Bool (= (|static_clock_divider_formal#5| state) #b11111111111111111111111111111111)) ; \en_OUT$D_IN
; yosys-smt2-wire en_OUT$D_IN 1
(define-fun |static_clock_divider_formal_n en_OUT$D_IN| ((state |static_clock_divider_formal_s|)) Bool (|static_clock_divider_formal#6| state))
; yosys-smt2-register en_OUT 1
; yosys-smt2-wire en_OUT 1
(define-fun |static_clock_divider_formal_n en_OUT| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#0| state)) #b1))
; yosys-smt2-wire counter$EN 1
(define-fun |static_clock_divider_formal_n counter$EN| ((state |static_clock_divider_formal_s|)) Bool (|static_clock_divider_formal#2| state))
(define-fun |static_clock_divider_formal#7| ((state |static_clock_divider_formal_s|)) (_ BitVec 32) (bvadd (|static_clock_divider_formal#5| state) #b00000000000000000000000000000001)) ; $add$static_clock_divider_formal.v:67$19_Y
(define-fun |static_clock_divider_formal#8| ((state |static_clock_divider_formal_s|)) (_ BitVec 32) (ite (|static_clock_divider_formal#6| state) #b00000000000000000000000000000000 (|static_clock_divider_formal#7| state))) ; \counter$D_IN
; yosys-smt2-wire counter$D_IN 32
(define-fun |static_clock_divider_formal_n counter$D_IN| ((state |static_clock_divider_formal_s|)) (_ BitVec 32) (|static_clock_divider_formal#8| state))
; yosys-smt2-register counter 32
; yosys-smt2-wire counter 32
(define-fun |static_clock_divider_formal_n counter| ((state |static_clock_divider_formal_s|)) (_ BitVec 32) (|static_clock_divider_formal#5| state))
(declare-fun |static_clock_divider_formal#9| (|static_clock_divider_formal_s|) (_ BitVec 32)) ; $past$static_clock_divider_formal.v:117$6$0
; yosys-smt2-register $past$static_clock_divider_formal.v:117$6$0 32
(define-fun |static_clock_divider_formal_n $past$static_clock_divider_formal.v:117$6$0| ((state |static_clock_divider_formal_s|)) (_ BitVec 32) (|static_clock_divider_formal#9| state))
(declare-fun |static_clock_divider_formal#10| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $past$static_clock_divider_formal.v:115$4$0
; yosys-smt2-register $past$static_clock_divider_formal.v:115$4$0 1
(define-fun |static_clock_divider_formal_n $past$static_clock_divider_formal.v:115$4$0| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#10| state)) #b1))
(declare-fun |static_clock_divider_formal#11| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $past$static_clock_divider_formal.v:110$3$0
; yosys-smt2-register $past$static_clock_divider_formal.v:110$3$0 1
(define-fun |static_clock_divider_formal_n $past$static_clock_divider_formal.v:110$3$0| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#11| state)) #b1))
(declare-fun |static_clock_divider_formal#12| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:120$15_EN
; yosys-smt2-register $formal$static_clock_divider_formal.v:120$15_EN 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:120$15_EN| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#12| state)) #b1))
(declare-fun |static_clock_divider_formal#13| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:120$15_CHECK
; yosys-smt2-register $formal$static_clock_divider_formal.v:120$15_CHECK 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:120$15_CHECK| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#13| state)) #b1))
(declare-fun |static_clock_divider_formal#14| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:118$14_EN
; yosys-smt2-register $formal$static_clock_divider_formal.v:118$14_EN 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:118$14_EN| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#14| state)) #b1))
(declare-fun |static_clock_divider_formal#15| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:118$14_CHECK
; yosys-smt2-register $formal$static_clock_divider_formal.v:118$14_CHECK 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:118$14_CHECK| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#15| state)) #b1))
(declare-fun |static_clock_divider_formal#16| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:116$13_EN
; yosys-smt2-register $formal$static_clock_divider_formal.v:116$13_EN 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:116$13_EN| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#16| state)) #b1))
(declare-fun |static_clock_divider_formal#17| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:116$13_CHECK
; yosys-smt2-register $formal$static_clock_divider_formal.v:116$13_CHECK 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:116$13_CHECK| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#17| state)) #b1))
(declare-fun |static_clock_divider_formal#18| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:112$12_CHECK
; yosys-smt2-register $formal$static_clock_divider_formal.v:112$12_CHECK 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:112$12_CHECK| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#18| state)) #b1))
(declare-fun |static_clock_divider_formal#19| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:111$11_EN
; yosys-smt2-register $formal$static_clock_divider_formal.v:111$11_EN 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:111$11_EN| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#19| state)) #b1))
(declare-fun |static_clock_divider_formal#20| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $formal$static_clock_divider_formal.v:111$11_CHECK
; yosys-smt2-register $formal$static_clock_divider_formal.v:111$11_CHECK 1
(define-fun |static_clock_divider_formal_n $formal$static_clock_divider_formal.v:111$11_CHECK| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#20| state)) #b1))
(declare-fun |static_clock_divider_formal#21| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $and$static_clock_divider_formal.v:0$51_Y
; yosys-smt2-register $and$static_clock_divider_formal.v:0$51_Y 1
(define-fun |static_clock_divider_formal_n $and$static_clock_divider_formal.v:0$51_Y| ((state |static_clock_divider_formal_s|)) Bool (= ((_ extract 0 0) (|static_clock_divider_formal#21| state)) #b1))
(declare-fun |static_clock_divider_formal#22| (|static_clock_divider_formal_s|) Bool) ; $formal$static_clock_divider_formal.v:125$16_EN
(define-fun |static_clock_divider_formal#23| ((state |static_clock_divider_formal_s|)) Bool (= (|static_clock_divider_formal#11| state) (ite (|static_clock_divider_formal#1| state) #b1 #b0))) ; $eq$static_clock_divider_formal.v:127$69_Y
; yosys-smt2-anyseq static_clock_divider_formal#24 1 $auto$setundef.cc:501:execute$219
(declare-fun |static_clock_divider_formal#24| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$220
(define-fun |static_clock_divider_formal#25| ((state |static_clock_divider_formal_s|)) Bool (not (or  (= ((_ extract 0 0) (|static_clock_divider_formal#21| state)) #b1) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_not$static_clock_divider_formal.v:0$52_Y
(define-fun |static_clock_divider_formal#26| ((state |static_clock_divider_formal_s|)) Bool (and (or  (|static_clock_divider_formal#25| state) false) (or  (|static_clock_divider_formal#3| state) false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false false))) ; $logic_and$static_clock_divider_formal.v:108$54_Y
(define-fun |static_clock_divider_formal#27| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#26| state) (|static_clock_divider_formal#24| state) (ite (|static_clock_divider_formal#23| state) #b1 #b0))) ; $0$formal$static_clock_divider_formal.v:126$17_CHECK[0:0]$48
(define-fun |static_clock_divider_formal#28| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#26| state) #b0 #b1)) ; $0$formal$static_clock_divider_formal.v:125$16_EN[0:0]$47
; yosys-smt2-assume 0 static_clock_divider_formal.v:126.30-127.30
(define-fun |static_clock_divider_formal_u 0| ((state |static_clock_divider_formal_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider_formal#27| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider_formal#28| state)) #b1)))) ; $assume$static_clock_divider_formal.v:126$77
(define-fun |static_clock_divider_formal#29| ((state |static_clock_divider_formal_s|)) Bool (= (|static_clock_divider_formal#10| state) (ite (|static_clock_divider_formal#2| state) #b1 #b0))) ; $eq$static_clock_divider_formal.v:126$68_Y
; yosys-smt2-anyseq static_clock_divider_formal#30 1 $auto$setundef.cc:501:execute$217
(declare-fun |static_clock_divider_formal#30| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$218
(define-fun |static_clock_divider_formal#31| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#26| state) (|static_clock_divider_formal#30| state) (ite (|static_clock_divider_formal#29| state) #b1 #b0))) ; $0$formal$static_clock_divider_formal.v:125$16_CHECK[0:0]$46
; yosys-smt2-assume 1 static_clock_divider_formal.v:125.8-126.29
(define-fun |static_clock_divider_formal_u 1| ((state |static_clock_divider_formal_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider_formal#31| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider_formal#28| state)) #b1)))) ; $assume$static_clock_divider_formal.v:125$76
(define-fun |static_clock_divider_formal#32| ((state |static_clock_divider_formal_s|)) Bool (distinct (|static_clock_divider_formal#21| state) (ite (|static_clock_divider_formal#3| state) #b1 #b0))) ; $0$formal$static_clock_divider_formal.v:106$10_CHECK[0:0]$34
; yosys-smt2-assume 2 static_clock_divider_formal.v:106.21-107.26
(define-fun |static_clock_divider_formal_u 2| ((state |static_clock_divider_formal_s|)) Bool (or (|static_clock_divider_formal#32| state) (not true))) ; $assume$static_clock_divider_formal.v:106$70
; yosys-smt2-assert 0 static_clock_divider_formal.v:120.9-121.22
(define-fun |static_clock_divider_formal_a 0| ((state |static_clock_divider_formal_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider_formal#13| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider_formal#12| state)) #b1)))) ; $assert$static_clock_divider_formal.v:120$75
; yosys-smt2-assert 1 static_clock_divider_formal.v:118.25-119.21
(define-fun |static_clock_divider_formal_a 1| ((state |static_clock_divider_formal_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider_formal#15| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider_formal#14| state)) #b1)))) ; $assert$static_clock_divider_formal.v:118$74
; yosys-smt2-assert 2 static_clock_divider_formal.v:116.9-117.30
(define-fun |static_clock_divider_formal_a 2| ((state |static_clock_divider_formal_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider_formal#17| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider_formal#16| state)) #b1)))) ; $assert$static_clock_divider_formal.v:116$73
; yosys-smt2-assert 3 static_clock_divider_formal.v:112.26-113.25
(define-fun |static_clock_divider_formal_a 3| ((state |static_clock_divider_formal_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider_formal#18| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider_formal#19| state)) #b1)))) ; $assert$static_clock_divider_formal.v:112$72
; yosys-smt2-assert 4 static_clock_divider_formal.v:111.9-112.25
(define-fun |static_clock_divider_formal_a 4| ((state |static_clock_divider_formal_s|)) Bool (or (= ((_ extract 0 0) (|static_clock_divider_formal#20| state)) #b1) (not (= ((_ extract 0 0) (|static_clock_divider_formal#19| state)) #b1)))) ; $assert$static_clock_divider_formal.v:111$71
; yosys-smt2-anyseq static_clock_divider_formal#33 1 $auto$setundef.cc:501:execute$195
(declare-fun |static_clock_divider_formal#33| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$196
(define-fun |static_clock_divider_formal#34| ((state |static_clock_divider_formal_s|)) Bool (not (or  (= ((_ extract 0 0) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 1 1) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 2 2) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 3 3) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 4 4) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 5 5) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 6 6) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 7 7) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 8 8) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 9 9) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 10 10) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 11 11) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 12 12) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 13 13) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 14 14) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 15 15) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 16 16) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 17 17) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 18 18) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 19 19) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 20 20) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 21 21) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 22 22) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 23 23) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 24 24) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 25 25) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 26 26) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 27 27) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 28 28) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 29 29) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 30 30) (|static_clock_divider_formal#5| state)) #b1) (= ((_ extract 31 31) (|static_clock_divider_formal#5| state)) #b1)))) ; $eq$static_clock_divider_formal.v:112$57_Y
; yosys-smt2-anyseq static_clock_divider_formal#35 1 $auto$setundef.cc:501:execute$221
(declare-fun |static_clock_divider_formal#35| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$222
(define-fun |static_clock_divider_formal#36| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider_formal#11| state)) #b1) (|static_clock_divider_formal#35| state) (ite (|static_clock_divider_formal#34| state) #b1 #b0))) ; $procmux$99_Y
(define-fun |static_clock_divider_formal#37| ((state |static_clock_divider_formal_s|)) Bool (and (or  (|static_clock_divider_formal#26| state) false) (or  (= ((_ extract 0 0) (|static_clock_divider_formal#4| state)) #b1) false))) ; $logic_and$static_clock_divider_formal.v:108$55_Y
(define-fun |static_clock_divider_formal#38| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#37| state) (|static_clock_divider_formal#36| state) (|static_clock_divider_formal#33| state))) ; $0$formal$static_clock_divider_formal.v:111$11_CHECK[0:0]$36
(define-fun |static_clock_divider_formal#39| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider_formal#11| state)) #b1) #b0 #b1)) ; $procmux$103_Y
(define-fun |static_clock_divider_formal#40| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#37| state) (|static_clock_divider_formal#39| state) #b0)) ; $auto$rtlil.cc:2218:Mux$244
; yosys-smt2-anyseq static_clock_divider_formal#41 1 $auto$setundef.cc:501:execute$199
(declare-fun |static_clock_divider_formal#41| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$200
(define-fun |static_clock_divider_formal#42| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (bvnot (|static_clock_divider_formal#0| state))) ; $eq$static_clock_divider_formal.v:113$58_Y
; yosys-smt2-anyseq static_clock_divider_formal#43 1 $auto$setundef.cc:501:execute$197
(declare-fun |static_clock_divider_formal#43| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$198
(define-fun |static_clock_divider_formal#44| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|static_clock_divider_formal#11| state)) #b1) (|static_clock_divider_formal#43| state) (|static_clock_divider_formal#42| state))) ; $procmux$107_Y
(define-fun |static_clock_divider_formal#45| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#37| state) (|static_clock_divider_formal#44| state) (|static_clock_divider_formal#41| state))) ; $0$formal$static_clock_divider_formal.v:112$12_CHECK[0:0]$38
; yosys-smt2-anyseq static_clock_divider_formal#46 1 $auto$setundef.cc:501:execute$203
(declare-fun |static_clock_divider_formal#46| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$204
; yosys-smt2-anyseq static_clock_divider_formal#47 1 $auto$setundef.cc:501:execute$201
(declare-fun |static_clock_divider_formal#47| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$202
(define-fun |static_clock_divider_formal#48| ((state |static_clock_divider_formal_s|)) Bool (distinct (|static_clock_divider_formal#9| state) (|static_clock_divider_formal#5| state))) ; $ne$static_clock_divider_formal.v:117$60_Y
(define-fun |static_clock_divider_formal#49| ((state |static_clock_divider_formal_s|)) Bool (and (or  (= ((_ extract 0 0) (|static_clock_divider_formal#10| state)) #b1) false) (or  (= ((_ extract 0 0) (|static_clock_divider_formal#11| state)) #b1) false))) ; $logic_and$static_clock_divider_formal.v:115$59_Y
(define-fun |static_clock_divider_formal#50| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#49| state) (ite (|static_clock_divider_formal#48| state) #b1 #b0) (|static_clock_divider_formal#47| state))) ; $procmux$115_Y
(define-fun |static_clock_divider_formal#51| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#37| state) (|static_clock_divider_formal#50| state) (|static_clock_divider_formal#46| state))) ; $0$formal$static_clock_divider_formal.v:116$13_CHECK[0:0]$40
(define-fun |static_clock_divider_formal#52| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#49| state) #b1 #b0)) ; $procmux$111_Y
(define-fun |static_clock_divider_formal#53| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#37| state) (|static_clock_divider_formal#52| state) #b0)) ; $auto$rtlil.cc:2218:Mux$246
; yosys-smt2-anyseq static_clock_divider_formal#54 1 $auto$setundef.cc:501:execute$209
(declare-fun |static_clock_divider_formal#54| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$210
; yosys-smt2-anyseq static_clock_divider_formal#55 1 $auto$setundef.cc:501:execute$207
(declare-fun |static_clock_divider_formal#55| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$208
; yosys-smt2-anyseq static_clock_divider_formal#56 1 $auto$setundef.cc:501:execute$205
(declare-fun |static_clock_divider_formal#56| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$206
(define-fun |static_clock_divider_formal#57| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#34| state) (|static_clock_divider_formal#0| state) (|static_clock_divider_formal#56| state))) ; $procmux$127_Y
(define-fun |static_clock_divider_formal#58| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#49| state) (|static_clock_divider_formal#57| state) (|static_clock_divider_formal#55| state))) ; $procmux$129_Y
(define-fun |static_clock_divider_formal#59| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#37| state) (|static_clock_divider_formal#58| state) (|static_clock_divider_formal#54| state))) ; $0$formal$static_clock_divider_formal.v:118$14_CHECK[0:0]$42
(define-fun |static_clock_divider_formal#60| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#34| state) #b1 #b0)) ; $procmux$120_Y
(define-fun |static_clock_divider_formal#61| ((state |static_clock_divider_formal_s|)) Bool (and  (|static_clock_divider_formal#37| state) (|static_clock_divider_formal#49| state))) ; $auto$opt_dff.cc:276:combine_resets$227
(define-fun |static_clock_divider_formal#62| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#61| state) (|static_clock_divider_formal#60| state) #b0)) ; $auto$rtlil.cc:2218:Mux$248
; yosys-smt2-anyseq static_clock_divider_formal#63 1 $auto$setundef.cc:501:execute$215
(declare-fun |static_clock_divider_formal#63| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$216
; yosys-smt2-anyseq static_clock_divider_formal#64 1 $auto$setundef.cc:501:execute$213
(declare-fun |static_clock_divider_formal#64| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$214
(define-fun |static_clock_divider_formal#65| ((state |static_clock_divider_formal_s|)) Bool (not (or  (= ((_ extract 0 0) (|static_clock_divider_formal#0| state)) #b1) false))) ; $logic_not$static_clock_divider_formal.v:121$62_Y
; yosys-smt2-anyseq static_clock_divider_formal#66 1 $auto$setundef.cc:501:execute$211
(declare-fun |static_clock_divider_formal#66| (|static_clock_divider_formal_s|) (_ BitVec 1)) ; $auto$rtlil.cc:2811:Anyseq$212
(define-fun |static_clock_divider_formal#67| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#34| state) (|static_clock_divider_formal#66| state) (ite (|static_clock_divider_formal#65| state) #b1 #b0))) ; $procmux$141_Y
(define-fun |static_clock_divider_formal#68| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#49| state) (|static_clock_divider_formal#67| state) (|static_clock_divider_formal#64| state))) ; $procmux$143_Y
(define-fun |static_clock_divider_formal#69| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#37| state) (|static_clock_divider_formal#68| state) (|static_clock_divider_formal#63| state))) ; $0$formal$static_clock_divider_formal.v:120$15_CHECK[0:0]$44
(define-fun |static_clock_divider_formal#70| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#34| state) #b0 #b1)) ; $procmux$134_Y
(define-fun |static_clock_divider_formal#71| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#61| state) (|static_clock_divider_formal#70| state) #b0)) ; $auto$rtlil.cc:2218:Mux$250
(define-fun |static_clock_divider_formal#72| ((state |static_clock_divider_formal_s|)) (_ BitVec 32) (ite (|static_clock_divider_formal#2| state) (|static_clock_divider_formal#8| state) (|static_clock_divider_formal#5| state))) ; $auto$rtlil.cc:2218:Mux$236
(define-fun |static_clock_divider_formal#73| ((state |static_clock_divider_formal_s|)) (_ BitVec 32) (ite (|static_clock_divider_formal#1| state) (|static_clock_divider_formal#72| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:2218:Mux$238
(define-fun |static_clock_divider_formal#74| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#2| state) (ite (|static_clock_divider_formal#6| state) #b1 #b0) (|static_clock_divider_formal#0| state))) ; $auto$rtlil.cc:2218:Mux$240
(define-fun |static_clock_divider_formal#75| ((state |static_clock_divider_formal_s|)) (_ BitVec 1) (ite (|static_clock_divider_formal#1| state) (|static_clock_divider_formal#74| state) #b0)) ; $auto$rtlil.cc:2218:Mux$242
(define-fun |static_clock_divider_formal_a| ((state |static_clock_divider_formal_s|)) Bool (and
  (|static_clock_divider_formal_a 0| state)
  (|static_clock_divider_formal_a 1| state)
  (|static_clock_divider_formal_a 2| state)
  (|static_clock_divider_formal_a 3| state)
  (|static_clock_divider_formal_a 4| state)
))
(define-fun |static_clock_divider_formal_u| ((state |static_clock_divider_formal_s|)) Bool (and
  (|static_clock_divider_formal_u 0| state)
  (|static_clock_divider_formal_u 1| state)
  (|static_clock_divider_formal_u 2| state)
))
(define-fun |static_clock_divider_formal_i| ((state |static_clock_divider_formal_s|)) Bool (and
  (= (= ((_ extract 0 0) (|static_clock_divider_formal#4| state)) #b1) false) ; f_past_valid
  (= (|static_clock_divider_formal#22| state) false) ; $formal$static_clock_divider_formal.v:125$16_EN
  (= (= ((_ extract 0 0) (|static_clock_divider_formal#12| state)) #b1) false) ; $formal$static_clock_divider_formal.v:120$15_EN
  (= (= ((_ extract 0 0) (|static_clock_divider_formal#14| state)) #b1) false) ; $formal$static_clock_divider_formal.v:118$14_EN
  (= (= ((_ extract 0 0) (|static_clock_divider_formal#16| state)) #b1) false) ; $formal$static_clock_divider_formal.v:116$13_EN
  (= (= ((_ extract 0 0) (|static_clock_divider_formal#19| state)) #b1) false) ; $formal$static_clock_divider_formal.v:111$11_EN
))
(define-fun |static_clock_divider_formal_h| ((state |static_clock_divider_formal_s|)) Bool true)
(define-fun |static_clock_divider_formal_t| ((state |static_clock_divider_formal_s|) (next_state |static_clock_divider_formal_s|)) Bool (and
  (= (ite (|static_clock_divider_formal#3| state) #b1 #b0) (|static_clock_divider_formal#21| next_state)) ; $procdff$166 $and$static_clock_divider_formal.v:0$51_Y
  (= (|static_clock_divider_formal#38| state) (|static_clock_divider_formal#20| next_state)) ; $procdff$177 $formal$static_clock_divider_formal.v:111$11_CHECK
  (= (|static_clock_divider_formal#40| state) (|static_clock_divider_formal#19| next_state)) ; $auto$opt_dff.cc:702:run$234 $formal$static_clock_divider_formal.v:111$11_EN
  (= (|static_clock_divider_formal#45| state) (|static_clock_divider_formal#18| next_state)) ; $procdff$179 $formal$static_clock_divider_formal.v:112$12_CHECK
  (= (|static_clock_divider_formal#51| state) (|static_clock_divider_formal#17| next_state)) ; $procdff$181 $formal$static_clock_divider_formal.v:116$13_CHECK
  (= (|static_clock_divider_formal#53| state) (|static_clock_divider_formal#16| next_state)) ; $auto$opt_dff.cc:702:run$233 $formal$static_clock_divider_formal.v:116$13_EN
  (= (|static_clock_divider_formal#59| state) (|static_clock_divider_formal#15| next_state)) ; $procdff$183 $formal$static_clock_divider_formal.v:118$14_CHECK
  (= (|static_clock_divider_formal#62| state) (|static_clock_divider_formal#14| next_state)) ; $auto$opt_dff.cc:702:run$232 $formal$static_clock_divider_formal.v:118$14_EN
  (= (|static_clock_divider_formal#69| state) (|static_clock_divider_formal#13| next_state)) ; $procdff$185 $formal$static_clock_divider_formal.v:120$15_CHECK
  (= (|static_clock_divider_formal#71| state) (|static_clock_divider_formal#12| next_state)) ; $auto$opt_dff.cc:702:run$229 $formal$static_clock_divider_formal.v:120$15_EN
  (= (ite (|static_clock_divider_formal#1| state) #b1 #b0) (|static_clock_divider_formal#11| next_state)) ; $procdff$168 $past$static_clock_divider_formal.v:110$3$0
  (= (ite (|static_clock_divider_formal#2| state) #b1 #b0) (|static_clock_divider_formal#10| next_state)) ; $procdff$169 $past$static_clock_divider_formal.v:115$4$0
  (= (|static_clock_divider_formal#5| state) (|static_clock_divider_formal#9| next_state)) ; $procdff$171 $past$static_clock_divider_formal.v:117$6$0
  (= (|static_clock_divider_formal#73| state) (|static_clock_divider_formal#5| next_state)) ; $auto$opt_dff.cc:764:run$226 \counter
  (= #b1 (|static_clock_divider_formal#4| next_state)) ; $procdff$165 \f_past_valid
  (= (|static_clock_divider_formal#75| state) (|static_clock_divider_formal#0| next_state)) ; $auto$opt_dff.cc:764:run$224 \en_OUT
)) ; end of module static_clock_divider_formal
; yosys-smt2-topmod static_clock_divider_formal
; end of yosys output
