

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Thu Feb  8 18:39:15 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI_hls
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_208     |RNI_Pipeline_WEIGHTS_LOOP     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_RNI_Pipeline_VITIS_LOOP_68_1_fu_228  |RNI_Pipeline_VITIS_LOOP_68_1  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     2|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    371|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    2|    1574|   1506|    -|
|Memory           |        0|    -|      36|      9|    0|
|Multiplexer      |        -|    -|       -|    397|    -|
|Register         |        -|    -|     627|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    2|    2237|   2283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_RNI_Pipeline_VITIS_LOOP_68_1_fu_228  |RNI_Pipeline_VITIS_LOOP_68_1  |        0|   0|   42|   75|    0|
    |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_208     |RNI_Pipeline_WEIGHTS_LOOP     |        0|   2|  526|  401|    0|
    |control_s_axi_U                          |control_s_axi                 |        0|   0|  176|  296|    0|
    |gmem_m_axi_U                             |gmem_m_axi                    |        4|   0|  830|  734|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                              |        4|   2| 1574| 1506|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NEURONS_MEM_U    |NEURONS_MEM_RAM_AUTO_1R1W    |        0|  32|   7|    0|    14|   32|     1|          448|
    |NEURONS_U        |NEURONS_ROM_AUTO_1R          |        0|   3|   1|    0|    14|    3|     1|           42|
    |NEURONS_STATE_U  |NEURONS_STATE_RAM_AUTO_1R1W  |        0|   1|   1|    0|    14|    1|     1|           14|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                             |        0|  36|   9|    0|    42|   36|     3|          504|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add8_fu_370_p2                       |         +|   0|  0|  39|          32|          32|
    |add_fu_301_p2                        |         +|   0|  0|  39|          32|          32|
    |add_ln19_fu_283_p2                   |         +|   0|  0|  10|           2|           1|
    |add_ln21_fu_421_p2                   |         +|   0|  0|  71|          64|           1|
    |cmp12_fu_307_p2                      |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln19_fu_277_p2                  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln21_1_fu_348_p2                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln21_fu_313_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln23_fu_376_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln49_fu_415_p2                  |      icmp|   0|  0|  32|          25|           1|
    |LAYERS_load_phi_cast_cast_fu_293_p3  |    select|   0|  0|   4|           1|           4|
    |empty_23_fu_388_p3                   |    select|   0|  0|   3|           1|           3|
    |select_ln23_fu_382_p3                |    select|   0|  0|   3|           1|           3|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 371|         290|         209|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |NEURONS_MEM_address0    |   25|          5|    4|         20|
    |NEURONS_MEM_ce0         |   20|          4|    1|          4|
    |NEURONS_MEM_d0          |   14|          3|   32|         96|
    |NEURONS_MEM_we0         |   14|          3|    1|          3|
    |NEURONS_STATE_address0  |   14|          3|    4|         12|
    |NEURONS_STATE_ce0       |   14|          3|    1|          3|
    |ap_NS_fsm               |  117|         26|    1|         26|
    |gmem_ARADDR             |   14|          3|   64|        192|
    |gmem_ARLEN              |   14|          3|   32|         96|
    |gmem_ARVALID            |   14|          3|    1|          3|
    |gmem_AWADDR             |   14|          3|   64|        192|
    |gmem_AWLEN              |   14|          3|   32|         96|
    |gmem_AWVALID            |   14|          3|    1|          3|
    |gmem_BREADY             |   14|          3|    1|          3|
    |gmem_RREADY             |    9|          2|    1|          2|
    |gmem_WVALID             |    9|          2|    1|          2|
    |gmem_blk_n_AR           |    9|          2|    1|          2|
    |gmem_blk_n_AW           |    9|          2|    1|          2|
    |gmem_blk_n_B            |    9|          2|    1|          2|
    |i_fu_114                |    9|          2|    2|          4|
    |j_2_reg_185             |    9|          2|   64|        128|
    |j_fu_110                |    9|          2|   32|         64|
    |k_reg_198               |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  397|         86|  374|       1019|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |NEURONS_MEM_addr_reg_559                              |   4|   0|    4|          0|
    |NEURONS_load_reg_532                                  |   3|   0|    3|          0|
    |add8_reg_538                                          |  32|   0|   32|          0|
    |add_ln19_reg_475                                      |   2|   0|    2|          0|
    |add_reg_480                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                             |  25|   0|   25|          0|
    |cmp12_reg_485                                         |   1|   0|    1|          0|
    |empty_23_reg_544                                      |   3|   0|    3|          0|
    |gmem_addr_reg_467                                     |  64|   0|   64|          0|
    |grp_RNI_Pipeline_VITIS_LOOP_68_1_fu_228_ap_start_reg  |   1|   0|    1|          0|
    |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_208_ap_start_reg     |   1|   0|    1|          0|
    |i_fu_114                                              |   2|   0|    2|          0|
    |icmp_ln21_reg_491                                     |   1|   0|    1|          0|
    |j_2_reg_185                                           |  64|   0|   64|          0|
    |j_fu_110                                              |  32|   0|   32|          0|
    |k_reg_198                                             |  32|   0|   32|          0|
    |n_i                                                   |  32|   0|   32|          0|
    |output_r_read_reg_457                                 |  64|   0|   64|          0|
    |sext_ln21_1_reg_508                                   |  64|   0|   64|          0|
    |trunc_ln1_reg_513                                     |  62|   0|   62|          0|
    |trunc_ln21_1_reg_519                                  |   4|   0|    4|          0|
    |trunc_ln21_reg_503                                    |   4|   0|    4|          0|
    |trunc_ln23_reg_554                                    |   4|   0|    4|          0|
    |trunc_ln_reg_462                                      |  62|   0|   62|          0|
    |w_i                                                   |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 627|   0|  627|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           RNI|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           RNI|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           RNI|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 3 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [RNI_hls/apc/src/RNI_v3.c:7]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 512, void @empty_8, void @empty_12, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [RNI_hls/apc/src/RNI_v3.c:7]   --->   Operation 36 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [RNI_hls/apc/src/RNI_v3.c:7]   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n_i_load = load i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:63]   --->   Operation 38 'load' 'n_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i62 %trunc_ln" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 40 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 41 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln19 = store i2 0, i2 %i" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 42 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln19 = store i32 %n_i_load, i32 %j" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 43 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln19 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 44 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i"   --->   Operation 45 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.56ns)   --->   "%icmp_ln19 = icmp_eq  i2 %i_1, i2 2" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln19 = add i2 %i_1, i2 1" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 47 'add' 'add_ln19' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %NEURONES_LOOP.split, void %VITIS_LOOP_68_1" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%j_load_1 = load i32 %j"   --->   Operation 49 'load' 'j_load_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 51 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%empty = trunc i2 %i_1"   --->   Operation 52 'trunc' 'empty' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%LAYERS_load_phi_cast_cast = select i1 %empty, i32 10, i32 4"   --->   Operation 53 'select' 'LAYERS_load_phi_cast_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns) (out node of the LUT)   --->   "%add = add i32 %LAYERS_load_phi_cast_cast, i32 %j_load_1"   --->   Operation 54 'add' 'add' <Predicate = (!icmp_ln19)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%cmp12 = icmp_eq  i2 %i_1, i2 0"   --->   Operation 55 'icmp' 'cmp12' <Predicate = (!icmp_ln19)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln21 = icmp_slt  i32 %j_load_1, i32 %add" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 56 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc56, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 57 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%w_i_load = load i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:61]   --->   Operation 58 'load' 'w_i_load' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 59 'sext' 'sext_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 60 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i32 %add" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 61 'sext' 'sext_ln21_1' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln21 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 62 'br' 'br_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:68]   --->   Operation 63 'partselect' 'trunc_ln1' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_2 = phi i64 %add_ln21, void %for.inc50, i64 %sext_ln21, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 64 'phi' 'j_2' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%k = phi i32 %add8, void %for.inc50, i32 %w_i_load, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 65 'phi' 'k' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 66 'trunc' 'trunc_ln21_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.52ns)   --->   "%icmp_ln21_1 = icmp_eq  i64 %j_2, i64 %sext_ln21_1" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 67 'icmp' 'icmp_ln21_1' <Predicate = (icmp_ln21)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %WEIGHTS_LOOP.split, void %for.inc56.loopexit" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 68 'br' 'br_ln21' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%NEURONS_addr = getelementptr i3 %NEURONS, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 69 'getelementptr' 'NEURONS_addr' <Predicate = (icmp_ln21 & !icmp_ln21_1)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 70 'load' 'NEURONS_load' <Predicate = (icmp_ln21 & !icmp_ln21_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln61 = store i32 %k, i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:61]   --->   Operation 71 'store' 'store_ln61' <Predicate = (icmp_ln21 & icmp_ln21_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc56" [RNI_hls/apc/src/RNI_v3.c:63]   --->   Operation 72 'br' 'br_ln63' <Predicate = (icmp_ln21 & icmp_ln21_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln19 = store i2 %add_ln19, i2 %i" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 73 'store' 'store_ln19' <Predicate = (icmp_ln21_1) | (!icmp_ln21)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln19 = store i32 %add, i32 %j" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 74 'store' 'store_ln19' <Predicate = (icmp_ln21_1) | (!icmp_ln21)> <Delay = 1.58>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln19 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:19]   --->   Operation 75 'br' 'br_ln19' <Predicate = (icmp_ln21_1) | (!icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 76 'load' 'NEURONS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%NEURONS_load_cast = zext i3 %NEURONS_load" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 77 'zext' 'NEURONS_load_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.55ns)   --->   "%add8 = add i32 %NEURONS_load_cast, i32 %k" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 78 'add' 'add8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%icmp_ln23 = icmp_slt  i32 %k, i32 %add8" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 79 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%select_ln23 = select i1 %cmp12, i3 %NEURONS_load, i3 0" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 80 'select' 'select_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.98ns) (out node of the LUT)   --->   "%empty_23 = select i1 %icmp_ln23, i3 %select_ln23, i3 0" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 81 'select' 'empty_23' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %empty_23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 82 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [8/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 83 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 84 [7/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 84 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 85 [6/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 85 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 86 [5/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 86 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 87 [4/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 87 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 88 [3/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 88 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 89 [2/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 89 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 90 [1/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln23" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 90 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %k" [RNI_hls/apc/src/RNI_v3.c:23]   --->   Operation 91 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [2/2] (1.58ns)   --->   "%call_ln21 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln21_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i4 %trunc_ln23, i4 %trunc_ln21, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 92 'call' 'call_ln21' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln21 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln21_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i4 %trunc_ln23, i4 %trunc_ln21, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 93 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 94 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 95 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 17 <SV = 16> <Delay = 6.98>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 96 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 97 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %NEURONS_MEM_load_1, i32 7, i32 31" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 98 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (2.34ns)   --->   "%icmp_ln49 = icmp_sgt  i25 %tmp, i25 0" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 99 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc50, void %if.then39" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 100 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:51]   --->   Operation 101 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln51 = store i1 1, i4 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:51]   --->   Operation 102 'store' 'store_ln51' <Predicate = (icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_17 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln52 = store i32 0, i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:52]   --->   Operation 103 'store' 'store_ln52' <Predicate = (icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc50" [RNI_hls/apc/src/RNI_v3.c:53]   --->   Operation 104 'br' 'br_ln53' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (3.52ns)   --->   "%add_ln21 = add i64 %j_2, i64 1" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 105 'add' 'add_ln21' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln21 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:21]   --->   Operation 106 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 7.30>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i62 %trunc_ln1" [RNI_hls/apc/src/RNI_v3.c:68]   --->   Operation 107 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln68" [RNI_hls/apc/src/RNI_v3.c:68]   --->   Operation 108 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_1, i32 10" [RNI_hls/apc/src/RNI_v3.c:68]   --->   Operation 109 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln68 = call void @RNI_Pipeline_VITIS_LOOP_68_1, i32 %gmem, i62 %trunc_ln1, i32 %NEURONS_MEM" [RNI_hls/apc/src/RNI_v3.c:68]   --->   Operation 110 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 4> <Delay = 0.00>
ST_20 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln68 = call void @RNI_Pipeline_VITIS_LOOP_68_1, i32 %gmem, i62 %trunc_ln1, i32 %NEURONS_MEM" [RNI_hls/apc/src/RNI_v3.c:68]   --->   Operation 111 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 112 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 112 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 113 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 113 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 114 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 114 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 115 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 115 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 9> <Delay = 7.30>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [RNI_hls/apc/src/RNI_v3.c:63]   --->   Operation 116 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln63 = store i32 %j_load, i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:63]   --->   Operation 117 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 118 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [RNI_hls/apc/src/RNI_v3.c:72]   --->   Operation 119 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ w_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ NEURONS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEM]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 01111111111111111111111111]
i                         (alloca           ) [ 01111111111111111100000000]
spectopmodule_ln7         (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
output_r_read             (read             ) [ 00111111111111111100000000]
input_r_read              (read             ) [ 00000000000000000000000000]
n_i_load                  (load             ) [ 00000000000000000000000000]
trunc_ln                  (partselect       ) [ 00111111111111111100000000]
sext_ln23                 (sext             ) [ 00000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 00111111111111111100000000]
store_ln19                (store            ) [ 00000000000000000000000000]
store_ln19                (store            ) [ 00000000000000000000000000]
br_ln19                   (br               ) [ 00000000000000000000000000]
i_1                       (load             ) [ 00000000000000000000000000]
icmp_ln19                 (icmp             ) [ 00111111111111111100000000]
add_ln19                  (add              ) [ 00011111111111111100000000]
br_ln19                   (br               ) [ 00000000000000000000000000]
j_load_1                  (load             ) [ 00000000000000000000000000]
speclooptripcount_ln19    (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln19         (specloopname     ) [ 00000000000000000000000000]
empty                     (trunc            ) [ 00000000000000000000000000]
LAYERS_load_phi_cast_cast (select           ) [ 00000000000000000000000000]
add                       (add              ) [ 00011111111111111100000000]
cmp12                     (icmp             ) [ 00011111111111111100000000]
icmp_ln21                 (icmp             ) [ 00111111111111111100000000]
br_ln21                   (br               ) [ 00000000000000000000000000]
w_i_load                  (load             ) [ 00111111111111111100000000]
sext_ln21                 (sext             ) [ 00111111111111111100000000]
trunc_ln21                (trunc            ) [ 00011111111111111100000000]
sext_ln21_1               (sext             ) [ 00011111111111111100000000]
br_ln21                   (br               ) [ 00111111111111111100000000]
trunc_ln1                 (partselect       ) [ 00000000000000000011100000]
j_2                       (phi              ) [ 00011111111111111100000000]
k                         (phi              ) [ 00011111111111110000000000]
trunc_ln21_1              (trunc            ) [ 00001111111111110000000000]
icmp_ln21_1               (icmp             ) [ 00111111111111111100000000]
br_ln21                   (br               ) [ 00000000000000000000000000]
NEURONS_addr              (getelementptr    ) [ 00001000000000000000000000]
store_ln61                (store            ) [ 00000000000000000000000000]
br_ln63                   (br               ) [ 00000000000000000000000000]
store_ln19                (store            ) [ 00000000000000000000000000]
store_ln19                (store            ) [ 00000000000000000000000000]
br_ln19                   (br               ) [ 00000000000000000000000000]
NEURONS_load              (load             ) [ 00000100000000000000000000]
NEURONS_load_cast         (zext             ) [ 00000000000000000000000000]
add8                      (add              ) [ 00110011111111111100000000]
icmp_ln23                 (icmp             ) [ 00000000000000000000000000]
select_ln23               (select           ) [ 00000000000000000000000000]
empty_23                  (select           ) [ 00000010000000000000000000]
zext_ln23                 (zext             ) [ 00000001111111000000000000]
empty_24                  (readreq          ) [ 00000000000000000000000000]
trunc_ln23                (trunc            ) [ 00000000000000010000000000]
call_ln21                 (call             ) [ 00000000000000000000000000]
NEURONS_MEM_addr          (getelementptr    ) [ 00000000000000000100000000]
specloopname_ln21         (specloopname     ) [ 00000000000000000000000000]
NEURONS_MEM_load_1        (load             ) [ 00000000000000000000000000]
tmp                       (partselect       ) [ 00000000000000000000000000]
icmp_ln49                 (icmp             ) [ 00111111111111111100000000]
br_ln49                   (br               ) [ 00000000000000000000000000]
NEURONS_STATE_addr        (getelementptr    ) [ 00000000000000000000000000]
store_ln51                (store            ) [ 00000000000000000000000000]
store_ln52                (store            ) [ 00000000000000000000000000]
br_ln53                   (br               ) [ 00000000000000000000000000]
add_ln21                  (add              ) [ 00111111111111111100000000]
br_ln21                   (br               ) [ 00111111111111111100000000]
sext_ln68                 (sext             ) [ 00000000000000000000000000]
gmem_addr_1               (getelementptr    ) [ 00000000000000000001111111]
empty_25                  (writereq         ) [ 00000000000000000000000000]
call_ln68                 (call             ) [ 00000000000000000000000000]
j_load                    (load             ) [ 00000000000000000000000000]
store_ln63                (store            ) [ 00000000000000000000000000]
empty_26                  (writeresp        ) [ 00000000000000000000000000]
ret_ln72                  (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="NEURONS_MEM">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_68_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="j_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="output_r_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_r_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="5"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_24/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_writeresp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/18 empty_26/21 "/>
</bind>
</comp>

<comp id="144" class="1004" name="NEURONS_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_load/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="NEURONS_MEM_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="64" slack="13"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEM_addr/16 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEM_load_1/16 store_ln52/17 "/>
</bind>
</comp>

<comp id="170" class="1004" name="NEURONS_STATE_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="14"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/17 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln51_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/17 "/>
</bind>
</comp>

<comp id="185" class="1005" name="j_2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="13"/>
<pin id="187" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_2_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="k_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="k_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="11"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="4" slack="11"/>
<pin id="213" dir="0" index="4" bw="62" slack="13"/>
<pin id="214" dir="0" index="5" bw="32" slack="9"/>
<pin id="215" dir="0" index="6" bw="1" slack="12"/>
<pin id="216" dir="0" index="7" bw="4" slack="0"/>
<pin id="217" dir="0" index="8" bw="4" slack="12"/>
<pin id="218" dir="0" index="9" bw="8" slack="0"/>
<pin id="219" dir="0" index="10" bw="32" slack="0"/>
<pin id="220" dir="0" index="11" bw="1" slack="0"/>
<pin id="221" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/14 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_68_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="62" slack="2"/>
<pin id="232" dir="0" index="3" bw="32" slack="0"/>
<pin id="233" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/19 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load_1/2 j_load/25 "/>
</bind>
</comp>

<comp id="240" class="1004" name="n_i_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_i_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="62" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="0" index="3" bw="7" slack="0"/>
<pin id="249" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln23_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="62" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="gmem_addr_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln19_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln19_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="1"/>
<pin id="276" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln19_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln19_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="empty_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="LAYERS_load_phi_cast_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="LAYERS_load_phi_cast_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="cmp12_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln21_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="w_i_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_i_load/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln21_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln21_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln21_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="62" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="1"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln21_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln21_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln61_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln19_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="0" index="1" bw="2" slack="2"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln19_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="2"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="NEURONS_load_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="NEURONS_load_cast/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="2"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add8/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln23_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln23_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="3"/>
<pin id="384" dir="0" index="1" bw="3" slack="1"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="empty_23_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_23/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln23_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="11"/>
<pin id="402" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/14 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="25" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln49_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="25" slack="0"/>
<pin id="417" dir="0" index="1" bw="25" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/17 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln21_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="14"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/17 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln68_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="62" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/18 "/>
</bind>
</comp>

<comp id="430" class="1004" name="gmem_addr_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/18 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln63_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/25 "/>
</bind>
</comp>

<comp id="443" class="1005" name="j_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="457" class="1005" name="output_r_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="trunc_ln_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="62" slack="13"/>
<pin id="464" dir="1" index="1" bw="62" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="467" class="1005" name="gmem_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="5"/>
<pin id="469" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="add_ln19_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="1"/>
<pin id="477" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="480" class="1005" name="add_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="485" class="1005" name="cmp12_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="3"/>
<pin id="487" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp12 "/>
</bind>
</comp>

<comp id="491" class="1005" name="icmp_ln21_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="498" class="1005" name="sext_ln21_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="503" class="1005" name="trunc_ln21_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="12"/>
<pin id="505" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="508" class="1005" name="sext_ln21_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="trunc_ln1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="62" slack="1"/>
<pin id="515" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="trunc_ln21_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="11"/>
<pin id="521" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln21_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="NEURONS_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="1"/>
<pin id="529" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="NEURONS_load_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="1"/>
<pin id="534" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_load "/>
</bind>
</comp>

<comp id="538" class="1005" name="add8_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add8 "/>
</bind>
</comp>

<comp id="544" class="1005" name="empty_23_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="1"/>
<pin id="546" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="549" class="1005" name="zext_ln23_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="554" class="1005" name="trunc_ln23_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="1"/>
<pin id="556" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="559" class="1005" name="NEURONS_MEM_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="add_ln21_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="1"/>
<pin id="569" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="572" class="1005" name="gmem_addr_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="3"/>
<pin id="574" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="86" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="104" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="108" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="82" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="100" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="196"><net_src comp="190" pin="4"/><net_sink comp="144" pin=2"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="207"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="222"><net_src comp="88" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="198" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="208" pin=10"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="208" pin=11"/></net>

<net id="234"><net_src comp="106" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="124" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="240" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="274" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="78" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="80" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="237" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="274" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="237" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="301" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="8" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="237" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="237" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="301" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="347"><net_src comp="190" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="190" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="201" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="8" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="198" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="198" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="84" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="376" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="403"><net_src comp="198" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="411"><net_src comp="92" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="164" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="94" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="96" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="405" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="98" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="185" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="102" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="434"><net_src comp="0" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="430" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="441"><net_src comp="237" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="6" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="110" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="453"><net_src comp="114" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="460"><net_src comp="118" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="465"><net_src comp="244" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="470"><net_src comp="258" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="478"><net_src comp="283" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="483"><net_src comp="301" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="488"><net_src comp="307" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="494"><net_src comp="313" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="323" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="506"><net_src comp="327" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="511"><net_src comp="331" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="516"><net_src comp="335" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="522"><net_src comp="344" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="530"><net_src comp="144" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="535"><net_src comp="151" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="541"><net_src comp="370" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="547"><net_src comp="388" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="552"><net_src comp="396" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="557"><net_src comp="400" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="562"><net_src comp="157" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="570"><net_src comp="421" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="575"><net_src comp="430" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="136" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {18 19 20 21 22 23 24 25 }
	Port: n_i | {25 }
	Port: w_i | {3 }
	Port: NEURONS_MEM | {14 15 17 }
	Port: NEURONS_STATE | {17 }
 - Input state : 
	Port: RNI : gmem | {6 7 8 9 10 11 12 13 14 15 }
	Port: RNI : input_r | {1 }
	Port: RNI : output_r | {1 }
	Port: RNI : n_i | {1 }
	Port: RNI : w_i | {2 }
	Port: RNI : NEURONS | {3 4 }
	Port: RNI : WEIGHTS | {14 15 }
	Port: RNI : NEURONS_MEM | {14 15 16 17 19 20 }
	Port: RNI : NEURONS_STATE | {14 15 }
  - Chain level:
	State 1
		sext_ln23 : 1
		gmem_addr : 2
		store_ln19 : 1
		store_ln19 : 1
	State 2
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
		empty : 1
		LAYERS_load_phi_cast_cast : 2
		add : 3
		cmp12 : 1
		icmp_ln21 : 4
		br_ln21 : 5
		sext_ln21 : 1
		trunc_ln21 : 1
		sext_ln21_1 : 4
	State 3
		trunc_ln21_1 : 1
		icmp_ln21_1 : 1
		br_ln21 : 2
		NEURONS_addr : 1
		NEURONS_load : 2
		store_ln61 : 1
	State 4
	State 5
		add8 : 1
		icmp_ln23 : 2
		empty_23 : 3
	State 6
		empty_24 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		call_ln21 : 1
	State 15
	State 16
		NEURONS_MEM_load_1 : 1
	State 17
		tmp : 1
		icmp_ln49 : 2
		br_ln49 : 3
		store_ln51 : 1
	State 18
		gmem_addr_1 : 1
		empty_25 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln63 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   |   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_208  |    2    |  6.5906 |   624   |   344   |
|          | grp_RNI_Pipeline_VITIS_LOOP_68_1_fu_228 |    0    |  1.588  |   137   |    35   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln19_fu_277            |    0    |    0    |    0    |    10   |
|          |               cmp12_fu_307              |    0    |    0    |    0    |    10   |
|   icmp   |             icmp_ln21_fu_313            |    0    |    0    |    0    |    39   |
|          |            icmp_ln21_1_fu_348           |    0    |    0    |    0    |    71   |
|          |             icmp_ln23_fu_376            |    0    |    0    |    0    |    39   |
|          |             icmp_ln49_fu_415            |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             add_ln19_fu_283             |    0    |    0    |    0    |    10   |
|    add   |                add_fu_301               |    0    |    0    |    0    |    39   |
|          |               add8_fu_370               |    0    |    0    |    0    |    39   |
|          |             add_ln21_fu_421             |    0    |    0    |    0    |    71   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |     LAYERS_load_phi_cast_cast_fu_293    |    0    |    0    |    0    |    32   |
|  select  |            select_ln23_fu_382           |    0    |    0    |    0    |    3    |
|          |             empty_23_fu_388             |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |        output_r_read_read_fu_118        |    0    |    0    |    0    |    0    |
|          |         input_r_read_read_fu_124        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_130           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_136          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln_fu_244             |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln1_fu_335            |    0    |    0    |    0    |    0    |
|          |                tmp_fu_405               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             sext_ln23_fu_254            |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln21_fu_323            |    0    |    0    |    0    |    0    |
|          |            sext_ln21_1_fu_331           |    0    |    0    |    0    |    0    |
|          |             sext_ln68_fu_427            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               empty_fu_289              |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln21_fu_327            |    0    |    0    |    0    |    0    |
|          |           trunc_ln21_1_fu_344           |    0    |    0    |    0    |    0    |
|          |            trunc_ln23_fu_400            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   zext   |         NEURONS_load_cast_fu_367        |    0    |    0    |    0    |    0    |
|          |             zext_ln23_fu_396            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    2    |  8.1786 |   761   |   777   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|   NEURONS   |    0   |    3   |    1   |    -   |
| NEURONS_MEM |    0   |   32   |    7   |    0   |
|NEURONS_STATE|    0   |    1   |    1   |    0   |
|   WEIGHTS   |    0   |    8   |    7   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |    0   |   44   |   16   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|NEURONS_MEM_addr_reg_559|    4   |
|  NEURONS_addr_reg_527  |    4   |
|  NEURONS_load_reg_532  |    3   |
|      add8_reg_538      |   32   |
|    add_ln19_reg_475    |    2   |
|    add_ln21_reg_567    |   64   |
|       add_reg_480      |   32   |
|      cmp12_reg_485     |    1   |
|    empty_23_reg_544    |    3   |
|   gmem_addr_1_reg_572  |   32   |
|    gmem_addr_reg_467   |   32   |
|        i_reg_450       |    2   |
|    icmp_ln21_reg_491   |    1   |
|       j_2_reg_185      |   64   |
|        j_reg_443       |   32   |
|        k_reg_198       |   32   |
|  output_r_read_reg_457 |   64   |
|   sext_ln21_1_reg_508  |   64   |
|    sext_ln21_reg_498   |   64   |
|    trunc_ln1_reg_513   |   62   |
|  trunc_ln21_1_reg_519  |    4   |
|   trunc_ln21_reg_503   |    4   |
|   trunc_ln23_reg_554   |    4   |
|    trunc_ln_reg_462    |   62   |
|    zext_ln23_reg_549   |   32   |
+------------------------+--------+
|          Total         |   700  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|          grp_readreq_fu_130          |  p2  |   2  |   3  |    6   ||    9    |
|         grp_writeresp_fu_136         |  p0  |   2  |   1  |    2   |
|         grp_writeresp_fu_136         |  p1  |   2  |  32  |   64   ||    9    |
|           grp_access_fu_151          |  p0  |   2  |   4  |    8   ||    9    |
|           grp_access_fu_164          |  p0  |   2  |   4  |    8   ||    9    |
| grp_RNI_Pipeline_WEIGHTS_LOOP_fu_208 |  p7  |   2  |   4  |    8   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   96   ||  9.528  ||    45   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    8   |   761  |   777  |    -   |
|   Memory  |    0   |    -   |    -   |   44   |   16   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   700  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   17   |  1505  |   838  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
