{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 09:38:16 2023 " "Info: Processing started: Fri Sep 08 09:38:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_50:d6\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d5\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d4\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d3\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d2\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d1\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d0\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register SecondsDetector:comb_13\|secondsflag register VendingMachineController:controller\|state.01 60.09 MHz 16.642 ns Internal " "Info: Clock \"clk\" has Internal fmax of 60.09 MHz between source register \"SecondsDetector:comb_13\|secondsflag\" and destination register \"VendingMachineController:controller\|state.01\" (period= 16.642 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.399 ns + Longest register register " "Info: + Longest register to register delay is 2.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SecondsDetector:comb_13\|secondsflag 1 REG LCFF_X44_Y32_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y32_N25; Fanout = 2; REG Node = 'SecondsDetector:comb_13\|secondsflag'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.275 ns) 0.581 ns VendingMachineController:controller\|state~12 2 COMB LCCOMB_X44_Y32_N26 1 " "Info: 2: + IC(0.306 ns) + CELL(0.275 ns) = 0.581 ns; Loc. = LCCOMB_X44_Y32_N26; Fanout = 1; COMB Node = 'VendingMachineController:controller\|state~12'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { SecondsDetector:comb_13|secondsflag VendingMachineController:controller|state~12 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.974 ns VendingMachineController:controller\|state~13 3 COMB LCCOMB_X44_Y32_N12 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.974 ns; Loc. = LCCOMB_X44_Y32_N12; Fanout = 1; COMB Node = 'VendingMachineController:controller\|state~13'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { VendingMachineController:controller|state~12 VendingMachineController:controller|state~13 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.367 ns VendingMachineController:controller\|state~14 4 COMB LCCOMB_X44_Y32_N30 4 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 1.367 ns; Loc. = LCCOMB_X44_Y32_N30; Fanout = 4; COMB Node = 'VendingMachineController:controller\|state~14'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { VendingMachineController:controller|state~13 VendingMachineController:controller|state~14 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.660 ns) 2.399 ns VendingMachineController:controller\|state.01 5 REG LCFF_X45_Y32_N25 16 " "Info: 5: + IC(0.372 ns) + CELL(0.660 ns) = 2.399 ns; Loc. = LCFF_X45_Y32_N25; Fanout = 16; REG Node = 'VendingMachineController:controller\|state.01'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { VendingMachineController:controller|state~14 VendingMachineController:controller|state.01 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.235 ns ( 51.48 % ) " "Info: Total cell delay = 1.235 ns ( 51.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 48.52 % ) " "Info: Total interconnect delay = 1.164 ns ( 48.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { SecondsDetector:comb_13|secondsflag VendingMachineController:controller|state~12 VendingMachineController:controller|state~13 VendingMachineController:controller|state~14 VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.399 ns" { SecondsDetector:comb_13|secondsflag {} VendingMachineController:controller|state~12 {} VendingMachineController:controller|state~13 {} VendingMachineController:controller|state~14 {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.306ns 0.243ns 0.243ns 0.372ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.029 ns - Smallest " "Info: - Smallest clock skew is -14.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 52 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 2.819 ns VendingMachineController:controller\|state.01 3 REG LCFF_X45_Y32_N25 16 " "Info: 3: + IC(1.211 ns) + CELL(0.537 ns) = 2.819 ns; Loc. = LCFF_X45_Y32_N25; Fanout = 16; REG Node = 'VendingMachineController:controller\|state.01'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { clk~clkctrl VendingMachineController:controller|state.01 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.07 % ) " "Info: Total cell delay = 1.496 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.323 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.323 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk clk~clkctrl VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.000ns 0.112ns 1.211ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.848 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 16.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.787 ns) 4.108 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X48_Y50_N31 3 " "Info: 2: + IC(2.362 ns) + CELL(0.787 ns) = 4.108 ns; Loc. = LCFF_X48_Y50_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 5.368 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X47_Y50_N17 3 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 5.368 ns; Loc. = LCFF_X47_Y50_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 6.627 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X47_Y49_N21 3 " "Info: 4: + IC(0.472 ns) + CELL(0.787 ns) = 6.627 ns; Loc. = LCFF_X47_Y49_N21; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.787 ns) 8.174 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X47_Y47_N23 3 " "Info: 5: + IC(0.760 ns) + CELL(0.787 ns) = 8.174 ns; Loc. = LCFF_X47_Y47_N23; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.787 ns) 11.441 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X48_Y3_N13 3 " "Info: 6: + IC(2.480 ns) + CELL(0.787 ns) = 11.441 ns; Loc. = LCFF_X48_Y3_N13; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.787 ns) 13.119 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N15 3 " "Info: 7: + IC(0.891 ns) + CELL(0.787 ns) = 13.119 ns; Loc. = LCFF_X49_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 14.364 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X50_Y1_N7 2 " "Info: 8: + IC(0.458 ns) + CELL(0.787 ns) = 14.364 ns; Loc. = LCFF_X50_Y1_N7; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.000 ns) 15.100 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 6 " "Info: 9: + IC(0.736 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 16.848 ns SecondsDetector:comb_13\|secondsflag 10 REG LCFF_X44_Y32_N25 2 " "Info: 10: + IC(1.211 ns) + CELL(0.537 ns) = 16.848 ns; Loc. = LCFF_X44_Y32_N25; Fanout = 2; REG Node = 'SecondsDetector:comb_13\|secondsflag'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 41.58 % ) " "Info: Total cell delay = 7.005 ns ( 41.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.843 ns ( 58.42 % ) " "Info: Total interconnect delay = 9.843 ns ( 58.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.848 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.848 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 2.362ns 0.473ns 0.472ns 0.760ns 2.480ns 0.891ns 0.458ns 0.736ns 1.211ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk clk~clkctrl VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.000ns 0.112ns 1.211ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.848 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.848 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 2.362ns 0.473ns 0.472ns 0.760ns 2.480ns 0.891ns 0.458ns 0.736ns 1.211ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { SecondsDetector:comb_13|secondsflag VendingMachineController:controller|state~12 VendingMachineController:controller|state~13 VendingMachineController:controller|state~14 VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.399 ns" { SecondsDetector:comb_13|secondsflag {} VendingMachineController:controller|state~12 {} VendingMachineController:controller|state~13 {} VendingMachineController:controller|state~14 {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.306ns 0.243ns 0.243ns 0.372ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk clk~clkctrl VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.000ns 0.112ns 1.211ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.848 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.848 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 2.362ns 0.473ns 0.472ns 0.760ns 2.480ns 0.891ns 0.458ns 0.736ns 1.211ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "VendingMachineController:controller\|alarm SecondsDetector:comb_14\|cnt\[0\] clk 13.498 ns " "Info: Found hold time violation between source  pin or register \"VendingMachineController:controller\|alarm\" and destination pin or register \"SecondsDetector:comb_14\|cnt\[0\]\" for clock \"clk\" (Hold time is 13.498 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.029 ns + Largest " "Info: + Largest clock skew is 14.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.847 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.787 ns) 4.108 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X48_Y50_N31 3 " "Info: 2: + IC(2.362 ns) + CELL(0.787 ns) = 4.108 ns; Loc. = LCFF_X48_Y50_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 5.368 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X47_Y50_N17 3 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 5.368 ns; Loc. = LCFF_X47_Y50_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 6.627 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X47_Y49_N21 3 " "Info: 4: + IC(0.472 ns) + CELL(0.787 ns) = 6.627 ns; Loc. = LCFF_X47_Y49_N21; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.787 ns) 8.174 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X47_Y47_N23 3 " "Info: 5: + IC(0.760 ns) + CELL(0.787 ns) = 8.174 ns; Loc. = LCFF_X47_Y47_N23; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.787 ns) 11.441 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X48_Y3_N13 3 " "Info: 6: + IC(2.480 ns) + CELL(0.787 ns) = 11.441 ns; Loc. = LCFF_X48_Y3_N13; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.787 ns) 13.119 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N15 3 " "Info: 7: + IC(0.891 ns) + CELL(0.787 ns) = 13.119 ns; Loc. = LCFF_X49_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 14.364 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X50_Y1_N7 2 " "Info: 8: + IC(0.458 ns) + CELL(0.787 ns) = 14.364 ns; Loc. = LCFF_X50_Y1_N7; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.000 ns) 15.100 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 6 " "Info: 9: + IC(0.736 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.537 ns) 16.847 ns SecondsDetector:comb_14\|cnt\[0\] 10 REG LCFF_X43_Y32_N15 3 " "Info: 10: + IC(1.210 ns) + CELL(0.537 ns) = 16.847 ns; Loc. = LCFF_X43_Y32_N15; Fanout = 3; REG Node = 'SecondsDetector:comb_14\|cnt\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_14|cnt[0] } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 41.58 % ) " "Info: Total cell delay = 7.005 ns ( 41.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.842 ns ( 58.42 % ) " "Info: Total interconnect delay = 9.842 ns ( 58.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.847 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_14|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.847 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_14|cnt[0] {} } { 0.000ns 0.000ns 2.362ns 0.473ns 0.472ns 0.760ns 2.480ns 0.891ns 0.458ns 0.736ns 1.210ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.818 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 52 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.537 ns) 2.818 ns VendingMachineController:controller\|alarm 3 REG LCFF_X43_Y32_N1 5 " "Info: 3: + IC(1.210 ns) + CELL(0.537 ns) = 2.818 ns; Loc. = LCFF_X43_Y32_N1; Fanout = 5; REG Node = 'VendingMachineController:controller\|alarm'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { clk~clkctrl VendingMachineController:controller|alarm } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.09 % ) " "Info: Total cell delay = 1.496 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.91 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { clk clk~clkctrl VendingMachineController:controller|alarm } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|alarm {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.847 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_14|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.847 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_14|cnt[0] {} } { 0.000ns 0.000ns 2.362ns 0.473ns 0.472ns 0.760ns 2.480ns 0.891ns 0.458ns 0.736ns 1.210ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { clk clk~clkctrl VendingMachineController:controller|alarm } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|alarm {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachineController:controller\|alarm 1 REG LCFF_X43_Y32_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y32_N1; Fanout = 5; REG Node = 'VendingMachineController:controller\|alarm'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachineController:controller|alarm } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns SecondsDetector:comb_14\|cnt~0 2 COMB LCCOMB_X43_Y32_N14 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X43_Y32_N14; Fanout = 1; COMB Node = 'SecondsDetector:comb_14\|cnt~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { VendingMachineController:controller|alarm SecondsDetector:comb_14|cnt~0 } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns SecondsDetector:comb_14\|cnt\[0\] 3 REG LCFF_X43_Y32_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X43_Y32_N15; Fanout = 3; REG Node = 'SecondsDetector:comb_14\|cnt\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SecondsDetector:comb_14|cnt~0 SecondsDetector:comb_14|cnt[0] } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { VendingMachineController:controller|alarm SecondsDetector:comb_14|cnt~0 SecondsDetector:comb_14|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { VendingMachineController:controller|alarm {} SecondsDetector:comb_14|cnt~0 {} SecondsDetector:comb_14|cnt[0] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.847 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_14|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.847 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_14|cnt[0] {} } { 0.000ns 0.000ns 2.362ns 0.473ns 0.472ns 0.760ns 2.480ns 0.891ns 0.458ns 0.736ns 1.210ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { clk clk~clkctrl VendingMachineController:controller|alarm } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|alarm {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { VendingMachineController:controller|alarm SecondsDetector:comb_14|cnt~0 SecondsDetector:comb_14|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { VendingMachineController:controller|alarm {} SecondsDetector:comb_14|cnt~0 {} SecondsDetector:comb_14|cnt[0] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VendingMachineController:controller\|total_sales\[0\] confirm_button clk 7.830 ns register " "Info: tsu for register \"VendingMachineController:controller\|total_sales\[0\]\" (data pin = \"confirm_button\", clock pin = \"clk\") is 7.830 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.636 ns + Longest pin register " "Info: + Longest pin to register delay is 10.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns confirm_button 1 PIN PIN_L7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 15; PIN Node = 'confirm_button'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { confirm_button } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.106 ns) + CELL(0.419 ns) 7.337 ns VendingMachineController:controller\|Selector15~0 2 COMB LCCOMB_X45_Y32_N28 6 " "Info: 2: + IC(6.106 ns) + CELL(0.419 ns) = 7.337 ns; Loc. = LCCOMB_X45_Y32_N28; Fanout = 6; COMB Node = 'VendingMachineController:controller\|Selector15~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { confirm_button VendingMachineController:controller|Selector15~0 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.438 ns) 8.460 ns VendingMachineController:controller\|total_sales\[7\]~12 3 COMB LCCOMB_X43_Y32_N4 8 " "Info: 3: + IC(0.685 ns) + CELL(0.438 ns) = 8.460 ns; Loc. = LCCOMB_X43_Y32_N4; Fanout = 8; COMB Node = 'VendingMachineController:controller\|total_sales\[7\]~12'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { VendingMachineController:controller|Selector15~0 VendingMachineController:controller|total_sales[7]~12 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.660 ns) 10.636 ns VendingMachineController:controller\|total_sales\[0\] 4 REG LCFF_X35_Y38_N17 9 " "Info: 4: + IC(1.516 ns) + CELL(0.660 ns) = 10.636 ns; Loc. = LCFF_X35_Y38_N17; Fanout = 9; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { VendingMachineController:controller|total_sales[7]~12 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.329 ns ( 21.90 % ) " "Info: Total cell delay = 2.329 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.307 ns ( 78.10 % ) " "Info: Total interconnect delay = 8.307 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.636 ns" { confirm_button VendingMachineController:controller|Selector15~0 VendingMachineController:controller|total_sales[7]~12 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "10.636 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|Selector15~0 {} VendingMachineController:controller|total_sales[7]~12 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 6.106ns 0.685ns 1.516ns } { 0.000ns 0.812ns 0.419ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.770 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 52 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.537 ns) 2.770 ns VendingMachineController:controller\|total_sales\[0\] 3 REG LCFF_X35_Y38_N17 9 " "Info: 3: + IC(1.162 ns) + CELL(0.537 ns) = 2.770 ns; Loc. = LCFF_X35_Y38_N17; Fanout = 9; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 54.01 % ) " "Info: Total cell delay = 1.496 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.274 ns ( 45.99 % ) " "Info: Total interconnect delay = 1.274 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.162ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.636 ns" { confirm_button VendingMachineController:controller|Selector15~0 VendingMachineController:controller|total_sales[7]~12 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "10.636 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|Selector15~0 {} VendingMachineController:controller|total_sales[7]~12 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 6.106ns 0.685ns 1.516ns } { 0.000ns 0.812ns 0.419ns 0.438ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.162ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk display_segments_code\[0\] VendingMachineController:controller\|coin_total\[3\] 29.818 ns register " "Info: tco from clock \"clk\" to destination pin \"display_segments_code\[0\]\" through register \"VendingMachineController:controller\|coin_total\[3\]\" is 29.818 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.820 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 52 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.537 ns) 2.820 ns VendingMachineController:controller\|coin_total\[3\] 3 REG LCFF_X48_Y32_N11 11 " "Info: 3: + IC(1.212 ns) + CELL(0.537 ns) = 2.820 ns; Loc. = LCFF_X48_Y32_N11; Fanout = 11; REG Node = 'VendingMachineController:controller\|coin_total\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clk~clkctrl VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.05 % ) " "Info: Total cell delay = 1.496 ns ( 53.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 46.95 % ) " "Info: Total interconnect delay = 1.324 ns ( 46.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[3] {} } { 0.000ns 0.000ns 0.112ns 1.212ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.748 ns + Longest register pin " "Info: + Longest register to pin delay is 26.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachineController:controller\|coin_total\[3\] 1 REG LCFF_X48_Y32_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y32_N11; Fanout = 11; REG Node = 'VendingMachineController:controller\|coin_total\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.393 ns) 1.702 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[2\]~1 2 COMB LCCOMB_X48_Y29_N16 2 " "Info: 2: + IC(1.309 ns) + CELL(0.393 ns) = 1.702 ns; Loc. = LCCOMB_X48_Y29_N16; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { VendingMachineController:controller|coin_total[3] DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.773 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[3\]~3 3 COMB LCCOMB_X48_Y29_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.773 ns; Loc. = LCCOMB_X48_Y29_N18; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[2]~1 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.844 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[4\]~5 4 COMB LCCOMB_X48_Y29_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.844 ns; Loc. = LCCOMB_X48_Y29_N20; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.915 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[5\]~7 5 COMB LCCOMB_X48_Y29_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.915 ns; Loc. = LCCOMB_X48_Y29_N22; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.986 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[6\]~9 6 COMB LCCOMB_X48_Y29_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.986 ns; Loc. = LCCOMB_X48_Y29_N24; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.396 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[7\]~10 7 COMB LCCOMB_X48_Y29_N26 18 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 2.396 ns; Loc. = LCCOMB_X48_Y29_N26; Fanout = 18; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.393 ns) 3.585 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[53\]~34 8 COMB LCCOMB_X48_Y32_N14 2 " "Info: 8: + IC(0.796 ns) + CELL(0.393 ns) = 3.585 ns; Loc. = LCCOMB_X48_Y32_N14; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[53\]~34'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[53]~34 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.414 ns) 5.071 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[6\]~9 9 COMB LCCOMB_X47_Y29_N20 1 " "Info: 9: + IC(1.072 ns) + CELL(0.414 ns) = 5.071 ns; Loc. = LCCOMB_X47_Y29_N20; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[53]~34 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.142 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[7\]~11 10 COMB LCCOMB_X47_Y29_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.142 ns; Loc. = LCCOMB_X47_Y29_N22; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.552 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[8\]~12 11 COMB LCCOMB_X47_Y29_N24 27 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.552 ns; Loc. = LCCOMB_X47_Y29_N24; Fanout = 27; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.438 ns) 7.009 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[61\]~55 12 COMB LCCOMB_X47_Y30_N28 6 " "Info: 12: + IC(1.019 ns) + CELL(0.438 ns) = 7.009 ns; Loc. = LCCOMB_X47_Y30_N28; Fanout = 6; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[61\]~55'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[61]~55 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.393 ns) 7.685 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3 13 COMB LCCOMB_X47_Y30_N10 2 " "Info: 13: + IC(0.283 ns) + CELL(0.393 ns) = 7.685 ns; Loc. = LCCOMB_X47_Y30_N10; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[61]~55 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.095 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~4 14 COMB LCCOMB_X47_Y30_N12 1 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 8.095 ns; Loc. = LCCOMB_X47_Y30_N12; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~4'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.438 ns) 9.244 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[18\]~50 15 COMB LCCOMB_X45_Y30_N16 1 " "Info: 15: + IC(0.711 ns) + CELL(0.438 ns) = 9.244 ns; Loc. = LCCOMB_X45_Y30_N16; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[18\]~50'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~4 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~50 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.393 ns) 10.067 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~7 16 COMB LCCOMB_X45_Y30_N26 1 " "Info: 16: + IC(0.430 ns) + CELL(0.393 ns) = 10.067 ns; Loc. = LCCOMB_X45_Y30_N26; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~50 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.477 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~8 17 COMB LCCOMB_X45_Y30_N28 10 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 10.477 ns; Loc. = LCCOMB_X45_Y30_N28; Fanout = 10; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.275 ns) 11.735 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~73 18 COMB LCCOMB_X48_Y29_N28 3 " "Info: 18: + IC(0.983 ns) + CELL(0.275 ns) = 11.735 ns; Loc. = LCCOMB_X48_Y29_N28; Fanout = 3; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~73'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~73 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.414 ns) 13.029 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~1 19 COMB LCCOMB_X49_Y30_N2 2 " "Info: 19: + IC(0.880 ns) + CELL(0.414 ns) = 13.029 ns; Loc. = LCCOMB_X49_Y30_N2; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~73 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.100 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~3 20 COMB LCCOMB_X49_Y30_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 13.100 ns; Loc. = LCCOMB_X49_Y30_N4; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.171 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~5 21 COMB LCCOMB_X49_Y30_N6 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 13.171 ns; Loc. = LCCOMB_X49_Y30_N6; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.242 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~7 22 COMB LCCOMB_X49_Y30_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 13.242 ns; Loc. = LCCOMB_X49_Y30_N8; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.652 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~8 23 COMB LCCOMB_X49_Y30_N10 8 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 13.652 ns; Loc. = LCCOMB_X49_Y30_N10; Fanout = 8; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.275 ns) 14.429 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[27\]~58 24 COMB LCCOMB_X48_Y30_N10 3 " "Info: 24: + IC(0.502 ns) + CELL(0.275 ns) = 14.429 ns; Loc. = LCCOMB_X48_Y30_N10; Fanout = 3; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[27\]~58'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~58 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.393 ns) 15.515 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~5 25 COMB LCCOMB_X49_Y30_N26 1 " "Info: 25: + IC(0.693 ns) + CELL(0.393 ns) = 15.515 ns; Loc. = LCCOMB_X49_Y30_N26; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~58 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.586 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7 26 COMB LCCOMB_X49_Y30_N28 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 15.586 ns; Loc. = LCCOMB_X49_Y30_N28; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.996 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8 27 COMB LCCOMB_X49_Y30_N30 3 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 15.996 ns; Loc. = LCCOMB_X49_Y30_N30; Fanout = 3; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 16.678 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[31\]~61 28 COMB LCCOMB_X49_Y30_N14 7 " "Info: 28: + IC(0.262 ns) + CELL(0.420 ns) = 16.678 ns; Loc. = LCCOMB_X49_Y30_N14; Fanout = 7; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[31\]~61'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.361 ns) + CELL(0.150 ns) 21.189 ns DisplayModule:display_1\|seven_segment_map~70 29 COMB LCCOMB_X48_Y4_N24 1 " "Info: 29: + IC(4.361 ns) + CELL(0.150 ns) = 21.189 ns; Loc. = LCCOMB_X48_Y4_N24; Fanout = 1; COMB Node = 'DisplayModule:display_1\|seven_segment_map~70'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.511 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 DisplayModule:display_1|seven_segment_map~70 } "NODE_NAME" } } { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.781 ns) + CELL(2.778 ns) 26.748 ns display_segments_code\[0\] 30 PIN PIN_AE7 0 " "Info: 30: + IC(2.781 ns) + CELL(2.778 ns) = 26.748 ns; Loc. = PIN_AE7; Fanout = 0; PIN Node = 'display_segments_code\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { DisplayModule:display_1|seven_segment_map~70 display_segments_code[0] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.666 ns ( 39.88 % ) " "Info: Total cell delay = 10.666 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.082 ns ( 60.12 % ) " "Info: Total interconnect delay = 16.082 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "26.748 ns" { VendingMachineController:controller|coin_total[3] DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[2]~1 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[53]~34 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[61]~55 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~4 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~50 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~73 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~58 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 DisplayModule:display_1|seven_segment_map~70 display_segments_code[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "26.748 ns" { VendingMachineController:controller|coin_total[3] {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[2]~1 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[53]~34 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[61]~55 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~4 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~50 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~73 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~58 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 {} DisplayModule:display_1|seven_segment_map~70 {} display_segments_code[0] {} } { 0.000ns 1.309ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 1.072ns 0.000ns 0.000ns 1.019ns 0.283ns 0.000ns 0.711ns 0.430ns 0.000ns 0.983ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.502ns 0.693ns 0.000ns 0.000ns 0.262ns 4.361ns 2.781ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.414ns 0.071ns 0.410ns 0.438ns 0.393ns 0.410ns 0.438ns 0.393ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.410ns 0.420ns 0.150ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[3] {} } { 0.000ns 0.000ns 0.112ns 1.212ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "26.748 ns" { VendingMachineController:controller|coin_total[3] DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[2]~1 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[53]~34 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[61]~55 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~4 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~50 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~73 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~58 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 DisplayModule:display_1|seven_segment_map~70 display_segments_code[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "26.748 ns" { VendingMachineController:controller|coin_total[3] {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[2]~1 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[53]~34 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[61]~55 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~4 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~50 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~73 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~58 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 {} DisplayModule:display_1|seven_segment_map~70 {} display_segments_code[0] {} } { 0.000ns 1.309ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 1.072ns 0.000ns 0.000ns 1.019ns 0.283ns 0.000ns 0.711ns 0.430ns 0.000ns 0.983ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.502ns 0.693ns 0.000ns 0.000ns 0.262ns 4.361ns 2.781ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.414ns 0.071ns 0.410ns 0.438ns 0.393ns 0.410ns 0.438ns 0.393ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.410ns 0.420ns 0.150ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SecondsDetector:comb_13\|cnt\[0\] confirm_button clk 9.960 ns register " "Info: th for register \"SecondsDetector:comb_13\|cnt\[0\]\" (data pin = \"confirm_button\", clock pin = \"clk\") is 9.960 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.847 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.787 ns) 4.108 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X48_Y50_N31 3 " "Info: 2: + IC(2.362 ns) + CELL(0.787 ns) = 4.108 ns; Loc. = LCFF_X48_Y50_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 5.368 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X47_Y50_N17 3 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 5.368 ns; Loc. = LCFF_X47_Y50_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 6.627 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X47_Y49_N21 3 " "Info: 4: + IC(0.472 ns) + CELL(0.787 ns) = 6.627 ns; Loc. = LCFF_X47_Y49_N21; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.787 ns) 8.174 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X47_Y47_N23 3 " "Info: 5: + IC(0.760 ns) + CELL(0.787 ns) = 8.174 ns; Loc. = LCFF_X47_Y47_N23; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.787 ns) 11.441 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X48_Y3_N13 3 " "Info: 6: + IC(2.480 ns) + CELL(0.787 ns) = 11.441 ns; Loc. = LCFF_X48_Y3_N13; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.787 ns) 13.119 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N15 3 " "Info: 7: + IC(0.891 ns) + CELL(0.787 ns) = 13.119 ns; Loc. = LCFF_X49_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 14.364 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X50_Y1_N7 2 " "Info: 8: + IC(0.458 ns) + CELL(0.787 ns) = 14.364 ns; Loc. = LCFF_X50_Y1_N7; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.000 ns) 15.100 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 6 " "Info: 9: + IC(0.736 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.537 ns) 16.847 ns SecondsDetector:comb_13\|cnt\[0\] 10 REG LCFF_X43_Y32_N19 3 " "Info: 10: + IC(1.210 ns) + CELL(0.537 ns) = 16.847 ns; Loc. = LCFF_X43_Y32_N19; Fanout = 3; REG Node = 'SecondsDetector:comb_13\|cnt\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|cnt[0] } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 41.58 % ) " "Info: Total cell delay = 7.005 ns ( 41.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.842 ns ( 58.42 % ) " "Info: Total interconnect delay = 9.842 ns ( 58.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.847 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.847 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|cnt[0] {} } { 0.000ns 0.000ns 2.362ns 0.473ns 0.472ns 0.760ns 2.480ns 0.891ns 0.458ns 0.736ns 1.210ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.153 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns confirm_button 1 PIN PIN_L7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 15; PIN Node = 'confirm_button'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { confirm_button } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.107 ns) + CELL(0.150 ns) 7.069 ns SecondsDetector:comb_13\|cnt~0 2 COMB LCCOMB_X43_Y32_N18 1 " "Info: 2: + IC(6.107 ns) + CELL(0.150 ns) = 7.069 ns; Loc. = LCCOMB_X43_Y32_N18; Fanout = 1; COMB Node = 'SecondsDetector:comb_13\|cnt~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { confirm_button SecondsDetector:comb_13|cnt~0 } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.153 ns SecondsDetector:comb_13\|cnt\[0\] 3 REG LCFF_X43_Y32_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.153 ns; Loc. = LCFF_X43_Y32_N19; Fanout = 3; REG Node = 'SecondsDetector:comb_13\|cnt\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SecondsDetector:comb_13|cnt~0 SecondsDetector:comb_13|cnt[0] } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.046 ns ( 14.62 % ) " "Info: Total cell delay = 1.046 ns ( 14.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.107 ns ( 85.38 % ) " "Info: Total interconnect delay = 6.107 ns ( 85.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { confirm_button SecondsDetector:comb_13|cnt~0 SecondsDetector:comb_13|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { confirm_button {} confirm_button~combout {} SecondsDetector:comb_13|cnt~0 {} SecondsDetector:comb_13|cnt[0] {} } { 0.000ns 0.000ns 6.107ns 0.000ns } { 0.000ns 0.812ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.847 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.847 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|cnt[0] {} } { 0.000ns 0.000ns 2.362ns 0.473ns 0.472ns 0.760ns 2.480ns 0.891ns 0.458ns 0.736ns 1.210ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { confirm_button SecondsDetector:comb_13|cnt~0 SecondsDetector:comb_13|cnt[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { confirm_button {} confirm_button~combout {} SecondsDetector:comb_13|cnt~0 {} SecondsDetector:comb_13|cnt[0] {} } { 0.000ns 0.000ns 6.107ns 0.000ns } { 0.000ns 0.812ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 09:38:16 2023 " "Info: Processing ended: Fri Sep 08 09:38:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
