{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import math\n",
    "import sys\n",
    "sys.path.append('../../python/')  \n",
    "from periphery import logicGate\n",
    "from periphery import constant\n",
    "print(constant.INV)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "fake_config = {\n",
    "    'mode': 'memory',\n",
    "    'technology': '65',\n",
    "    'device_type': 'SRAM',\n",
    "    'frequency': 1e9,            # 1 GHz\n",
    "    'precision_mu': 6,        # Device variation mean\n",
    "    'precision_sigma': 2,    # Device variation stddev\n",
    "    'dataset': 'CIFAR-10',\n",
    "    'model': 'ResNet18',\n",
    "    'distribution_file': \"../../../DATA/customized_gaussian_current.csv\"\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class RowDecoder:\n",
    "    def __init__(self, mode, num_addr_row, mux, parallel, tech, input_param):\n",
    "        self.tech = tech\n",
    "        self.input_param = input_param\n",
    "        self.initialized = False\n",
    "        self.initialize(mode, num_addr_row, mux, parallel)\n",
    "\n",
    "    def initialize(self, mode, num_addr_row, mux, parallel):\n",
    "        self.mode = mode\n",
    "        self.numAddrRow = num_addr_row\n",
    "        self.MUX = mux\n",
    "        self.parallel = parallel\n",
    "\n",
    "        scale = 8 if parallel else 1\n",
    "\n",
    "        # use 2 bit predecoder for 2^n address lines\n",
    "        # INV\n",
    "        self.width_inv_n = scale * constant.MIN_NMOS_SIZE * self.tech['featureSize']\n",
    "        self.width_inv_p = scale * self.tech['pnSizeRatio'] * constant.MIN_NMOS_SIZE * self.tech['featureSize']\n",
    "        self.num_inv = num_addr_row # the INV at output driver stage does not count here\n",
    "\n",
    "        # NAND2\n",
    "        self.width_nand_n = scale * 2 * constant.MIN_NMOS_SIZE  * self.tech['featureSize']\n",
    "        self.width_nand_p = scale * self.tech['pnSizeRatio'] * constant.MIN_NMOS_SIZE * self.tech['featureSize']\n",
    "        self.num_nand = 4 * int(math.floor(num_addr_row / 2))\n",
    "\n",
    "        # NOR2\n",
    "        self.width_nor_n = scale * constant.MIN_NMOS_SIZE * self.tech['featureSize']\n",
    "        self.num_input_nor = int(math.ceil(num_addr_row / 2))\n",
    "        self.width_nor_p = scale * self.num_input_nor * self.tech['pnSizeRatio'] * constant.MIN_NMOS_SIZE * self.tech['featureSize']\n",
    "        self.num_nor = int(2 ** num_addr_row) if num_addr_row > 2 else 0\n",
    "\n",
    "        self.num_metal_connection = self.num_nand + (num_addr_row % 2) * 2 if num_addr_row > 2 else 0\n",
    "\n",
    "        self.width_driver_inv_n = scale * 3 * constant.MIN_NMOS_SIZE * self.tech['featureSize']\n",
    "        self.width_driver_inv_p = scale * 3 * self.tech['pnSizeRatio'] * constant.MIN_NMOS_SIZE * self.tech['featureSize']\n",
    "\n",
    "        self.initialized = True\n",
    "\n",
    "    def calculate_area(self, feature_size, max_transistor_height, new_height, new_width, option, logic_gate, constant, m_pitch):\n",
    "        if not self.initialized:\n",
    "            raise RuntimeError(\"RowDecoder must be initialized before area calculation.\")\n",
    "\n",
    "        # Magic layout options\n",
    "        MAGIC, OVERRIDE, NONE = 'MAGIC', 'OVERRIDE', 'NONE'\n",
    "\n",
    "        # Gate areas\n",
    "        h_inv, w_inv, _ = logic_gate.calculate_logicgate_area(constant.INV,1, self.width_inv_n , self.width_inv_p, feature_size * max_transistor_height)\n",
    "        h_nand, w_nand, _ = logic_gate.calculate_logicgate_area(constant.NAND,2, self.width_nand_n, self.width_nand_p, feature_size * max_transistor_height)\n",
    "        h_nor, w_nor, _ = logic_gate.calculate_logicgate_area(constant.NOR,self.num_input_nor, self.width_nor_n , self.width_nor_p, feature_size * max_transistor_height)\n",
    "        h_driver_inv, w_driver_inv, _ = logic_gate.calculate_logicgate_area(constant.INV, 1, self.width_driver_inv_n , self.width_driver_inv_p, feature_size * max_transistor_height)\n",
    "\n",
    "        if self.mode == \"REGULAR_ROW\":\n",
    "            if new_height and option == NONE:\n",
    "                if max(h_inv, h_nand, h_nor) > new_height:\n",
    "                    raise ValueError(\"RowDecoder cell height exceeds assigned layout height.\")\n",
    "\n",
    "                # NOR\n",
    "                num_nor_per_col = int(new_height / h_nor)\n",
    "                num_nor_per_col = min(num_nor_per_col, self.num_nor)\n",
    "                num_col_nor = math.ceil(self.num_nor / num_nor_per_col) if num_nor_per_col > 0 else 0\n",
    "\n",
    "                # NAND\n",
    "                num_nand_per_col = int(new_height / h_nand)\n",
    "                num_nand_per_col = min(num_nand_per_col, self.num_nand)\n",
    "                num_col_nand = math.ceil(self.num_nand / num_nand_per_col) if num_nand_per_col > 0 else 0\n",
    "\n",
    "                # INV\n",
    "                num_inv_per_col = int(new_height / h_inv)\n",
    "                num_inv_per_col = min(num_inv_per_col, self.num_inv)\n",
    "                num_col_inv = math.ceil(self.num_inv / num_inv_per_col)\n",
    "\n",
    "                height = new_height\n",
    "                width = (\n",
    "                    w_inv * num_col_inv +\n",
    "                    w_nand * num_col_nand +\n",
    "                    m_pitch * self.num_metal_connection * feature_size +\n",
    "                    w_nor * num_col_nor\n",
    "                )\n",
    "                if self.MUX:\n",
    "                    width += (w_nand + w_inv * 2) * num_col_nor\n",
    "                else:\n",
    "                    width += w_driver_inv * 2 * num_col_nor\n",
    "            else:\n",
    "                height = max(h_nor * self.num_nor, h_nand * self.num_nand)\n",
    "                width = (\n",
    "                    w_inv + w_nand +\n",
    "                    m_pitch * self.num_metal_connection * feature_size +\n",
    "                    w_nor\n",
    "                )\n",
    "                if self.MUX:\n",
    "                    width += w_nand + w_inv * 2\n",
    "                else:\n",
    "                    width += w_driver_inv * 2\n",
    "\n",
    "        elif self.mode == \"REGULAR_COL\":\n",
    "            if new_width and option == NONE:\n",
    "                if max(w_inv, w_nand, w_nor) > new_width:\n",
    "                    raise ValueError(\"RowDecoder cell width exceeds assigned layout width.\")\n",
    "\n",
    "                # NOR\n",
    "                num_nor_per_row = int(new_width / w_nor)\n",
    "                num_nor_per_row = min(num_nor_per_row, self.num_nor)\n",
    "                num_row_nor = math.ceil(self.num_nor / num_nor_per_row) if num_nor_per_row > 0 else 0\n",
    "\n",
    "                # NAND\n",
    "                num_nand_per_row = int(new_width / w_nand)\n",
    "                num_nand_per_row = min(num_nand_per_row, self.num_nand)\n",
    "                num_row_nand = math.ceil(self.num_nand / num_nand_per_row) if num_nand_per_row > 0 else 0\n",
    "\n",
    "                # INV\n",
    "                num_inv_per_row = int(new_width / w_inv)\n",
    "                num_inv_per_row = min(num_inv_per_row, self.num_inv)\n",
    "                num_row_inv = math.ceil(self.num_inv / num_inv_per_row)\n",
    "\n",
    "                width = new_width\n",
    "                height = (\n",
    "                    h_inv * num_row_inv +\n",
    "                    h_nand * num_row_nand +\n",
    "                    m_pitch * self.num_metal_connection * feature_size +\n",
    "                    h_nor * num_row_nor\n",
    "                )\n",
    "                if self.MUX:\n",
    "                    height += (h_nand + h_inv * 2) * num_row_nor\n",
    "                else:\n",
    "                    height += h_driver_inv * 2 * num_row_nor\n",
    "            else:\n",
    "                height = (\n",
    "                    h_inv + h_nand +\n",
    "                    m_pitch * self.num_metal_connection * feature_size +\n",
    "                    h_nor\n",
    "                )\n",
    "                width = max(w_nor * self.num_nor, w_nand * self.num_nand)\n",
    "                if self.MUX:\n",
    "                    height += h_nand + h_inv * 2\n",
    "                else:\n",
    "                    height += h_driver_inv * 2\n",
    "\n",
    "        else:\n",
    "            raise ValueError(\"Unsupported mode for RowDecoder.\")\n",
    "\n",
    "        area = height * width\n",
    "\n",
    "        # capacitance\n",
    "        # inv\n",
    "        self.cap_inv_input, self.cap_inv_output = logicGate.calculate_logicgate_cap(constant.INV, 1, self.width_inv_n, self.width_inv_p, h_inv, self.tech)\n",
    "        # nand\n",
    "        if self.num_nand > 0:\n",
    "            self.cap_nand_input, self.cap_nand_output = logicGate.calculate_logicgate_cap(constant.NAND, 2, self.width_nand_n, self.width_nand_p, h_nand, self.tech)\n",
    "        else:\n",
    "            self.cap_nand_input, self.cap_nand_output = 0, 0\n",
    "        # nor\n",
    "        if self.num_nor > 0:\n",
    "            self.cap_nor_input, self.cap_nor_output = logicGate.calculate_logicgate_cap(constant.NOR, self.num_input_nor, self.width_nor_n, self.width_nor_p, h_nor, self.tech)\n",
    "        else:\n",
    "            self.cap_nor_input, self.cap_nor_output = 0, 0\n",
    "\n",
    "        # driver inv\n",
    "        self.cap_driver_inv_input, self.cap_driver_inv_output = logicGate.calculate_logicgate_cap(constant.INV, 1, self.width_driver_inv_n, self.width_driver_inv_p, h_driver_inv, self.tech)\n",
    "        return {\"height\": height, \"width\": width, \"area\": area}\n",
    "\n",
    "    def calculate_latency(self, ramp_input, cap_load1, cap_load2, num_read, num_write):\n",
    "        if not self.initialized:\n",
    "            raise RuntimeError(\"RowDecoder must be initialized before latency calculation.\")\n",
    "\n",
    "        read_latency = 0\n",
    "        write_latency = 0\n",
    "\n",
    "        ramp_inv_output = 1e20\n",
    "        ramp_nand_output = 1e20\n",
    "        ramp_nor_output = 1e20\n",
    "        ramp_output = 1e20\n",
    "\n",
    "        # --- INV stage ---\n",
    "        res_pull_down = logicGate.calculate_on_resistance(self.width_inv_n, constant.NMOS, self.tech['temperature'], self.tech)\n",
    "        if self.num_nand:\n",
    "            tr = res_pull_down * (self.cap_inv_output + self.cap_nand_input * 2) # one address line connects to 2 NAND inputs\n",
    "        else:\n",
    "            tr = res_pull_down * (self.cap_inv_output + cap_load1)\n",
    "        gm = logicGate.calculate_transconductance(self.width_inv_n, constant.NMOS, self.tech)\n",
    "        beta = 1 / (res_pull_down * gm)\n",
    "        read_latency += logicGate.horowitz(tr, beta, ramp_input)[0]\n",
    "        write_latency += logicGate.horowitz(tr, beta, ramp_input)[0]\n",
    "        if not self.num_nand:\n",
    "            ramp_output = ramp_inv_output\n",
    "\n",
    "        # --- NAND stage ---\n",
    "        if self.num_nand:\n",
    "            res_pull_down = logicGate.calculate_on_resistance(self.width_nand_n, constant.NMOS, self.tech['temperature'], self.tech) * 2\n",
    "            if self.num_nor:\n",
    "                tr = res_pull_down * (self.cap_nand_output + self.cap_nor_input * self.num_nor / 4)\n",
    "            else:\n",
    "                tr = res_pull_down * (self.cap_nand_output + cap_load1)\n",
    "            gm = logicGate.calculate_transconductance(self.width_nand_n, constant.NMOS, self.tech)\n",
    "            beta = 1 / (res_pull_down * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "            if not self.num_nor:\n",
    "                ramp_output = ramp_nand_output\n",
    "\n",
    "        # --- NOR stage ---\n",
    "        if self.num_nor:\n",
    "            res_pull_up = logicGate.calculate_on_resistance(self.width_nor_p, constant.PMOS, self.tech['temperature'], self.tech) * 2\n",
    "            if self.MUX:\n",
    "                tr = res_pull_up * (self.cap_nor_output + self.cap_nand_input)\n",
    "            else:\n",
    "                tr = res_pull_up * (self.cap_nor_output + self.cap_inv_input)\n",
    "            gm = logicGate.calculate_transconductance(self.width_nor_p, constant.PMOS, self.tech)\n",
    "            beta = 1 / (res_pull_up * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_nand_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_nand_output)[0]\n",
    "            ramp_output = ramp_nor_output\n",
    "\n",
    "        # --- Output driver or MUX ---\n",
    "        if self.MUX:\n",
    "            # NAND\n",
    "            res_pull_down = logicGate.calculate_on_resistance(self.width_nand_n, constant.NMOS, self.tech['temperature'], self.tech)\n",
    "            tr = res_pull_down * (self.cap_nand_output + self.cap_inv_input)\n",
    "            gm = logicGate.calculate_transconductance(self.width_nand_n, constant.NMOS, self.tech)\n",
    "            beta = 1 / (res_pull_down * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_output)[0]\n",
    "\n",
    "            # 1st INV\n",
    "            res_pull_up = logicGate.calculate_on_resistance(self.width_inv_p, constant.PMOS, self.tech['temperature'], self.tech)\n",
    "            tr = res_pull_up * (self.cap_inv_output + self.cap_inv_input + cap_load1)\n",
    "            gm = logicGate.calculate_transconductance(self.width_inv_p, constant.PMOS, self.tech)\n",
    "            beta = 1 / (res_pull_up * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_nand_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_nand_output)[0]\n",
    "\n",
    "            # 2nd INV\n",
    "            res_pull_down = logicGate.calculate_on_resistance(self.width_inv_n, constant.NMOS, self.tech['temperature'], self.tech)\n",
    "            tr = res_pull_down * (self.cap_inv_output + cap_load2)\n",
    "            gm = logicGate.calculate_transconductance(self.width_inv_n, constant.NMOS, self.tech)\n",
    "            beta = 1 / (res_pull_down * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "\n",
    "        else:\n",
    "            # REGULAR: 2 INV as output driver\n",
    "            res_pull_down = logicGate.calculate_on_resistance(self.width_driver_inv_n, constant.NMOS, self.tech['temperature'], self.tech)\n",
    "            tr = res_pull_down * (self.cap_driver_inv_output + self.cap_driver_inv_input)\n",
    "            gm = logicGate.calculate_transconductance(self.width_driver_inv_n, constant.NMOS, self.tech)\n",
    "            beta = 1 / (res_pull_down * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_output)[0]\n",
    "\n",
    "            res_pull_up = logicGate.calculate_on_resistance(self.width_driver_inv_p, constant.PMOS, self.tech['temperature'], self.tech)\n",
    "            tr = res_pull_up * (self.cap_driver_inv_output + cap_load1)\n",
    "            gm = logicGate.calculate_transconductance(self.width_driver_inv_p, constant.PMOS, self.tech)\n",
    "            beta = 1 / (res_pull_up * gm)\n",
    "            read_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "            write_latency += logicGate.horowitz(tr, beta, ramp_inv_output)[0]\n",
    "\n",
    "        read_latency *= num_read\n",
    "        write_latency *= num_write\n",
    "\n",
    "        return {\"read_latency\": read_latency, \"write_latency\": write_latency}\n",
    "    \n",
    "\n",
    "    def calculate_power(self, num_read, num_write):\n",
    "        if not self.initialized:\n",
    "            raise RuntimeError(\"RowDecoder must be initialized before power calculation.\")\n",
    "\n",
    "        self.leakage = 0\n",
    "        self.read_dynamic_energy = 0\n",
    "        self.write_dynamic_energy = 0\n",
    "        vdd = self.tech['vdd']\n",
    "\n",
    "        # Leakage\n",
    "        # INV\n",
    "        self.leakage += logicGate.calculate_gate_leakage(\n",
    "            constant.INV, 1, self.width_inv_n, self.width_inv_p, self.tech['temperature'], self.tech) * vdd * self.num_inv\n",
    "\n",
    "        self.leakage += logicGate.calculate_gate_leakage(\n",
    "            constant.NAND, 2, self.width_nand_n, self.width_nand_p, self.tech['temperature'], self.tech) * vdd * self.num_nand\n",
    "\n",
    "        self.leakage += logicGate.calculate_gate_leakage(\n",
    "            constant.NOR, self.num_input_nor, self.width_nor_n, self.width_nor_p, self.tech['temperature'], self.tech) * vdd * self.num_nor\n",
    "\n",
    "        # Output driver or MUX selector\n",
    "        if self.MUX:\n",
    "            self.leakage += logicGate.calculate_gate_leakage(\n",
    "                constant.NAND, 2, self.width_nand_n, self.width_nand_p, self.tech['temperature'], self.tech) * vdd * self.num_nor\n",
    "            self.leakage += logicGate.calculate_gate_leakage(\n",
    "                constant.INV, 1, self.width_inv_n, self.width_inv_p, self.tech['temperature'], self.tech) * vdd * 2 * self.num_nor\n",
    "        else:\n",
    "            self.leakage += logicGate.calculate_gate_leakage(\n",
    "                constant.INV, 1, self.width_driver_inv_n, self.width_driver_inv_p, self.tech['temperature'], self.tech) * vdd * 2 * self.num_nor\n",
    "\n",
    "        # Dynamic energy calculation\n",
    "        floor_half = int(self.numAddrRow // 2)\n",
    "        read_factor = vdd ** 2\n",
    "\n",
    "        # --- Read energy ---\n",
    "        # INV stage\n",
    "        self.read_dynamic_energy += (\n",
    "            (self.cap_inv_input + self.cap_nand_input * 2) * read_factor * floor_half * 2\n",
    "        )\n",
    "        self.read_dynamic_energy += (\n",
    "            (self.cap_inv_input + self.cap_nor_input * (self.num_nor / 2)) * read_factor * (self.numAddrRow - floor_half * 2)\n",
    "        )\n",
    "        # NAND stage\n",
    "        self.read_dynamic_energy += (\n",
    "            (self.cap_nand_output + self.cap_nor_input * self.num_nor / 4) * read_factor * self.num_nand / 4\n",
    "        )\n",
    "\n",
    "        # NOR stage\n",
    "        if self.MUX:\n",
    "            self.read_dynamic_energy += (self.cap_nor_output + self.cap_nand_input) * read_factor   #one NOR output activated\n",
    "        else:\n",
    "            self.read_dynamic_energy += (self.cap_nor_output + self.cap_inv_input) * read_factor    #one NOR output activated\n",
    "        # Output driver or MUX selector\n",
    "        if self.MUX:\n",
    "            self.read_dynamic_energy += (self.cap_nand_output + self.cap_inv_input) * read_factor\n",
    "            self.read_dynamic_energy += (self.cap_inv_output + self.cap_inv_input) * read_factor\n",
    "            self.read_dynamic_energy += self.cap_inv_output * read_factor\n",
    "        else:\n",
    "            self.read_dynamic_energy += (self.cap_driver_inv_input + self.cap_driver_inv_output) * read_factor * 2\n",
    "\n",
    "        # --- Write energy (same pattern) ---\n",
    "        # INV stage\n",
    "        self.write_dynamic_energy += (\n",
    "            (self.cap_inv_input + self.cap_nand_input * 2) * read_factor * floor_half * 2\n",
    "        )\n",
    "        self.write_dynamic_energy += (\n",
    "            (self.cap_inv_input + self.cap_nor_input * (self.num_nor / 2)) * read_factor * (self.numAddrRow - floor_half * 2)\n",
    "        )\n",
    "        # NAND stage\n",
    "        self.write_dynamic_energy += (\n",
    "            (self.cap_nand_output + self.cap_nor_input * self.num_nor / 4) * read_factor * self.num_nand / 4\n",
    "        )\n",
    "        # NOR stage\n",
    "        if self.MUX:\n",
    "            self.write_dynamic_energy += (self.cap_nor_output + self.cap_nand_input) * read_factor\n",
    "            # Output driver or MUX selector\n",
    "            self.write_dynamic_energy += (self.cap_nand_output + self.cap_inv_input) * read_factor\n",
    "            self.write_dynamic_energy += (self.cap_inv_output + self.cap_inv_input) * read_factor\n",
    "            self.write_dynamic_energy += self.cap_inv_output * read_factor\n",
    "        else:\n",
    "            self.write_dynamic_energy += (self.cap_nor_output + self.cap_inv_input) * read_factor\n",
    "            self.write_dynamic_energy += (self.cap_driver_inv_input + self.cap_driver_inv_output) * read_factor * 2\n",
    "\n",
    "        # Scale by access counts\n",
    "        self.read_dynamic_energy *= num_read\n",
    "        self.write_dynamic_energy *= num_write\n"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
