





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-91332.html">
    <link rel="next" href="x86-92014.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-91332.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-92014.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">LTR             Load Task Register                   Flags: Not altered</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">LTR</span> source                                           CPU: 286+ <span class="ngu">Priv</span></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   TR ← source</span><br /><span class="line"></span><br /><span class="line">    LTR loads the task register from the 16-bit source operand. The</span><br /><span class="line">    loaded task state segment (TSS) is marked busy. A task switch does</span><br /><span class="line">    not occur.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    LTR appears in operating system software; it is not used in</span><br /><span class="line">    application programs.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F 00 /3    LTR  r/m16</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    r16          3                      17      23      20      10   NP</span><br /><span class="line">    mem16      3+d(0,2)                 19      27      20      10</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-157873.html">STR</a></li>
        
          <li><a href="x86-185529.html">System address registers</a></li>
        
          <li><a href="x86-213542.html">TSS</a></li>
        
          <li><a href="x86-217619.html">Task switch</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

