module adder (input [7:0] a, b, 
              output [8:0] sum);

  reg [8:0] temp;

  initial begin
    temp = a + b;
  end

  always @(a, b) begin
    sum = temp;
  end

endmodule