// Generated by CIRCT 42e53322a
module bsg_expand_bitmask_in_width_p8_expand_p8(	// /tmp/tmp.BoxG1qvShJ/11198_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p8.cleaned.mlir:2:3
  input  [7:0]  i,	// /tmp/tmp.BoxG1qvShJ/11198_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p8.cleaned.mlir:2:58
  output [63:0] o	// /tmp/tmp.BoxG1qvShJ/11198_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p8.cleaned.mlir:2:71
);

  assign o =
    {{7{i[7]}},
     i[7:6],
     {6{i[6]}},
     i[6:5],
     {6{i[5]}},
     i[5:4],
     {6{i[4]}},
     i[4:3],
     {6{i[3]}},
     i[3:2],
     {6{i[2]}},
     i[2:1],
     {6{i[1]}},
     i[1:0],
     {7{i[0]}}};	// /tmp/tmp.BoxG1qvShJ/11198_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p8.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:5
endmodule

