
10Dshot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b650  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006bc  0800b7f0  0800b7f0  0000c7f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800beac  0800beac  0000d1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800beac  0800beac  0000ceac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800beb4  0800beb4  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800beb4  0800beb4  0000ceb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800beb8  0800beb8  0000ceb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800bebc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a74  200001dc  0800c098  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c50  0800c098  0000dc50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ac8  00000000  00000000  0000d20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b50  00000000  00000000  0001dcd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  00020828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b1f  00000000  00000000  00021690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185a9  00000000  00000000  000221af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a1a  00000000  00000000  0003a758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091445  00000000  00000000  0004d172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de5b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000528c  00000000  00000000  000de5fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000e3888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b7d8 	.word	0x0800b7d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800b7d8 	.word	0x0800b7d8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9be 	b.w	800104c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	468e      	mov	lr, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	4688      	mov	r8, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d962      	bls.n	8000e30 <__udivmoddi4+0xdc>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	b14e      	cbz	r6, 8000d84 <__udivmoddi4+0x30>
 8000d70:	f1c6 0320 	rsb	r3, r6, #32
 8000d74:	fa01 f806 	lsl.w	r8, r1, r6
 8000d78:	fa20 f303 	lsr.w	r3, r0, r3
 8000d7c:	40b7      	lsls	r7, r6
 8000d7e:	ea43 0808 	orr.w	r8, r3, r8
 8000d82:	40b4      	lsls	r4, r6
 8000d84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d88:	fa1f fc87 	uxth.w	ip, r7
 8000d8c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d90:	0c23      	lsrs	r3, r4, #16
 8000d92:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000da8:	f080 80ea 	bcs.w	8000f80 <__udivmoddi4+0x22c>
 8000dac:	429a      	cmp	r2, r3
 8000dae:	f240 80e7 	bls.w	8000f80 <__udivmoddi4+0x22c>
 8000db2:	3902      	subs	r1, #2
 8000db4:	443b      	add	r3, r7
 8000db6:	1a9a      	subs	r2, r3, r2
 8000db8:	b2a3      	uxth	r3, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dc6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dca:	459c      	cmp	ip, r3
 8000dcc:	d909      	bls.n	8000de2 <__udivmoddi4+0x8e>
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd4:	f080 80d6 	bcs.w	8000f84 <__udivmoddi4+0x230>
 8000dd8:	459c      	cmp	ip, r3
 8000dda:	f240 80d3 	bls.w	8000f84 <__udivmoddi4+0x230>
 8000dde:	443b      	add	r3, r7
 8000de0:	3802      	subs	r0, #2
 8000de2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de6:	eba3 030c 	sub.w	r3, r3, ip
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11d      	cbz	r5, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40f3      	lsrs	r3, r6
 8000df0:	2200      	movs	r2, #0
 8000df2:	e9c5 3200 	strd	r3, r2, [r5]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d905      	bls.n	8000e0a <__udivmoddi4+0xb6>
 8000dfe:	b10d      	cbz	r5, 8000e04 <__udivmoddi4+0xb0>
 8000e00:	e9c5 0100 	strd	r0, r1, [r5]
 8000e04:	2100      	movs	r1, #0
 8000e06:	4608      	mov	r0, r1
 8000e08:	e7f5      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e0a:	fab3 f183 	clz	r1, r3
 8000e0e:	2900      	cmp	r1, #0
 8000e10:	d146      	bne.n	8000ea0 <__udivmoddi4+0x14c>
 8000e12:	4573      	cmp	r3, lr
 8000e14:	d302      	bcc.n	8000e1c <__udivmoddi4+0xc8>
 8000e16:	4282      	cmp	r2, r0
 8000e18:	f200 8105 	bhi.w	8001026 <__udivmoddi4+0x2d2>
 8000e1c:	1a84      	subs	r4, r0, r2
 8000e1e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e22:	2001      	movs	r0, #1
 8000e24:	4690      	mov	r8, r2
 8000e26:	2d00      	cmp	r5, #0
 8000e28:	d0e5      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e2a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e2e:	e7e2      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	2a00      	cmp	r2, #0
 8000e32:	f000 8090 	beq.w	8000f56 <__udivmoddi4+0x202>
 8000e36:	fab2 f682 	clz	r6, r2
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	f040 80a4 	bne.w	8000f88 <__udivmoddi4+0x234>
 8000e40:	1a8a      	subs	r2, r1, r2
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e48:	b280      	uxth	r0, r0
 8000e4a:	b2bc      	uxth	r4, r7
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e52:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x11e>
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x11c>
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	f200 80e0 	bhi.w	8001030 <__udivmoddi4+0x2dc>
 8000e70:	46c4      	mov	ip, r8
 8000e72:	1a9b      	subs	r3, r3, r2
 8000e74:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e78:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e7c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e80:	fb02 f404 	mul.w	r4, r2, r4
 8000e84:	429c      	cmp	r4, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x144>
 8000e88:	18fb      	adds	r3, r7, r3
 8000e8a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x142>
 8000e90:	429c      	cmp	r4, r3
 8000e92:	f200 80ca 	bhi.w	800102a <__udivmoddi4+0x2d6>
 8000e96:	4602      	mov	r2, r0
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e9e:	e7a5      	b.n	8000dec <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eaa:	431f      	orrs	r7, r3
 8000eac:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb0:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eb8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ebc:	4323      	orrs	r3, r4
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eca:	0c1c      	lsrs	r4, r3, #16
 8000ecc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ed8:	45a6      	cmp	lr, r4
 8000eda:	fa02 f201 	lsl.w	r2, r2, r1
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x1a0>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ee6:	f080 809c 	bcs.w	8001022 <__udivmoddi4+0x2ce>
 8000eea:	45a6      	cmp	lr, r4
 8000eec:	f240 8099 	bls.w	8001022 <__udivmoddi4+0x2ce>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	443c      	add	r4, r7
 8000ef4:	eba4 040e 	sub.w	r4, r4, lr
 8000ef8:	fa1f fe83 	uxth.w	lr, r3
 8000efc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f00:	fb09 4413 	mls	r4, r9, r3, r4
 8000f04:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f08:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0c:	45a4      	cmp	ip, r4
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x1ce>
 8000f10:	193c      	adds	r4, r7, r4
 8000f12:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f16:	f080 8082 	bcs.w	800101e <__udivmoddi4+0x2ca>
 8000f1a:	45a4      	cmp	ip, r4
 8000f1c:	d97f      	bls.n	800101e <__udivmoddi4+0x2ca>
 8000f1e:	3b02      	subs	r3, #2
 8000f20:	443c      	add	r4, r7
 8000f22:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f26:	eba4 040c 	sub.w	r4, r4, ip
 8000f2a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f2e:	4564      	cmp	r4, ip
 8000f30:	4673      	mov	r3, lr
 8000f32:	46e1      	mov	r9, ip
 8000f34:	d362      	bcc.n	8000ffc <__udivmoddi4+0x2a8>
 8000f36:	d05f      	beq.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x1fe>
 8000f3a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f3e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f42:	fa04 f606 	lsl.w	r6, r4, r6
 8000f46:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4a:	431e      	orrs	r6, r3
 8000f4c:	40cc      	lsrs	r4, r1
 8000f4e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f52:	2100      	movs	r1, #0
 8000f54:	e74f      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000f56:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5a:	0c01      	lsrs	r1, r0, #16
 8000f5c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f60:	b280      	uxth	r0, r0
 8000f62:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f66:	463b      	mov	r3, r7
 8000f68:	4638      	mov	r0, r7
 8000f6a:	463c      	mov	r4, r7
 8000f6c:	46b8      	mov	r8, r7
 8000f6e:	46be      	mov	lr, r7
 8000f70:	2620      	movs	r6, #32
 8000f72:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f76:	eba2 0208 	sub.w	r2, r2, r8
 8000f7a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f7e:	e766      	b.n	8000e4e <__udivmoddi4+0xfa>
 8000f80:	4601      	mov	r1, r0
 8000f82:	e718      	b.n	8000db6 <__udivmoddi4+0x62>
 8000f84:	4610      	mov	r0, r2
 8000f86:	e72c      	b.n	8000de2 <__udivmoddi4+0x8e>
 8000f88:	f1c6 0220 	rsb	r2, r6, #32
 8000f8c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f90:	40b7      	lsls	r7, r6
 8000f92:	40b1      	lsls	r1, r6
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa2:	b2bc      	uxth	r4, r7
 8000fa4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fae:	fb08 f904 	mul.w	r9, r8, r4
 8000fb2:	40b0      	lsls	r0, r6
 8000fb4:	4589      	cmp	r9, r1
 8000fb6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fba:	b280      	uxth	r0, r0
 8000fbc:	d93e      	bls.n	800103c <__udivmoddi4+0x2e8>
 8000fbe:	1879      	adds	r1, r7, r1
 8000fc0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fc4:	d201      	bcs.n	8000fca <__udivmoddi4+0x276>
 8000fc6:	4589      	cmp	r9, r1
 8000fc8:	d81f      	bhi.n	800100a <__udivmoddi4+0x2b6>
 8000fca:	eba1 0109 	sub.w	r1, r1, r9
 8000fce:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd2:	fb09 f804 	mul.w	r8, r9, r4
 8000fd6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fda:	b292      	uxth	r2, r2
 8000fdc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe0:	4542      	cmp	r2, r8
 8000fe2:	d229      	bcs.n	8001038 <__udivmoddi4+0x2e4>
 8000fe4:	18ba      	adds	r2, r7, r2
 8000fe6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fea:	d2c4      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000fec:	4542      	cmp	r2, r8
 8000fee:	d2c2      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000ff0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff4:	443a      	add	r2, r7
 8000ff6:	e7be      	b.n	8000f76 <__udivmoddi4+0x222>
 8000ff8:	45f0      	cmp	r8, lr
 8000ffa:	d29d      	bcs.n	8000f38 <__udivmoddi4+0x1e4>
 8000ffc:	ebbe 0302 	subs.w	r3, lr, r2
 8001000:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001004:	3801      	subs	r0, #1
 8001006:	46e1      	mov	r9, ip
 8001008:	e796      	b.n	8000f38 <__udivmoddi4+0x1e4>
 800100a:	eba7 0909 	sub.w	r9, r7, r9
 800100e:	4449      	add	r1, r9
 8001010:	f1a8 0c02 	sub.w	ip, r8, #2
 8001014:	fbb1 f9fe 	udiv	r9, r1, lr
 8001018:	fb09 f804 	mul.w	r8, r9, r4
 800101c:	e7db      	b.n	8000fd6 <__udivmoddi4+0x282>
 800101e:	4673      	mov	r3, lr
 8001020:	e77f      	b.n	8000f22 <__udivmoddi4+0x1ce>
 8001022:	4650      	mov	r0, sl
 8001024:	e766      	b.n	8000ef4 <__udivmoddi4+0x1a0>
 8001026:	4608      	mov	r0, r1
 8001028:	e6fd      	b.n	8000e26 <__udivmoddi4+0xd2>
 800102a:	443b      	add	r3, r7
 800102c:	3a02      	subs	r2, #2
 800102e:	e733      	b.n	8000e98 <__udivmoddi4+0x144>
 8001030:	f1ac 0c02 	sub.w	ip, ip, #2
 8001034:	443b      	add	r3, r7
 8001036:	e71c      	b.n	8000e72 <__udivmoddi4+0x11e>
 8001038:	4649      	mov	r1, r9
 800103a:	e79c      	b.n	8000f76 <__udivmoddi4+0x222>
 800103c:	eba1 0109 	sub.w	r1, r1, r9
 8001040:	46c4      	mov	ip, r8
 8001042:	fbb1 f9fe 	udiv	r9, r1, lr
 8001046:	fb09 f804 	mul.w	r8, r9, r4
 800104a:	e7c4      	b.n	8000fd6 <__udivmoddi4+0x282>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <MX_DMA_Init+0x5c>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	4a13      	ldr	r2, [pc, #76]	@ (80010ac <MX_DMA_Init+0x5c>)
 8001060:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001064:	6313      	str	r3, [r2, #48]	@ 0x30
 8001066:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <MX_DMA_Init+0x5c>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	203a      	movs	r0, #58	@ 0x3a
 8001078:	f002 f983 	bl	8003382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800107c:	203a      	movs	r0, #58	@ 0x3a
 800107e:	f002 f99c 	bl	80033ba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8001082:	2200      	movs	r2, #0
 8001084:	2100      	movs	r1, #0
 8001086:	2044      	movs	r0, #68	@ 0x44
 8001088:	f002 f97b 	bl	8003382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800108c:	2044      	movs	r0, #68	@ 0x44
 800108e:	f002 f994 	bl	80033ba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001092:	2200      	movs	r2, #0
 8001094:	2100      	movs	r1, #0
 8001096:	2046      	movs	r0, #70	@ 0x46
 8001098:	f002 f973 	bl	8003382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800109c:	2046      	movs	r0, #70	@ 0x46
 800109e:	f002 f98c 	bl	80033ba <HAL_NVIC_EnableIRQ>

}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800

080010b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	db0b      	blt.n	80010da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	f003 021f 	and.w	r2, r3, #31
 80010c8:	4907      	ldr	r1, [pc, #28]	@ (80010e8 <__NVIC_EnableIRQ+0x38>)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	095b      	lsrs	r3, r3, #5
 80010d0:	2001      	movs	r0, #1
 80010d2:	fa00 f202 	lsl.w	r2, r0, r2
 80010d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000e100 	.word	0xe000e100

080010ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	6039      	str	r1, [r7, #0]
 80010f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	db0a      	blt.n	8001116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	b2da      	uxtb	r2, r3
 8001104:	490c      	ldr	r1, [pc, #48]	@ (8001138 <__NVIC_SetPriority+0x4c>)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	0112      	lsls	r2, r2, #4
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	440b      	add	r3, r1
 8001110:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001114:	e00a      	b.n	800112c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4908      	ldr	r1, [pc, #32]	@ (800113c <__NVIC_SetPriority+0x50>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	f003 030f 	and.w	r3, r3, #15
 8001122:	3b04      	subs	r3, #4
 8001124:	0112      	lsls	r2, r2, #4
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	440b      	add	r3, r1
 800112a:	761a      	strb	r2, [r3, #24]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e100 	.word	0xe000e100
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <get_all_motors_gpio_mask>:

const uint8_t motor_gpio_bit_positions[MOTORS_COUNT] = {
    0, 1, 2, 4, 5, 6, 7, 8, 11, 12
};

static uint32_t get_all_motors_gpio_mask() {
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
    uint32_t mask = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 800114a:	2300      	movs	r3, #0
 800114c:	70fb      	strb	r3, [r7, #3]
 800114e:	e00c      	b.n	800116a <get_all_motors_gpio_mask+0x2a>
        mask |= (1 << motor_gpio_bit_positions[m]);
 8001150:	78fb      	ldrb	r3, [r7, #3]
 8001152:	4a0b      	ldr	r2, [pc, #44]	@ (8001180 <get_all_motors_gpio_mask+0x40>)
 8001154:	5cd3      	ldrb	r3, [r2, r3]
 8001156:	461a      	mov	r2, r3
 8001158:	2301      	movs	r3, #1
 800115a:	4093      	lsls	r3, r2
 800115c:	461a      	mov	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4313      	orrs	r3, r2
 8001162:	607b      	str	r3, [r7, #4]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 8001164:	78fb      	ldrb	r3, [r7, #3]
 8001166:	3301      	adds	r3, #1
 8001168:	70fb      	strb	r3, [r7, #3]
 800116a:	78fb      	ldrb	r3, [r7, #3]
 800116c:	2b09      	cmp	r3, #9
 800116e:	d9ef      	bls.n	8001150 <get_all_motors_gpio_mask+0x10>
    }
    return mask;
 8001170:	687b      	ldr	r3, [r7, #4]
}
 8001172:	4618      	mov	r0, r3
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	0800ba3c 	.word	0x0800ba3c

08001184 <preset_bb_Dshot_buffers>:

void preset_bb_Dshot_buffers(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
    memset((void*)dshot_bb_buffer_10, 0, sizeof(dshot_bb_buffer_10));
 800118a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800118e:	2100      	movs	r1, #0
 8001190:	481e      	ldr	r0, [pc, #120]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 8001192:	f006 fb43 	bl	800781c <memset>
    uint32_t all_motors_mask = get_all_motors_gpio_mask();
 8001196:	f7ff ffd3 	bl	8001140 <get_all_motors_gpio_mask>
 800119a:	60b8      	str	r0, [r7, #8]

    dshot_bb_buffer_10[0] = all_motors_mask;
 800119c:	4a1b      	ldr	r2, [pc, #108]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	6013      	str	r3, [r2, #0]

    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 80011a2:	2300      	movs	r3, #0
 80011a4:	81fb      	strh	r3, [r7, #14]
 80011a6:	e022      	b.n	80011ee <preset_bb_Dshot_buffers+0x6a>
        uint16_t idx_base = (bit * DSHOT_BB_FRAME_SECTIONS)+1;
 80011a8:	89fb      	ldrh	r3, [r7, #14]
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	3301      	adds	r3, #1
 80011b0:	80fb      	strh	r3, [r7, #6]
        uint16_t idx_end = idx_base + DSHOT_BB_1_LENGTH;
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	3306      	adds	r3, #6
 80011b6:	80bb      	strh	r3, [r7, #4]

        dshot_bb_buffer_10[idx_base] |= (all_motors_mask << 16); // LOW start
 80011b8:	88fb      	ldrh	r3, [r7, #6]
 80011ba:	4a14      	ldr	r2, [pc, #80]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011bc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	041a      	lsls	r2, r3, #16
 80011c4:	88fb      	ldrh	r3, [r7, #6]
 80011c6:	430a      	orrs	r2, r1
 80011c8:	4910      	ldr	r1, [pc, #64]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (idx_end < DSHOT_BB_BUFFER_LENGTH) {
 80011ce:	88bb      	ldrh	r3, [r7, #4]
 80011d0:	2b80      	cmp	r3, #128	@ 0x80
 80011d2:	d809      	bhi.n	80011e8 <preset_bb_Dshot_buffers+0x64>
            dshot_bb_buffer_10[idx_end] |= all_motors_mask;       // HIGH restore
 80011d4:	88bb      	ldrh	r3, [r7, #4]
 80011d6:	4a0d      	ldr	r2, [pc, #52]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011d8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80011dc:	88bb      	ldrh	r3, [r7, #4]
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	430a      	orrs	r2, r1
 80011e2:	490a      	ldr	r1, [pc, #40]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 80011e8:	89fb      	ldrh	r3, [r7, #14]
 80011ea:	3301      	adds	r3, #1
 80011ec:	81fb      	strh	r3, [r7, #14]
 80011ee:	89fb      	ldrh	r3, [r7, #14]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d9d9      	bls.n	80011a8 <preset_bb_Dshot_buffers+0x24>
        }
    }

    // Ensure final output is HIGH (idle)
    dshot_bb_buffer_10[DSHOT_BB_BUFFER_LENGTH - 1] |= all_motors_mask;
 80011f4:	4b05      	ldr	r3, [pc, #20]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 80011f6:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	4a03      	ldr	r2, [pc, #12]	@ (800120c <preset_bb_Dshot_buffers+0x88>)
 8001200:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
}
 8001204:	bf00      	nop
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000244 	.word	0x20000244

08001210 <fill_bb_Dshot_buffers>:

static void fill_bb_Dshot_buffers(const uint16_t motor_packets[MOTORS_COUNT]) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    preset_bb_Dshot_buffers();
 8001218:	f7ff ffb4 	bl	8001184 <preset_bb_Dshot_buffers>

    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 800121c:	2300      	movs	r3, #0
 800121e:	77fb      	strb	r3, [r7, #31]
 8001220:	e051      	b.n	80012c6 <fill_bb_Dshot_buffers+0xb6>
        uint16_t idx_base = bit * DSHOT_BB_FRAME_SECTIONS;
 8001222:	7ffb      	ldrb	r3, [r7, #31]
 8001224:	b29b      	uxth	r3, r3
 8001226:	00db      	lsls	r3, r3, #3
 8001228:	83bb      	strh	r3, [r7, #28]
        uint8_t bit_pos = 15 - bit;
 800122a:	7ffb      	ldrb	r3, [r7, #31]
 800122c:	f1c3 030f 	rsb	r3, r3, #15
 8001230:	76fb      	strb	r3, [r7, #27]
        uint16_t idx_one = idx_base + DSHOT_BB_1_LENGTH;
 8001232:	8bbb      	ldrh	r3, [r7, #28]
 8001234:	3306      	adds	r3, #6
 8001236:	833b      	strh	r3, [r7, #24]
        uint16_t idx_zero = idx_base + DSHOT_BB_0_LENGTH;
 8001238:	8bbb      	ldrh	r3, [r7, #28]
 800123a:	3304      	adds	r3, #4
 800123c:	82fb      	strh	r3, [r7, #22]

        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 800123e:	2300      	movs	r3, #0
 8001240:	77bb      	strb	r3, [r7, #30]
 8001242:	e03a      	b.n	80012ba <fill_bb_Dshot_buffers+0xaa>
            uint32_t pin_mask = (1 << motor_gpio_bit_positions[m]);
 8001244:	7fbb      	ldrb	r3, [r7, #30]
 8001246:	4a24      	ldr	r2, [pc, #144]	@ (80012d8 <fill_bb_Dshot_buffers+0xc8>)
 8001248:	5cd3      	ldrb	r3, [r2, r3]
 800124a:	461a      	mov	r2, r3
 800124c:	2301      	movs	r3, #1
 800124e:	4093      	lsls	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
            bool is_one = (motor_packets[m] >> bit_pos) & 1;
 8001252:	7fbb      	ldrb	r3, [r7, #30]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	461a      	mov	r2, r3
 800125e:	7efb      	ldrb	r3, [r7, #27]
 8001260:	fa42 f303 	asr.w	r3, r2, r3
 8001264:	f003 0301 	and.w	r3, r3, #1
 8001268:	2b00      	cmp	r3, #0
 800126a:	bf14      	ite	ne
 800126c:	2301      	movne	r3, #1
 800126e:	2300      	moveq	r3, #0
 8001270:	73fb      	strb	r3, [r7, #15]

            if (!is_one) {
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	f083 0301 	eor.w	r3, r3, #1
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d01a      	beq.n	80012b4 <fill_bb_Dshot_buffers+0xa4>
                if (idx_one < DSHOT_BB_BUFFER_LENGTH)
 800127e:	8b3b      	ldrh	r3, [r7, #24]
 8001280:	2b80      	cmp	r3, #128	@ 0x80
 8001282:	d80a      	bhi.n	800129a <fill_bb_Dshot_buffers+0x8a>
                    dshot_bb_buffer_10[idx_one] &= ~pin_mask;     // prevent early high
 8001284:	8b3b      	ldrh	r3, [r7, #24]
 8001286:	4a15      	ldr	r2, [pc, #84]	@ (80012dc <fill_bb_Dshot_buffers+0xcc>)
 8001288:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	43da      	mvns	r2, r3
 8001290:	8b3b      	ldrh	r3, [r7, #24]
 8001292:	400a      	ands	r2, r1
 8001294:	4911      	ldr	r1, [pc, #68]	@ (80012dc <fill_bb_Dshot_buffers+0xcc>)
 8001296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (idx_zero < DSHOT_BB_BUFFER_LENGTH)
 800129a:	8afb      	ldrh	r3, [r7, #22]
 800129c:	2b80      	cmp	r3, #128	@ 0x80
 800129e:	d809      	bhi.n	80012b4 <fill_bb_Dshot_buffers+0xa4>
                    dshot_bb_buffer_10[idx_zero] |= pin_mask;     // rise later for '0'
 80012a0:	8afb      	ldrh	r3, [r7, #22]
 80012a2:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <fill_bb_Dshot_buffers+0xcc>)
 80012a4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80012a8:	8afb      	ldrh	r3, [r7, #22]
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	490b      	ldr	r1, [pc, #44]	@ (80012dc <fill_bb_Dshot_buffers+0xcc>)
 80012b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 80012b4:	7fbb      	ldrb	r3, [r7, #30]
 80012b6:	3301      	adds	r3, #1
 80012b8:	77bb      	strb	r3, [r7, #30]
 80012ba:	7fbb      	ldrb	r3, [r7, #30]
 80012bc:	2b09      	cmp	r3, #9
 80012be:	d9c1      	bls.n	8001244 <fill_bb_Dshot_buffers+0x34>
    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 80012c0:	7ffb      	ldrb	r3, [r7, #31]
 80012c2:	3301      	adds	r3, #1
 80012c4:	77fb      	strb	r3, [r7, #31]
 80012c6:	7ffb      	ldrb	r3, [r7, #31]
 80012c8:	2b0f      	cmp	r3, #15
 80012ca:	d9aa      	bls.n	8001222 <fill_bb_Dshot_buffers+0x12>
            }
        }
    }
}
 80012cc:	bf00      	nop
 80012ce:	bf00      	nop
 80012d0:	3720      	adds	r7, #32
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	0800ba3c 	.word	0x0800ba3c
 80012dc:	20000244 	.word	0x20000244

080012e0 <prepare_Dshot_package>:

uint16_t prepare_Dshot_package(uint16_t value, bool telemetry) {
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	460a      	mov	r2, r1
 80012ea:	80fb      	strh	r3, [r7, #6]
 80012ec:	4613      	mov	r3, r2
 80012ee:	717b      	strb	r3, [r7, #5]
    value = (value << 1) | (telemetry ? 1 : 0);
 80012f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	797b      	ldrb	r3, [r7, #5]
 80012fa:	b21b      	sxth	r3, r3
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b21b      	sxth	r3, r3
 8001300:	80fb      	strh	r3, [r7, #6]
    uint16_t crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	091b      	lsrs	r3, r3, #4
 8001306:	b29a      	uxth	r2, r3
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	4053      	eors	r3, r2
 800130c:	b29a      	uxth	r2, r3
 800130e:	88fb      	ldrh	r3, [r7, #6]
 8001310:	0a1b      	lsrs	r3, r3, #8
 8001312:	b29b      	uxth	r3, r3
 8001314:	4053      	eors	r3, r2
 8001316:	b29b      	uxth	r3, r3
 8001318:	43db      	mvns	r3, r3
 800131a:	b29b      	uxth	r3, r3
 800131c:	f003 030f 	and.w	r3, r3, #15
 8001320:	81fb      	strh	r3, [r7, #14]
    return (value << 4) | crc;
 8001322:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	b21a      	sxth	r2, r3
 800132a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800132e:	4313      	orrs	r3, r2
 8001330:	b21b      	sxth	r3, r3
 8001332:	b29b      	uxth	r3, r3
}
 8001334:	4618      	mov	r0, r3
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <update_motors_Tx_Only>:


void update_motors_Tx_Only(void) {
 8001340:	b590      	push	{r4, r7, lr}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
    GPIOA->BSRR = get_all_motors_gpio_mask();
 8001346:	4c3c      	ldr	r4, [pc, #240]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001348:	f7ff fefa 	bl	8001140 <get_all_motors_gpio_mask>
 800134c:	4603      	mov	r3, r0
 800134e:	61a3      	str	r3, [r4, #24]

    fill_bb_Dshot_buffers(motor_values);
 8001350:	483a      	ldr	r0, [pc, #232]	@ (800143c <update_motors_Tx_Only+0xfc>)
 8001352:	f7ff ff5d 	bl	8001210 <fill_bb_Dshot_buffers>
    bdshot_reception_1 = true;
 8001356:	4b3a      	ldr	r3, [pc, #232]	@ (8001440 <update_motors_Tx_Only+0x100>)
 8001358:	2201      	movs	r2, #1
 800135a:	701a      	strb	r2, [r3, #0]

    // Set GPIOs to output mode
    GPIOA->MODER |= (
 800135c:	4b36      	ldr	r3, [pc, #216]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4935      	ldr	r1, [pc, #212]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001362:	4b38      	ldr	r3, [pc, #224]	@ (8001444 <update_motors_Tx_Only+0x104>)
 8001364:	4313      	orrs	r3, r2
 8001366:	600b      	str	r3, [r1, #0]
        GPIO_MODER_MODER0_0 | GPIO_MODER_MODER1_0 | GPIO_MODER_MODER2_0 |
        GPIO_MODER_MODER4_0 | GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0 |
        GPIO_MODER_MODER7_0 | GPIO_MODER_MODER8_0 | GPIO_MODER_MODER11_0 |
        GPIO_MODER_MODER12_0
    );
    GPIOA->MODER &= ~(
 8001368:	4b33      	ldr	r3, [pc, #204]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4932      	ldr	r1, [pc, #200]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800136e:	4b36      	ldr	r3, [pc, #216]	@ (8001448 <update_motors_Tx_Only+0x108>)
 8001370:	4013      	ands	r3, r2
 8001372:	600b      	str	r3, [r1, #0]
        GPIO_MODER_MODER7_1 | GPIO_MODER_MODER8_1 | GPIO_MODER_MODER11_1 |
        GPIO_MODER_MODER12_1
    );

    // Output settings
    GPIOA->OTYPER &= ~(
 8001374:	4b30      	ldr	r3, [pc, #192]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	4a2f      	ldr	r2, [pc, #188]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800137a:	f423 53cf 	bic.w	r3, r3, #6624	@ 0x19e0
 800137e:	f023 0317 	bic.w	r3, r3, #23
 8001382:	6053      	str	r3, [r2, #4]
        GPIO_OTYPER_OT0  | GPIO_OTYPER_OT1  | GPIO_OTYPER_OT2  |
        GPIO_OTYPER_OT4  | GPIO_OTYPER_OT5  | GPIO_OTYPER_OT6  |
        GPIO_OTYPER_OT7  | GPIO_OTYPER_OT8  | GPIO_OTYPER_OT11 |
        GPIO_OTYPER_OT12
    );
    GPIOA->PUPDR |= (
 8001384:	4b2c      	ldr	r3, [pc, #176]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001386:	68da      	ldr	r2, [r3, #12]
 8001388:	492b      	ldr	r1, [pc, #172]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800138a:	4b2e      	ldr	r3, [pc, #184]	@ (8001444 <update_motors_Tx_Only+0x104>)
 800138c:	4313      	orrs	r3, r2
 800138e:	60cb      	str	r3, [r1, #12]
        GPIO_PUPDR_PUPDR0_0  | GPIO_PUPDR_PUPDR1_0  | GPIO_PUPDR_PUPDR2_0  |
        GPIO_PUPDR_PUPDR4_0  | GPIO_PUPDR_PUPDR5_0  | GPIO_PUPDR_PUPDR6_0  |
        GPIO_PUPDR_PUPDR7_0  | GPIO_PUPDR_PUPDR8_0  | GPIO_PUPDR_PUPDR11_0 |
        GPIO_PUPDR_PUPDR12_0
    );
    GPIOA->PUPDR &= ~(
 8001390:	4b29      	ldr	r3, [pc, #164]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001392:	68da      	ldr	r2, [r3, #12]
 8001394:	4928      	ldr	r1, [pc, #160]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 8001396:	4b2c      	ldr	r3, [pc, #176]	@ (8001448 <update_motors_Tx_Only+0x108>)
 8001398:	4013      	ands	r3, r2
 800139a:	60cb      	str	r3, [r1, #12]
        GPIO_PUPDR_PUPDR0_1  | GPIO_PUPDR_PUPDR1_1  | GPIO_PUPDR_PUPDR2_1  |
        GPIO_PUPDR_PUPDR4_1  | GPIO_PUPDR_PUPDR5_1  | GPIO_PUPDR_PUPDR6_1  |
        GPIO_PUPDR_PUPDR7_1  | GPIO_PUPDR_PUPDR8_1  | GPIO_PUPDR_PUPDR11_1 |
        GPIO_PUPDR_PUPDR12_1
    );
    GPIOA->OSPEEDR |= (
 800139c:	4b26      	ldr	r3, [pc, #152]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	4925      	ldr	r1, [pc, #148]	@ (8001438 <update_motors_Tx_Only+0xf8>)
 80013a2:	4b2a      	ldr	r3, [pc, #168]	@ (800144c <update_motors_Tx_Only+0x10c>)
 80013a4:	4313      	orrs	r3, r2
 80013a6:	608b      	str	r3, [r1, #8]
    );

    // --- CRITICAL SYNCHRONIZATION FOR FIRST BIT ---

        // 5. Cleanly stop TIM1 and DMA stream
        TIM1->CR1 &= ~TIM_CR1_CEN;       // Stop TIM1
 80013a8:	4b29      	ldr	r3, [pc, #164]	@ (8001450 <update_motors_Tx_Only+0x110>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a28      	ldr	r2, [pc, #160]	@ (8001450 <update_motors_Tx_Only+0x110>)
 80013ae:	f023 0301 	bic.w	r3, r3, #1
 80013b2:	6013      	str	r3, [r2, #0]
        DMA2_Stream5->CR &= ~DMA_SxCR_EN; // Disable DMA
 80013b4:	4b27      	ldr	r3, [pc, #156]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a26      	ldr	r2, [pc, #152]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013ba:	f023 0301 	bic.w	r3, r3, #1
 80013be:	6013      	str	r3, [r2, #0]
        while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); } // Wait for DMA to fully disable
 80013c0:	e000      	b.n	80013c4 <update_motors_Tx_Only+0x84>
 80013c2:	bf00      	nop
 80013c4:	4b23      	ldr	r3, [pc, #140]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1f8      	bne.n	80013c2 <update_motors_Tx_Only+0x82>

        // Clear any pending DMA interrupt flags for stream5
        DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80013d0:	4b21      	ldr	r3, [pc, #132]	@ (8001458 <update_motors_Tx_Only+0x118>)
 80013d2:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80013d6:	60da      	str	r2, [r3, #12]
                      DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

        // 6. Configure DMA for TX (Memory-to-Peripheral)
        DMA2_Stream5->PAR = (uint32_t)(&GPIOA->BSRR); // Peripheral address is BSRR
 80013d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013da:	4a20      	ldr	r2, [pc, #128]	@ (800145c <update_motors_Tx_Only+0x11c>)
 80013dc:	609a      	str	r2, [r3, #8]
        DMA2_Stream5->M0AR = (uint32_t)(dshot_bb_buffer_10); // Source is your TX buffer
 80013de:	4b1d      	ldr	r3, [pc, #116]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001460 <update_motors_Tx_Only+0x120>)
 80013e2:	60da      	str	r2, [r3, #12]
        DMA2_Stream5->NDTR = DSHOT_BB_BUFFER_LENGTH; // Number of transfers
 80013e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013e6:	2281      	movs	r2, #129	@ 0x81
 80013e8:	605a      	str	r2, [r3, #4]

        // Re-assign CR completely to ensure all bits are set correctly for TX
         //This atomic write is important to avoid intermediate states.
        uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)      // DMA Channel 6 for TIM1_UP (verify this is correct for your setup)
 80013ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001464 <update_motors_Tx_Only+0x124>)
 80013ec:	607b      	str	r3, [r7, #4]
                        | DMA_SxCR_PSIZE_1               // Peripheral size = 32-bit (for BSRR)
                         | DMA_SxCR_MINC                  // Memory increment enabled
                        | DMA_SxCR_DIR_0                 // Direction: Memory-to-Peripheral (00)
                        | DMA_SxCR_TCIE;                // Enable transfer complete interrupt

       DMA2_Stream5->CR = cr_val; // Write the compiled CR value
 80013ee:	4a19      	ldr	r2, [pc, #100]	@ (8001454 <update_motors_Tx_Only+0x114>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6013      	str	r3, [r2, #0]

       TIM1->ARR = DSHOT_BB_SECTION_LENGTH - 1; // <--- ENSURE THIS IS EXPLICITLY SET FOR TX
 80013f4:	4b16      	ldr	r3, [pc, #88]	@ (8001450 <update_motors_Tx_Only+0x110>)
 80013f6:	2210      	movs	r2, #16
 80013f8:	62da      	str	r2, [r3, #44]	@ 0x2c


        // 7. Reset TIM1's counter and clear update flag
        TIM1->EGR |= TIM_EGR_UG;   // Generate Update event (resets CNT, PSC, ARR)
 80013fa:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <update_motors_Tx_Only+0x110>)
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	4a14      	ldr	r2, [pc, #80]	@ (8001450 <update_motors_Tx_Only+0x110>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	6153      	str	r3, [r2, #20]
        TIM1->CNT = 0;             // Ensure counter is explicitly at 0
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <update_motors_Tx_Only+0x110>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800140c:	f3bf 8f4f 	dsb	sy
}
 8001410:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001412:	f3bf 8f6f 	isb	sy
}
 8001416:	bf00      	nop
        __DSB(); // Data Synchronization Barrier
        __ISB(); // Instruction Synchronization Barrier

        // 9. Enable both TIM1 and DMA with precise timing
        // Start TIM1 first, then enable DMA to ensure TIM1 is ready to generate the first trigger
        TIM1->CR1 |= TIM_CR1_CEN;        // Enable TIM1
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <update_motors_Tx_Only+0x110>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a0c      	ldr	r2, [pc, #48]	@ (8001450 <update_motors_Tx_Only+0x110>)
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	6013      	str	r3, [r2, #0]
        DMA2_Stream5->CR |= DMA_SxCR_EN; // Enable DMA to begin receiving triggers from TIM1
 8001424:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <update_motors_Tx_Only+0x114>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <update_motors_Tx_Only+0x114>)
 800142a:	f043 0301 	orr.w	r3, r3, #1
 800142e:	6013      	str	r3, [r2, #0]

}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bd90      	pop	{r4, r7, pc}
 8001438:	40020000 	.word	0x40020000
 800143c:	20000230 	.word	0x20000230
 8001440:	20000000 	.word	0x20000000
 8001444:	01415515 	.word	0x01415515
 8001448:	fd7d55d5 	.word	0xfd7d55d5
 800144c:	03c3ff3f 	.word	0x03c3ff3f
 8001450:	40010000 	.word	0x40010000
 8001454:	40026488 	.word	0x40026488
 8001458:	40026400 	.word	0x40026400
 800145c:	40020018 	.word	0x40020018
 8001460:	20000244 	.word	0x20000244
 8001464:	0c035450 	.word	0x0c035450

08001468 <setup_Dshot_Tx_Only>:

void setup_Dshot_Tx_Only(void) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	4b2c      	ldr	r3, [pc, #176]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a2b      	ldr	r2, [pc, #172]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b29      	ldr	r3, [pc, #164]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 800148a:	4b26      	ldr	r3, [pc, #152]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	4a25      	ldr	r2, [pc, #148]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	6453      	str	r3, [r2, #68]	@ 0x44
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001496:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	4a22      	ldr	r2, [pc, #136]	@ (8001524 <setup_Dshot_Tx_Only+0xbc>)
 800149c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014a0:	6313      	str	r3, [r2, #48]	@ 0x30

    TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 80014a2:	4b21      	ldr	r3, [pc, #132]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014a4:	2284      	movs	r2, #132	@ 0x84
 80014a6:	601a      	str	r2, [r3, #0]
    TIM1->PSC = 0;
 80014a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 80014ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014b0:	2210      	movs	r2, #16
 80014b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CCR1 = (DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS);///2;
 80014b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014b6:	2211      	movs	r2, #17
 80014b8:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CR2 = TIM_CR2_MMS_1;
 80014ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014bc:	2220      	movs	r2, #32
 80014be:	605a      	str	r2, [r3, #4]
    TIM1->DIER |= TIM_DIER_UDE;
 80014c0:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	4a18      	ldr	r2, [pc, #96]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ca:	60d3      	str	r3, [r2, #12]
    TIM1->EGR |= TIM_EGR_UG;
 80014cc:	4b16      	ldr	r3, [pc, #88]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	4a15      	ldr	r2, [pc, #84]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6153      	str	r3, [r2, #20]
    TIM1->SR &= ~TIM_SR_UIF;
 80014d8:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014da:	691b      	ldr	r3, [r3, #16]
 80014dc:	4a12      	ldr	r2, [pc, #72]	@ (8001528 <setup_Dshot_Tx_Only+0xc0>)
 80014de:	f023 0301 	bic.w	r3, r3, #1
 80014e2:	6113      	str	r3, [r2, #16]

    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <setup_Dshot_Tx_Only+0xc4>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a10      	ldr	r2, [pc, #64]	@ (800152c <setup_Dshot_Tx_Only+0xc4>)
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN);
 80014f0:	bf00      	nop
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <setup_Dshot_Tx_Only+0xc4>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1f9      	bne.n	80014f2 <setup_Dshot_Tx_Only+0x8a>
    DMA2->HIFCR = 0xFFFFFFFF;
 80014fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001530 <setup_Dshot_Tx_Only+0xc8>)
 8001500:	f04f 32ff 	mov.w	r2, #4294967295
 8001504:	60da      	str	r2, [r3, #12]

    DMA2_Stream5->CR = (6 << DMA_SxCR_CHSEL_Pos) |
 8001506:	4b09      	ldr	r3, [pc, #36]	@ (800152c <setup_Dshot_Tx_Only+0xc4>)
 8001508:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <setup_Dshot_Tx_Only+0xcc>)
 800150a:	601a      	str	r2, [r3, #0]
                       DMA_SxCR_PL |
                       DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 |
                       DMA_SxCR_MINC | DMA_SxCR_TCIE;

    NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800150c:	2044      	movs	r0, #68	@ 0x44
 800150e:	f7ff fdcf 	bl	80010b0 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream5_IRQn, 3);
 8001512:	2103      	movs	r1, #3
 8001514:	2044      	movs	r0, #68	@ 0x44
 8001516:	f7ff fde9 	bl	80010ec <__NVIC_SetPriority>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40023800 	.word	0x40023800
 8001528:	40010000 	.word	0x40010000
 800152c:	40026488 	.word	0x40026488
 8001530:	40026400 	.word	0x40026400
 8001534:	0c035410 	.word	0x0c035410

08001538 <arm_bdshot_rx_capture>:
     }
 }

 // Helper: arm DMA + TIM1 to capture GPIOA->IDR into dshot_bb_buffer_1_4_r
 static inline void arm_bdshot_rx_capture(void)
 {
 8001538:	b480      	push	{r7}
 800153a:	b087      	sub	sp, #28
 800153c:	af00      	add	r7, sp, #0
     const uint32_t pins_mask =
 800153e:	4b3c      	ldr	r3, [pc, #240]	@ (8001630 <arm_bdshot_rx_capture+0xf8>)
 8001540:	60fb      	str	r3, [r7, #12]
         (GPIO_MODER_MODER0 | GPIO_MODER_MODER1 | GPIO_MODER_MODER2 |
          GPIO_MODER_MODER4 | GPIO_MODER_MODER5 | GPIO_MODER_MODER6 |
          GPIO_MODER_MODER7 | GPIO_MODER_MODER8 | GPIO_MODER_MODER11 |
          GPIO_MODER_MODER12);

     const uint32_t pupdr_clear_mask =
 8001542:	4b3b      	ldr	r3, [pc, #236]	@ (8001630 <arm_bdshot_rx_capture+0xf8>)
 8001544:	60bb      	str	r3, [r7, #8]
         ((3U << (0*2)) | (3U << (1*2)) | (3U << (2*2)) |
          (3U << (4*2)) | (3U << (5*2)) | (3U << (6*2)) |
          (3U << (7*2)) | (3U << (8*2)) | (3U << (11*2)) |
          (3U << (12*2)));

     const uint32_t pupdr_pullup_mask =
 8001546:	4b3b      	ldr	r3, [pc, #236]	@ (8001634 <arm_bdshot_rx_capture+0xfc>)
 8001548:	607b      	str	r3, [r7, #4]
          (1U << (4*2)) | (1U << (5*2)) | (1U << (6*2)) |
          (1U << (7*2)) | (1U << (8*2)) | (1U << (11*2)) |
          (1U << (12*2)));

     // 1) Set pins to input mode (00)
     GPIOA->MODER &= ~pins_mask;
 800154a:	4b3b      	ldr	r3, [pc, #236]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	43db      	mvns	r3, r3
 8001552:	4939      	ldr	r1, [pc, #228]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 8001554:	4013      	ands	r3, r2
 8001556:	600b      	str	r3, [r1, #0]

     // 2) Configure pull-ups atomically: clear then set
     GPIOA->PUPDR &= ~pupdr_clear_mask;
 8001558:	4b37      	ldr	r3, [pc, #220]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	43db      	mvns	r3, r3
 8001560:	4935      	ldr	r1, [pc, #212]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 8001562:	4013      	ands	r3, r2
 8001564:	60cb      	str	r3, [r1, #12]
     GPIOA->PUPDR |= pupdr_pullup_mask;
 8001566:	4b34      	ldr	r3, [pc, #208]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 8001568:	68da      	ldr	r2, [r3, #12]
 800156a:	4933      	ldr	r1, [pc, #204]	@ (8001638 <arm_bdshot_rx_capture+0x100>)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4313      	orrs	r3, r2
 8001570:	60cb      	str	r3, [r1, #12]

     uint32_t sample_period =  (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) /(BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8001572:	2323      	movs	r3, #35	@ 0x23
 8001574:	617b      	str	r3, [r7, #20]

     if (sample_period == 0) sample_period = 1;
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <arm_bdshot_rx_capture+0x48>
 800157c:	2301      	movs	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
     TIM1->CR1 &= ~TIM_CR1_CEN;
 8001580:	4b2e      	ldr	r3, [pc, #184]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a2d      	ldr	r2, [pc, #180]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 8001586:	f023 0301 	bic.w	r3, r3, #1
 800158a:	6013      	str	r3, [r2, #0]
     TIM1->ARR = sample_period - 1;
 800158c:	4a2b      	ldr	r2, [pc, #172]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	3b01      	subs	r3, #1
 8001592:	62d3      	str	r3, [r2, #44]	@ 0x2c
     TIM1->CCR1 = sample_period/2  ; // small safe value, not critical for DMA TRGO if CR2 MMS is set
 8001594:	4a29      	ldr	r2, [pc, #164]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	6353      	str	r3, [r2, #52]	@ 0x34
     TIM1->EGR |= TIM_EGR_UG; // update registers
 800159c:	4b27      	ldr	r3, [pc, #156]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	4a26      	ldr	r2, [pc, #152]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 80015a2:	f043 0301 	orr.w	r3, r3, #1
 80015a6:	6153      	str	r3, [r2, #20]

     // 4) Configure DMA2 Stream5 for peripheral->memory (GPIOA->IDR -> buffer)
     // Disable stream before reconfiguring
     DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 80015a8:	4b25      	ldr	r3, [pc, #148]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a24      	ldr	r2, [pc, #144]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6013      	str	r3, [r2, #0]
     while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 80015b4:	e000      	b.n	80015b8 <arm_bdshot_rx_capture+0x80>
 80015b6:	bf00      	nop
 80015b8:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1f8      	bne.n	80015b6 <arm_bdshot_rx_capture+0x7e>

     // Clear pending flags for stream5
     DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80015c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001644 <arm_bdshot_rx_capture+0x10c>)
 80015c6:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80015ca:	60da      	str	r2, [r3, #12]
                   DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

     // Peripheral address = input data register
     DMA2_Stream5->PAR = (uint32_t)(&GPIOA->IDR);
 80015cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001648 <arm_bdshot_rx_capture+0x110>)
 80015d0:	609a      	str	r2, [r3, #8]

     // Memory address = your rx buffer (ensure buffer is word aligned)
     DMA2_Stream5->M0AR = (uint32_t)dshot_bb_buffer_1_4_r;
 80015d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015d4:	4a1d      	ldr	r2, [pc, #116]	@ (800164c <arm_bdshot_rx_capture+0x114>)
 80015d6:	60da      	str	r2, [r3, #12]

     // NDTR = desired sample count (make sure this fits)
     uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 80015d8:	238a      	movs	r3, #138	@ 0x8a
 80015da:	613b      	str	r3, [r7, #16]
     if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015e2:	d302      	bcc.n	80015ea <arm_bdshot_rx_capture+0xb2>
 80015e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015e8:	613b      	str	r3, [r7, #16]
     DMA2_Stream5->NDTR = ndtr;
 80015ea:	4a15      	ldr	r2, [pc, #84]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	6053      	str	r3, [r2, #4]

     // CR: channel select, medium/high priority, peripheral size = 32-bit (PSIZE=10), memory size = 32-bit (MSIZE=10),
     // MN_INC = memory increment, DIR = Peripheral-to-memory (00 = P2M, actually on F4: DIR bits 0..1 = 00: peripheral-to-memory),
     // TCIE = transfer complete interrupt enabled.
     // Build CR value based on earlier configuration in setup_Dshot_Tx_Only:
     uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)      // channel 6
 80015f0:	4b17      	ldr	r3, [pc, #92]	@ (8001650 <arm_bdshot_rx_capture+0x118>)
 80015f2:	603b      	str	r3, [r7, #0]
                     | DMA_SxCR_PSIZE_1               // peripheral size = 32-bit
                     | DMA_SxCR_MINC                  // memory increment
                     /* DIR = 00 for peripheral-to-memory so leave DIR bits cleared */
                     | DMA_SxCR_TCIE;                // enable transfer complete interrupt

     DMA2_Stream5->CR = cr_val;
 80015f4:	4a12      	ldr	r2, [pc, #72]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80015fa:	f3bf 8f4f 	dsb	sy
}
 80015fe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001600:	f3bf 8f6f 	isb	sy
}
 8001604:	bf00      	nop

     __DSB(); __ISB(); // ensure memory ops complete before enabling DMA

     // 5) Enable DMA stream (TCIE already set)
     DMA2_Stream5->CR |= DMA_SxCR_EN;
 8001606:	4b0e      	ldr	r3, [pc, #56]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a0d      	ldr	r2, [pc, #52]	@ (8001640 <arm_bdshot_rx_capture+0x108>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	6013      	str	r3, [r2, #0]

     // 6) Reset and start TIM1 so DMA requests begin immediately
     TIM1->CNT = 0;
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 8001614:	2200      	movs	r2, #0
 8001616:	625a      	str	r2, [r3, #36]	@ 0x24
     // Ensure TIM1 TRGO is configured to generate DMA requests (setup_Dshot_Tx_Only used CR2 MMS_1 earlier)
     TIM1->CR1 |= TIM_CR1_CEN;
 8001618:	4b08      	ldr	r3, [pc, #32]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a07      	ldr	r2, [pc, #28]	@ (800163c <arm_bdshot_rx_capture+0x104>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6013      	str	r3, [r2, #0]
 }
 8001624:	bf00      	nop
 8001626:	371c      	adds	r7, #28
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	03c3ff3f 	.word	0x03c3ff3f
 8001634:	01415515 	.word	0x01415515
 8001638:	40020000 	.word	0x40020000
 800163c:	40010000 	.word	0x40010000
 8001640:	40026488 	.word	0x40026488
 8001644:	40026400 	.word	0x40026400
 8001648:	40020010 	.word	0x40020010
 800164c:	2000044c 	.word	0x2000044c
 8001650:	0c035410 	.word	0x0c035410

08001654 <DMA2_Stream5_IRQHandler>:

 // IRQ handler: stream5 used for both TX and RX transitions: TC toggles bdshot_reception_1
 void DMA2_Stream5_IRQHandler(void)
 {
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
     // Transfer complete for Stream5?
     if (DMA2->HISR & DMA_HISR_TCIF5) {
 8001658:	4b33      	ldr	r3, [pc, #204]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001660:	2b00      	cmp	r3, #0
 8001662:	d02f      	beq.n	80016c4 <DMA2_Stream5_IRQHandler+0x70>
         // Clear the flag
         DMA2->HIFCR |= DMA_HIFCR_CTCIF5;
 8001664:	4b30      	ldr	r3, [pc, #192]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	4a2f      	ldr	r2, [pc, #188]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800166a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800166e:	60d3      	str	r3, [r2, #12]

         if (bdshot_reception_1) {
 8001670:	4b2e      	ldr	r3, [pc, #184]	@ (800172c <DMA2_Stream5_IRQHandler+0xd8>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d005      	beq.n	8001684 <DMA2_Stream5_IRQHandler+0x30>
             // We just finished the TX DMA. Immediately arm RX capture (no long loops).
             // This function will switch to input, enable pull-ups, configure DMA and start TIM1.
             arm_bdshot_rx_capture();
 8001678:	f7ff ff5e 	bl	8001538 <arm_bdshot_rx_capture>

             // After arming RX we flip the state so next TC means RX complete.
             bdshot_reception_1 = false;
 800167c:	4b2b      	ldr	r3, [pc, #172]	@ (800172c <DMA2_Stream5_IRQHandler+0xd8>)
 800167e:	2200      	movs	r2, #0
 8001680:	701a      	strb	r2, [r3, #0]
 8001682:	e01f      	b.n	80016c4 <DMA2_Stream5_IRQHandler+0x70>

         } else {
             // We just finished RX capture - stop TIM1 and DMA, and mark telemetry ready.
             // Disable TIM1
             TIM1->CR1 &= ~TIM_CR1_CEN;
 8001684:	4b2a      	ldr	r3, [pc, #168]	@ (8001730 <DMA2_Stream5_IRQHandler+0xdc>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a29      	ldr	r2, [pc, #164]	@ (8001730 <DMA2_Stream5_IRQHandler+0xdc>)
 800168a:	f023 0301 	bic.w	r3, r3, #1
 800168e:	6013      	str	r3, [r2, #0]

             // Disable DMA stream cleanly
             DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8001690:	4b28      	ldr	r3, [pc, #160]	@ (8001734 <DMA2_Stream5_IRQHandler+0xe0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a27      	ldr	r2, [pc, #156]	@ (8001734 <DMA2_Stream5_IRQHandler+0xe0>)
 8001696:	f023 0301 	bic.w	r3, r3, #1
 800169a:	6013      	str	r3, [r2, #0]
             while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 800169c:	e000      	b.n	80016a0 <DMA2_Stream5_IRQHandler+0x4c>
 800169e:	bf00      	nop
 80016a0:	4b24      	ldr	r3, [pc, #144]	@ (8001734 <DMA2_Stream5_IRQHandler+0xe0>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0301 	and.w	r3, r3, #1
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1f8      	bne.n	800169e <DMA2_Stream5_IRQHandler+0x4a>

             // Clear any remaining flags for stream5
             DMA2->HIFCR |= DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80016ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016b2:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 80016b6:	60d3      	str	r3, [r2, #12]
                            DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

             // Optionally: set pins back to output mode now or leave for next TX
             // (do not re-enable outputs here if you plan to start TX immediately from same ISR context)
             telemetry_done_flag = 1;
 80016b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001738 <DMA2_Stream5_IRQHandler+0xe4>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]

             // Next round, expect TX (so reset flag)
             bdshot_reception_1 = true;
 80016be:	4b1b      	ldr	r3, [pc, #108]	@ (800172c <DMA2_Stream5_IRQHandler+0xd8>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	701a      	strb	r2, [r3, #0]
         }
     }

     // Half-transfer / transfer error / direct mode error / transfer error housekeeping:
     if (DMA2->HISR & DMA_HISR_HTIF5) {
 80016c4:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d005      	beq.n	80016dc <DMA2_Stream5_IRQHandler+0x88>
         DMA2->HIFCR |= DMA_HIFCR_CHTIF5;
 80016d0:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	4a14      	ldr	r2, [pc, #80]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016da:	60d3      	str	r3, [r2, #12]
     }
     if (DMA2->HISR & DMA_HISR_TEIF5) {
 80016dc:	4b12      	ldr	r3, [pc, #72]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d005      	beq.n	80016f4 <DMA2_Stream5_IRQHandler+0xa0>
         DMA2->HIFCR |= DMA_HIFCR_CTEIF5;
 80016e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016f2:	60d3      	str	r3, [r2, #12]
     }
     if (DMA2->HISR & DMA_HISR_DMEIF5) {
 80016f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d005      	beq.n	800170c <DMA2_Stream5_IRQHandler+0xb8>
         DMA2->HIFCR |= DMA_HIFCR_CDMEIF5;
 8001700:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	4a08      	ldr	r2, [pc, #32]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 8001706:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800170a:	60d3      	str	r3, [r2, #12]
     }
     if (DMA2->HISR & DMA_HISR_FEIF5) {
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <DMA2_Stream5_IRQHandler+0xd0>
         DMA2->HIFCR |= DMA_HIFCR_CFEIF5;
 8001718:	4b03      	ldr	r3, [pc, #12]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	4a02      	ldr	r2, [pc, #8]	@ (8001728 <DMA2_Stream5_IRQHandler+0xd4>)
 800171e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001722:	60d3      	str	r3, [r2, #12]
     }
 }
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40026400 	.word	0x40026400
 800172c:	20000000 	.word	0x20000000
 8001730:	40010000 	.word	0x40010000
 8001734:	40026488 	.word	0x40026488
 8001738:	20000448 	.word	0x20000448

0800173c <get_BDshot_response>:
static const uint32_t GCR_table[32] = {
    iv, iv, iv, iv, iv, iv, iv, iv, iv, 9, 10, 11, iv, 13, 14, 15,
    iv, iv, 2, 3, iv, 5, 6, 7, iv, 0, 8, 1, iv, 4, 12, iv };


 uint32_t get_BDshot_response(uint32_t raw_buffer[], const uint8_t motor_shift){
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	@ 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	70fb      	strb	r3, [r7, #3]
    uint32_t* buffer_end = raw_buffer + 31 * BDSHOT_RESPONSE_BITRATE / 1000 * BDSHOT_RESPONSE_OVERSAMPLING;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800174e:	613b      	str	r3, [r7, #16]
    while (raw_buffer < buffer_end)
 8001750:	e12e      	b.n	80019b0 <get_BDshot_response+0x274>
    {
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	1d1a      	adds	r2, r3, #4
 8001756:	607a      	str	r2, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	78fa      	ldrb	r2, [r7, #3]
 800175c:	2101      	movs	r1, #1
 800175e:	fa01 f202 	lsl.w	r2, r1, r2
 8001762:	4013      	ands	r3, r2
 8001764:	2b00      	cmp	r3, #0
 8001766:	bf0c      	ite	eq
 8001768:	2301      	moveq	r3, #1
 800176a:	2300      	movne	r3, #0
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d130      	bne.n	80017d4 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	1d1a      	adds	r2, r3, #4
 8001776:	607a      	str	r2, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	78fa      	ldrb	r2, [r7, #3]
 800177c:	2101      	movs	r1, #1
 800177e:	fa01 f202 	lsl.w	r2, r1, r2
 8001782:	4013      	ands	r3, r2
 8001784:	2b00      	cmp	r3, #0
 8001786:	bf0c      	ite	eq
 8001788:	2301      	moveq	r3, #1
 800178a:	2300      	movne	r3, #0
 800178c:	b2db      	uxtb	r3, r3
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 800178e:	2b00      	cmp	r3, #0
 8001790:	d120      	bne.n	80017d4 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	1d1a      	adds	r2, r3, #4
 8001796:	607a      	str	r2, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	78fa      	ldrb	r2, [r7, #3]
 800179c:	2101      	movs	r1, #1
 800179e:	fa01 f202 	lsl.w	r2, r1, r2
 80017a2:	4013      	ands	r3, r2
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	bf0c      	ite	eq
 80017a8:	2301      	moveq	r3, #1
 80017aa:	2300      	movne	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d110      	bne.n	80017d4 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	1d1a      	adds	r2, r3, #4
 80017b6:	607a      	str	r2, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	78fa      	ldrb	r2, [r7, #3]
 80017bc:	2101      	movs	r1, #1
 80017be:	fa01 f202 	lsl.w	r2, r1, r2
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	bf0c      	ite	eq
 80017c8:	2301      	moveq	r3, #1
 80017ca:	2300      	movne	r3, #0
 80017cc:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f000 80ee 	beq.w	80019b0 <get_BDshot_response+0x274>
        {
            uint32_t* buffer_previous = raw_buffer - 1;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3b04      	subs	r3, #4
 80017d8:	61fb      	str	r3, [r7, #28]
            buffer_end = raw_buffer + BDSHOT_RESPONSE_LENGTH * BDSHOT_RESPONSE_OVERSAMPLING;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	33fc      	adds	r3, #252	@ 0xfc
 80017de:	613b      	str	r3, [r7, #16]
            uint32_t motor_response = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61bb      	str	r3, [r7, #24]
            uint8_t bits = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	75fb      	strb	r3, [r7, #23]
            while (raw_buffer <= buffer_end)
 80017e8:	e0c3      	b.n	8001972 <get_BDshot_response+0x236>
            {
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	1d1a      	adds	r2, r3, #4
 80017ee:	607a      	str	r2, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	2101      	movs	r1, #1
 80017f6:	fa01 f202 	lsl.w	r2, r1, r2
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d121      	bne.n	8001844 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	1d1a      	adds	r2, r3, #4
 8001804:	607a      	str	r2, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	78fa      	ldrb	r2, [r7, #3]
 800180a:	2101      	movs	r1, #1
 800180c:	fa01 f202 	lsl.w	r2, r1, r2
 8001810:	4013      	ands	r3, r2
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001812:	2b00      	cmp	r3, #0
 8001814:	d116      	bne.n	8001844 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	1d1a      	adds	r2, r3, #4
 800181a:	607a      	str	r2, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	78fa      	ldrb	r2, [r7, #3]
 8001820:	2101      	movs	r1, #1
 8001822:	fa01 f202 	lsl.w	r2, r1, r2
 8001826:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001828:	2b00      	cmp	r3, #0
 800182a:	d10b      	bne.n	8001844 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0))
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	1d1a      	adds	r2, r3, #4
 8001830:	607a      	str	r2, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	78fa      	ldrb	r2, [r7, #3]
 8001836:	2101      	movs	r1, #1
 8001838:	fa01 f202 	lsl.w	r2, r1, r2
 800183c:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 8097 	beq.w	8001972 <get_BDshot_response+0x236>
                {
                    if (raw_buffer <= buffer_end) {
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	429a      	cmp	r2, r3
 800184a:	f200 8092 	bhi.w	8001972 <get_BDshot_response+0x236>
                        uint8_t len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b14      	cmp	r3, #20
 8001856:	dd0a      	ble.n	800186e <get_BDshot_response+0x132>
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	109b      	asrs	r3, r3, #2
 8001860:	4a5a      	ldr	r2, [pc, #360]	@ (80019cc <get_BDshot_response+0x290>)
 8001862:	fb82 1203 	smull	r1, r2, r2, r3
 8001866:	17db      	asrs	r3, r3, #31
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	b2db      	uxtb	r3, r3
 800186c:	e000      	b.n	8001870 <get_BDshot_response+0x134>
 800186e:	2301      	movs	r3, #1
 8001870:	73fb      	strb	r3, [r7, #15]
                        bits += len;
 8001872:	7dfa      	ldrb	r2, [r7, #23]
 8001874:	7bfb      	ldrb	r3, [r7, #15]
 8001876:	4413      	add	r3, r2
 8001878:	75fb      	strb	r3, [r7, #23]
                        motor_response <<= len;
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	61bb      	str	r3, [r7, #24]
                        buffer_previous = raw_buffer - 1;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3b04      	subs	r3, #4
 8001888:	61fb      	str	r3, [r7, #28]
                        while (raw_buffer < buffer_end)
 800188a:	e06c      	b.n	8001966 <get_BDshot_response+0x22a>
                        {
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	1d1a      	adds	r2, r3, #4
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	78fa      	ldrb	r2, [r7, #3]
 8001896:	2101      	movs	r1, #1
 8001898:	fa01 f202 	lsl.w	r2, r1, r2
 800189c:	4013      	ands	r3, r2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	bf0c      	ite	eq
 80018a2:	2301      	moveq	r3, #1
 80018a4:	2300      	movne	r3, #0
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d12f      	bne.n	800190c <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	1d1a      	adds	r2, r3, #4
 80018b0:	607a      	str	r2, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	78fa      	ldrb	r2, [r7, #3]
 80018b6:	2101      	movs	r1, #1
 80018b8:	fa01 f202 	lsl.w	r2, r1, r2
 80018bc:	4013      	ands	r3, r2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	bf0c      	ite	eq
 80018c2:	2301      	moveq	r3, #1
 80018c4:	2300      	movne	r3, #0
 80018c6:	b2db      	uxtb	r3, r3
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d11f      	bne.n	800190c <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	1d1a      	adds	r2, r3, #4
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	78fa      	ldrb	r2, [r7, #3]
 80018d6:	2101      	movs	r1, #1
 80018d8:	fa01 f202 	lsl.w	r2, r1, r2
 80018dc:	4013      	ands	r3, r2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	bf0c      	ite	eq
 80018e2:	2301      	moveq	r3, #1
 80018e4:	2300      	movne	r3, #0
 80018e6:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d10f      	bne.n	800190c <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0)) {
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	1d1a      	adds	r2, r3, #4
 80018f0:	607a      	str	r2, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	78fa      	ldrb	r2, [r7, #3]
 80018f6:	2101      	movs	r1, #1
 80018f8:	fa01 f202 	lsl.w	r2, r1, r2
 80018fc:	4013      	ands	r3, r2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	bf0c      	ite	eq
 8001902:	2301      	moveq	r3, #1
 8001904:	2300      	movne	r3, #0
 8001906:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001908:	2b00      	cmp	r3, #0
 800190a:	d02c      	beq.n	8001966 <get_BDshot_response+0x22a>
                                if (raw_buffer <= buffer_end) {
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	429a      	cmp	r2, r3
 8001912:	d82d      	bhi.n	8001970 <get_BDshot_response+0x234>
                                    len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b14      	cmp	r3, #20
 800191c:	dd0a      	ble.n	8001934 <get_BDshot_response+0x1f8>
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	109b      	asrs	r3, r3, #2
 8001926:	4a29      	ldr	r2, [pc, #164]	@ (80019cc <get_BDshot_response+0x290>)
 8001928:	fb82 1203 	smull	r1, r2, r2, r3
 800192c:	17db      	asrs	r3, r3, #31
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	b2db      	uxtb	r3, r3
 8001932:	e000      	b.n	8001936 <get_BDshot_response+0x1fa>
 8001934:	2301      	movs	r3, #1
 8001936:	73fb      	strb	r3, [r7, #15]
                                    bits += len;
 8001938:	7dfa      	ldrb	r2, [r7, #23]
 800193a:	7bfb      	ldrb	r3, [r7, #15]
 800193c:	4413      	add	r3, r2
 800193e:	75fb      	strb	r3, [r7, #23]
                                    motor_response <<= len;
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	61bb      	str	r3, [r7, #24]
                                    motor_response |= 0x1FFFFF >> (BDSHOT_RESPONSE_LENGTH - len);
 800194a:	7bfb      	ldrb	r3, [r7, #15]
 800194c:	f1c3 0315 	rsb	r3, r3, #21
 8001950:	4a1f      	ldr	r2, [pc, #124]	@ (80019d0 <get_BDshot_response+0x294>)
 8001952:	fa42 f303 	asr.w	r3, r2, r3
 8001956:	461a      	mov	r2, r3
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
                                    buffer_previous = raw_buffer - 1;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3b04      	subs	r3, #4
 8001962:	61fb      	str	r3, [r7, #28]
                                }
                                break;
 8001964:	e004      	b.n	8001970 <get_BDshot_response+0x234>
                        while (raw_buffer < buffer_end)
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	429a      	cmp	r2, r3
 800196c:	d38e      	bcc.n	800188c <get_BDshot_response+0x150>
 800196e:	e000      	b.n	8001972 <get_BDshot_response+0x236>
                                break;
 8001970:	bf00      	nop
            while (raw_buffer <= buffer_end)
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	429a      	cmp	r2, r3
 8001978:	f67f af37 	bls.w	80017ea <get_BDshot_response+0xae>
                            }
                        }
                    }
                }
            }
            motor_response <<= (BDSHOT_RESPONSE_LENGTH - bits);
 800197c:	7dfb      	ldrb	r3, [r7, #23]
 800197e:	f1c3 0315 	rsb	r3, r3, #21
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	61bb      	str	r3, [r7, #24]
            if (*buffer_previous & (1 << motor_shift)) {
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	78fa      	ldrb	r2, [r7, #3]
 8001990:	2101      	movs	r1, #1
 8001992:	fa01 f202 	lsl.w	r2, r1, r2
 8001996:	4013      	ands	r3, r2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d007      	beq.n	80019ac <get_BDshot_response+0x270>
                motor_response |= 0x1FFFFF >> bits;
 800199c:	7dfb      	ldrb	r3, [r7, #23]
 800199e:	4a0c      	ldr	r2, [pc, #48]	@ (80019d0 <get_BDshot_response+0x294>)
 80019a0:	fa42 f303 	asr.w	r3, r2, r3
 80019a4:	461a      	mov	r2, r3
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
            }
            return motor_response;
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	e006      	b.n	80019be <get_BDshot_response+0x282>
    while (raw_buffer < buffer_end)
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	f4ff aecc 	bcc.w	8001752 <get_BDshot_response+0x16>
        }
    }
    return 0xFFFFFFFF;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3724      	adds	r7, #36	@ 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	55555556 	.word	0x55555556
 80019d0:	001fffff 	.word	0x001fffff

080019d4 <BDshot_check_checksum>:


  bool BDshot_check_checksum(uint32_t decoded_value) {
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
     uint8_t crc = (decoded_value & 0x0F);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	73fb      	strb	r3, [r7, #15]
     uint16_t value = (decoded_value >> 4);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	091b      	lsrs	r3, r3, #4
 80019ea:	81bb      	strh	r3, [r7, #12]
     uint8_t calculated_crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 80019ec:	89bb      	ldrh	r3, [r7, #12]
 80019ee:	091b      	lsrs	r3, r3, #4
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	b2da      	uxtb	r2, r3
 80019f4:	89bb      	ldrh	r3, [r7, #12]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	4053      	eors	r3, r2
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	89bb      	ldrh	r3, [r7, #12]
 80019fe:	0a1b      	lsrs	r3, r3, #8
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	4053      	eors	r3, r2
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	f003 030f 	and.w	r3, r3, #15
 8001a10:	72fb      	strb	r3, [r7, #11]
     return (crc == calculated_crc);
 8001a12:	7bfa      	ldrb	r2, [r7, #15]
 8001a14:	7afb      	ldrb	r3, [r7, #11]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	bf0c      	ite	eq
 8001a1a:	2301      	moveq	r3, #1
 8001a1c:	2300      	movne	r3, #0
 8001a1e:	b2db      	uxtb	r3, r3
 }
 8001a20:	4618      	mov	r0, r3
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <read_BDshot_response>:


 // Modified read_BDshot_response function with DMA-based debugging
 void read_BDshot_response(uint32_t value, uint8_t motor){
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	70fb      	strb	r3, [r7, #3]
  // Debug_Send_DMA("Raw telemetry value: 0x%lX\r\n", value);

     if (value < 0xFFFFFFF) {
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	f080 8096 	bcs.w	8001b70 <read_BDshot_response+0x144>
        //uint32_t raw_gcr_value = value;
         value = (value ^ (value >> 1));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	085b      	lsrs	r3, r3, #1
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	4053      	eors	r3, r2
 8001a4c:	607b      	str	r3, [r7, #4]
       // Debug_Send_DMA("After GCR XOR decoding: 0x%lX\r\n", value);

         uint32_t nibble1 = (value & 0x1F);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f003 031f 	and.w	r3, r3, #31
 8001a54:	61fb      	str	r3, [r7, #28]
         uint32_t nibble2 = ((value >> 5) & 0x1F);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	095b      	lsrs	r3, r3, #5
 8001a5a:	f003 031f 	and.w	r3, r3, #31
 8001a5e:	61bb      	str	r3, [r7, #24]
         uint32_t nibble3 = ((value >> 10) & 0x1F);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	0a9b      	lsrs	r3, r3, #10
 8001a64:	f003 031f 	and.w	r3, r3, #31
 8001a68:	617b      	str	r3, [r7, #20]
         uint32_t nibble4 = ((value >> 15) & 0x1F);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	0bdb      	lsrs	r3, r3, #15
 8001a6e:	f003 031f 	and.w	r3, r3, #31
 8001a72:	613b      	str	r3, [r7, #16]

       // Debug_Send_DMA("Nibbles (GCR): 0x%lX, 0x%lX, 0x%lX, 0x%lX\r\n", nibble1, nibble2, nibble3, nibble4);

         if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001a74:	4a43      	ldr	r2, [pc, #268]	@ (8001b84 <read_BDshot_response+0x158>)
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a80:	d014      	beq.n	8001aac <read_BDshot_response+0x80>
 8001a82:	4a40      	ldr	r2, [pc, #256]	@ (8001b84 <read_BDshot_response+0x158>)
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a8e:	d00d      	beq.n	8001aac <read_BDshot_response+0x80>
 8001a90:	4a3c      	ldr	r2, [pc, #240]	@ (8001b84 <read_BDshot_response+0x158>)
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a9c:	d006      	beq.n	8001aac <read_BDshot_response+0x80>
 8001a9e:	4a39      	ldr	r2, [pc, #228]	@ (8001b84 <read_BDshot_response+0x158>)
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aaa:	d10e      	bne.n	8001aca <read_BDshot_response+0x9e>
             //Debug_Send_DMA("GCR lookup failed for one or more nibbles.\r\n");
             motor_telemetry_data[motor].valid_rpm = false;
 8001aac:	78fb      	ldrb	r3, [r7, #3]
 8001aae:	4a36      	ldr	r2, [pc, #216]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001ab0:	015b      	lsls	r3, r3, #5
 8001ab2:	4413      	add	r3, r2
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
             motor_telemetry_data[motor].valid_voltage = false;
 8001aba:	78fb      	ldrb	r3, [r7, #3]
 8001abc:	4a32      	ldr	r2, [pc, #200]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001abe:	015b      	lsls	r3, r3, #5
 8001ac0:	4413      	add	r3, r2
 8001ac2:	330c      	adds	r3, #12
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
             return;
 8001ac8:	e059      	b.n	8001b7e <read_BDshot_response+0x152>
         }

         uint32_t decoded_value = GCR_table[nibble1];
 8001aca:	4a2e      	ldr	r2, [pc, #184]	@ (8001b84 <read_BDshot_response+0x158>)
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad2:	60fb      	str	r3, [r7, #12]
         decoded_value |= GCR_table[nibble2] << 4;
 8001ad4:	4a2b      	ldr	r2, [pc, #172]	@ (8001b84 <read_BDshot_response+0x158>)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	60fb      	str	r3, [r7, #12]
         decoded_value |= GCR_table[nibble3] << 8;
 8001ae4:	4a27      	ldr	r2, [pc, #156]	@ (8001b84 <read_BDshot_response+0x158>)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
         decoded_value |= GCR_table[nibble4] << 12;
 8001af4:	4a23      	ldr	r2, [pc, #140]	@ (8001b84 <read_BDshot_response+0x158>)
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afc:	031b      	lsls	r3, r3, #12
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	60fb      	str	r3, [r7, #12]

         //Debug_Send_DMA("Final decoded value: 0x%lX\r\n", decoded_value);

         if (BDshot_check_checksum(decoded_value))
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	f7ff ff65 	bl	80019d4 <BDshot_check_checksum>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d027      	beq.n	8001b60 <read_BDshot_response+0x134>
         {
             //Debug_Send_DMA("CRC Check Passed.\r\n");
             motor_telemetry_data[motor].valid_rpm = true;
 8001b10:	78fb      	ldrb	r3, [r7, #3]
 8001b12:	4a1d      	ldr	r2, [pc, #116]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b14:	015b      	lsls	r3, r3, #5
 8001b16:	4413      	add	r3, r2
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
             motor_telemetry_data[motor].raw_rpm_value = ((decoded_value & 0x1FF0) >> 4) << (decoded_value >> 13);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	091b      	lsrs	r3, r3, #4
 8001b22:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	0b5a      	lsrs	r2, r3, #13
 8001b2a:	78fb      	ldrb	r3, [r7, #3]
 8001b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b30:	4915      	ldr	r1, [pc, #84]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b32:	015b      	lsls	r3, r3, #5
 8001b34:	440b      	add	r3, r1
 8001b36:	601a      	str	r2, [r3, #0]
             motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8001b38:	78fb      	ldrb	r3, [r7, #3]
 8001b3a:	4a13      	ldr	r2, [pc, #76]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b3c:	015b      	lsls	r3, r3, #5
 8001b3e:	4413      	add	r3, r2
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a12      	ldr	r2, [pc, #72]	@ (8001b8c <read_BDshot_response+0x160>)
 8001b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b48:	005a      	lsls	r2, r3, #1
 8001b4a:	78fb      	ldrb	r3, [r7, #3]
 8001b4c:	0852      	lsrs	r2, r2, #1
 8001b4e:	4910      	ldr	r1, [pc, #64]	@ (8001b90 <read_BDshot_response+0x164>)
 8001b50:	fba1 1202 	umull	r1, r2, r1, r2
 8001b54:	0892      	lsrs	r2, r2, #2
 8001b56:	490c      	ldr	r1, [pc, #48]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b58:	015b      	lsls	r3, r3, #5
 8001b5a:	440b      	add	r3, r1
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	e00e      	b.n	8001b7e <read_BDshot_response+0x152>
             //Debug_Send_DMA("RPM: %u\r\n",motor_telemetry_data[motor].raw_rpm_value);
         } else {
            // Debug_Send_DMA("CRC Check FAILED. Data will be discarded.\r\n");
             motor_telemetry_data[motor].valid_rpm = false;
 8001b60:	78fb      	ldrb	r3, [r7, #3]
 8001b62:	4a09      	ldr	r2, [pc, #36]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b64:	015b      	lsls	r3, r3, #5
 8001b66:	4413      	add	r3, r2
 8001b68:	3304      	adds	r3, #4
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	701a      	strb	r2, [r3, #0]
 8001b6e:	e006      	b.n	8001b7e <read_BDshot_response+0x152>
         }
     } else {
      //  Debug_Send_DMA("Invalid raw telemetry value.\r\n");
         motor_telemetry_data[motor].valid_rpm = false;
 8001b70:	78fb      	ldrb	r3, [r7, #3]
 8001b72:	4a05      	ldr	r2, [pc, #20]	@ (8001b88 <read_BDshot_response+0x15c>)
 8001b74:	015b      	lsls	r3, r3, #5
 8001b76:	4413      	add	r3, r2
 8001b78:	3304      	adds	r3, #4
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]
     }
 }
 8001b7e:	3720      	adds	r7, #32
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	0800b9bc 	.word	0x0800b9bc
 8001b88:	20000674 	.word	0x20000674
 8001b8c:	03938700 	.word	0x03938700
 8001b90:	92492493 	.word	0x92492493

08001b94 <process_telemetry_with_new_method>:



// --- NEW main telemetry processing function ---
void process_telemetry_with_new_method(void) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	e011      	b.n	8001bc4 <process_telemetry_with_new_method+0x30>
        uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_1_4_r, motor_gpio_bit_positions[m]);
 8001ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <process_telemetry_with_new_method+0x40>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480b      	ldr	r0, [pc, #44]	@ (8001bd8 <process_telemetry_with_new_method+0x44>)
 8001bac:	f7ff fdc6 	bl	800173c <get_BDshot_response>
 8001bb0:	6038      	str	r0, [r7, #0]
        read_BDshot_response(decoded_gcr_value, m); // Pass motor index 0-based
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	6838      	ldr	r0, [r7, #0]
 8001bba:	f7ff ff37 	bl	8001a2c <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b09      	cmp	r3, #9
 8001bc8:	ddea      	ble.n	8001ba0 <process_telemetry_with_new_method+0xc>
       // Debug_Send_DMA("M%d RAW: 0x%08lX\r\n", m, decoded_gcr_value); // Verify raw values
    }
}
 8001bca:	bf00      	nop
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	0800ba3c 	.word	0x0800ba3c
 8001bd8:	2000044c 	.word	0x2000044c

08001bdc <pid_calculate_command>:
 * For testing purposes, this function maps all negative or zero target RPMs to DSHOT_BASE_COMMAND (48).
 * @param current_rpm_unsigned The current measured RPM of the motor (always positive from telemetry).
 * @param target_rpm_signed The desired target RPM (signed: positive for forward, negative for reverse, 0 for stop/brake).
 * @return The calculated DShot command (48-2047 unidirectional).
 */
uint16_t pid_calculate_command(uint32_t current_rpm_unsigned, float target_rpm_signed) {
 8001bdc:	b480      	push	{r7}
 8001bde:	b08d      	sub	sp, #52	@ 0x34
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	ed87 0a00 	vstr	s0, [r7]
    // --- For Unidirectional Test: Treat all current RPM as positive ---
    float current_rpm_for_error_calc = (float)current_rpm_unsigned;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	ee07 3a90 	vmov	s15, r3
 8001bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bf2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- Step 2: Calculate Error ---
    // The error is the difference between the desired signed target and the current motor RPM.
    // Negative target RPMs are treated as 0 for error calculation to prevent erratic behavior.
    float effective_target_rpm = (target_rpm_signed < 0) ? 0.0f : target_rpm_signed;
 8001bf6:	edd7 7a00 	vldr	s15, [r7]
 8001bfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c02:	d502      	bpl.n	8001c0a <pid_calculate_command+0x2e>
 8001c04:	f04f 0300 	mov.w	r3, #0
 8001c08:	e000      	b.n	8001c0c <pid_calculate_command+0x30>
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	623b      	str	r3, [r7, #32]

    float error = effective_target_rpm - current_rpm_for_error_calc;
 8001c0e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001c12:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001c16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c1a:	edc7 7a07 	vstr	s15, [r7, #28]

    // --- Step 3: Calculate PID Terms ---
    float p_term = PID_KP * error;
 8001c1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c22:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8001dd0 <pid_calculate_command+0x1f4>
 8001c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2a:	edc7 7a06 	vstr	s15, [r7, #24]

    // Integral term (with windup protection). Reset if effective_target_rpm is 0.
    if (effective_target_rpm == 0.0f) {
 8001c2e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c32:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3a:	d104      	bne.n	8001c46 <pid_calculate_command+0x6a>
        pid_integral = 0.0f;
 8001c3c:	4b65      	ldr	r3, [pc, #404]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	e023      	b.n	8001c8e <pid_calculate_command+0xb2>
    } else {
        pid_integral += error;
 8001c46:	4b63      	ldr	r3, [pc, #396]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001c48:	ed93 7a00 	vldr	s14, [r3]
 8001c4c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c54:	4b5f      	ldr	r3, [pc, #380]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001c56:	edc3 7a00 	vstr	s15, [r3]
        // Clamp integral term
        if (pid_integral > 1000) pid_integral = 1000;
 8001c5a:	4b5e      	ldr	r3, [pc, #376]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001c5c:	edd3 7a00 	vldr	s15, [r3]
 8001c60:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001dd8 <pid_calculate_command+0x1fc>
 8001c64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6c:	dd02      	ble.n	8001c74 <pid_calculate_command+0x98>
 8001c6e:	4b59      	ldr	r3, [pc, #356]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001c70:	4a5a      	ldr	r2, [pc, #360]	@ (8001ddc <pid_calculate_command+0x200>)
 8001c72:	601a      	str	r2, [r3, #0]
        if (pid_integral < -1000) pid_integral = -1000;
 8001c74:	4b57      	ldr	r3, [pc, #348]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001c76:	edd3 7a00 	vldr	s15, [r3]
 8001c7a:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001de0 <pid_calculate_command+0x204>
 8001c7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c86:	d502      	bpl.n	8001c8e <pid_calculate_command+0xb2>
 8001c88:	4b52      	ldr	r3, [pc, #328]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001c8a:	4a56      	ldr	r2, [pc, #344]	@ (8001de4 <pid_calculate_command+0x208>)
 8001c8c:	601a      	str	r2, [r3, #0]
    }
    float i_term = PID_KI * pid_integral;
 8001c8e:	4b51      	ldr	r3, [pc, #324]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001c90:	edd3 7a00 	vldr	s15, [r3]
 8001c94:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001de8 <pid_calculate_command+0x20c>
 8001c98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c9c:	edc7 7a05 	vstr	s15, [r7, #20]

    // Derivative term (with low-pass filter)
    pid_filtered_error = (PID_D_FILTER_ALPHA * error) + ((1.0f - PID_D_FILTER_ALPHA) * pid_filtered_error);
 8001ca0:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ca4:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001dec <pid_calculate_command+0x210>
 8001ca8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cac:	4b50      	ldr	r3, [pc, #320]	@ (8001df0 <pid_calculate_command+0x214>)
 8001cae:	edd3 7a00 	vldr	s15, [r3]
 8001cb2:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8001df4 <pid_calculate_command+0x218>
 8001cb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cbe:	4b4c      	ldr	r3, [pc, #304]	@ (8001df0 <pid_calculate_command+0x214>)
 8001cc0:	edc3 7a00 	vstr	s15, [r3]
    float d_term = PID_KD * (pid_filtered_error - pid_last_error);
 8001cc4:	4b4a      	ldr	r3, [pc, #296]	@ (8001df0 <pid_calculate_command+0x214>)
 8001cc6:	ed93 7a00 	vldr	s14, [r3]
 8001cca:	4b4b      	ldr	r3, [pc, #300]	@ (8001df8 <pid_calculate_command+0x21c>)
 8001ccc:	edd3 7a00 	vldr	s15, [r3]
 8001cd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cd4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001dfc <pid_calculate_command+0x220>
 8001cd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cdc:	edc7 7a04 	vstr	s15, [r7, #16]
    pid_last_error = pid_filtered_error;
 8001ce0:	4b43      	ldr	r3, [pc, #268]	@ (8001df0 <pid_calculate_command+0x214>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a44      	ldr	r2, [pc, #272]	@ (8001df8 <pid_calculate_command+0x21c>)
 8001ce6:	6013      	str	r3, [r2, #0]

    // --- Step 4: Calculate Raw PID Output (signed for internal calculation) ---
    float raw_pid_output = p_term + i_term + d_term;
 8001ce8:	ed97 7a06 	vldr	s14, [r7, #24]
 8001cec:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cf4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfc:	edc7 7a03 	vstr	s15, [r7, #12]

    // --- Step 5: Map PID Output to Unidirectional DShot Command (48-2047) ---
    float dshot_command_float;

    if (effective_target_rpm <= 0.0f) { // If target RPM is 0 or negative
 8001d00:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0c:	d80e      	bhi.n	8001d2c <pid_calculate_command+0x150>
        // Command motor stop/idle (DSHOT_BASE_COMMAND = 48)
        dshot_command_float = (float)DSHOT_BASE_COMMAND;
 8001d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001e00 <pid_calculate_command+0x224>)
 8001d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
        // Reset integral and derivative components for a clean stop
        pid_integral = 0.0f;
 8001d12:	4b30      	ldr	r3, [pc, #192]	@ (8001dd4 <pid_calculate_command+0x1f8>)
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
        pid_last_error = 0.0f;
 8001d1a:	4b37      	ldr	r3, [pc, #220]	@ (8001df8 <pid_calculate_command+0x21c>)
 8001d1c:	f04f 0200 	mov.w	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
        pid_filtered_error = 0.0f;
 8001d22:	4b33      	ldr	r3, [pc, #204]	@ (8001df0 <pid_calculate_command+0x214>)
 8001d24:	f04f 0200 	mov.w	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	e03f      	b.n	8001dac <pid_calculate_command+0x1d0>
    } else { // Positive target RPM
        // Map raw_pid_output (0 to MAX_ABS_RPM_FOR_MAPPING) to DSHOT_BASE_COMMAND to 2047
        float scaled_output_percent = raw_pid_output / MAX_ABS_RPM_FOR_MAPPING;
 8001d2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d30:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8001e04 <pid_calculate_command+0x228>
 8001d34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d38:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        if (scaled_output_percent > 1.0f) scaled_output_percent = 1.0f; // Cap at max
 8001d3c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4c:	dd02      	ble.n	8001d54 <pid_calculate_command+0x178>
 8001d4e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d52:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (scaled_output_percent < 0.0f) scaled_output_percent = 0.0f; // No reverse in unidirectional
 8001d54:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d60:	d502      	bpl.n	8001d68 <pid_calculate_command+0x18c>
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	62bb      	str	r3, [r7, #40]	@ 0x28

        dshot_command_float = (scaled_output_percent * (2047.0f - DSHOT_BASE_COMMAND)) + DSHOT_BASE_COMMAND;
 8001d68:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d6c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001e08 <pid_calculate_command+0x22c>
 8001d70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d74:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001e0c <pid_calculate_command+0x230>
 8001d78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d7c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

        // Ensure command is at least DSHOT_BASE_COMMAND (48)
        if (dshot_command_float < DSHOT_BASE_COMMAND) dshot_command_float = DSHOT_BASE_COMMAND;
 8001d80:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d84:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001e0c <pid_calculate_command+0x230>
 8001d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d90:	d501      	bpl.n	8001d96 <pid_calculate_command+0x1ba>
 8001d92:	4b1b      	ldr	r3, [pc, #108]	@ (8001e00 <pid_calculate_command+0x224>)
 8001d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        // Clamp to max DShot command
        if (dshot_command_float > 2047.0f) dshot_command_float = 2047.0f;
 8001d96:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d9a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001e10 <pid_calculate_command+0x234>
 8001d9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	dd01      	ble.n	8001dac <pid_calculate_command+0x1d0>
 8001da8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <pid_calculate_command+0x238>)
 8001daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    // --- Step 6: Store and Return the Final Command ---
    uint16_t final_clamped_command = (uint16_t)dshot_command_float;
 8001dac:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001db0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001db4:	ee17 3a90 	vmov	r3, s15
 8001db8:	817b      	strh	r3, [r7, #10]
    // last_sent_dshot_command is still updated, but its role in direction inference is suppressed
    last_sent_dshot_command = final_clamped_command;
 8001dba:	4a17      	ldr	r2, [pc, #92]	@ (8001e18 <pid_calculate_command+0x23c>)
 8001dbc:	897b      	ldrh	r3, [r7, #10]
 8001dbe:	8013      	strh	r3, [r2, #0]

    // Debug output (uncomment for debugging)
    // Debug_Send_DMA("PID | Tgt:%.0f | Curr:%.0f | Err:%.0f | P:%.2f | I:%.2f | D:%.2f | Cmd:%u\r\n",
    //                target_rpm_signed, current_rpm_for_error_calc, error, p_term, i_term, d_term, final_clamped_command);

    return final_clamped_command;
 8001dc0:	897b      	ldrh	r3, [r7, #10]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3734      	adds	r7, #52	@ 0x34
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	3e8f5c29 	.word	0x3e8f5c29
 8001dd4:	200001fc 	.word	0x200001fc
 8001dd8:	447a0000 	.word	0x447a0000
 8001ddc:	447a0000 	.word	0x447a0000
 8001de0:	c47a0000 	.word	0xc47a0000
 8001de4:	c47a0000 	.word	0xc47a0000
 8001de8:	3dcccccd 	.word	0x3dcccccd
 8001dec:	3e4ccccd 	.word	0x3e4ccccd
 8001df0:	20000204 	.word	0x20000204
 8001df4:	3f4ccccd 	.word	0x3f4ccccd
 8001df8:	20000200 	.word	0x20000200
 8001dfc:	3c23d70a 	.word	0x3c23d70a
 8001e00:	42400000 	.word	0x42400000
 8001e04:	45bb8000 	.word	0x45bb8000
 8001e08:	44f9e000 	.word	0x44f9e000
 8001e0c:	42400000 	.word	0x42400000
 8001e10:	44ffe000 	.word	0x44ffe000
 8001e14:	44ffe000 	.word	0x44ffe000
 8001e18:	200001f8 	.word	0x200001f8

08001e1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e22:	f107 030c 	add.w	r3, r7, #12
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
 8001e30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	60bb      	str	r3, [r7, #8]
 8001e36:	4b20      	ldr	r3, [pc, #128]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	4a1f      	ldr	r2, [pc, #124]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e42:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e4a:	60bb      	str	r3, [r7, #8]
 8001e4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	4a18      	ldr	r2, [pc, #96]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5e:	4b16      	ldr	r3, [pc, #88]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	603b      	str	r3, [r7, #0]
 8001e6e:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a11      	ldr	r2, [pc, #68]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb8 <MX_GPIO_Init+0x9c>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001e86:	2201      	movs	r2, #1
 8001e88:	f641 11f7 	movw	r1, #6647	@ 0x19f7
 8001e8c:	480b      	ldr	r0, [pc, #44]	@ (8001ebc <MX_GPIO_Init+0xa0>)
 8001e8e:	f002 f835 	bl	8003efc <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_SET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA4
                           PA5 PA6 PA7 PA8
                           PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001e92:	f641 13f7 	movw	r3, #6647	@ 0x19f7
 8001e96:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea4:	f107 030c 	add.w	r3, r7, #12
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4804      	ldr	r0, [pc, #16]	@ (8001ebc <MX_GPIO_Init+0xa0>)
 8001eac:	f001 fea2 	bl	8003bf4 <HAL_GPIO_Init>

}
 8001eb0:	bf00      	nop
 8001eb2:	3720      	adds	r7, #32
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	40020000 	.word	0x40020000

08001ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ec2:	b0ab      	sub	sp, #172	@ 0xac
 8001ec4:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ec6:	f001 f90f 	bl	80030e8 <HAL_Init>

  /* USER CODE BEGIN Init */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001eca:	4ba1      	ldr	r3, [pc, #644]	@ (8002150 <main+0x290>)
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	4aa0      	ldr	r2, [pc, #640]	@ (8002150 <main+0x290>)
 8001ed0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ed4:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001ed6:	4b9f      	ldr	r3, [pc, #636]	@ (8002154 <main+0x294>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a9e      	ldr	r2, [pc, #632]	@ (8002154 <main+0x294>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6013      	str	r3, [r2, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ee2:	f000 fa2d 	bl	8002340 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_GPIOA_CLK_ENABLE(); // Enable GPIOA clock
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	613b      	str	r3, [r7, #16]
 8001eea:	4b9b      	ldr	r3, [pc, #620]	@ (8002158 <main+0x298>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	4a9a      	ldr	r2, [pc, #616]	@ (8002158 <main+0x298>)
 8001ef0:	f043 0301 	orr.w	r3, r3, #1
 8001ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef6:	4b98      	ldr	r3, [pc, #608]	@ (8002158 <main+0x298>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	693b      	ldr	r3, [r7, #16]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f02:	f7ff ff8b 	bl	8001e1c <MX_GPIO_Init>
  MX_DMA_Init();
 8001f06:	f7ff f8a3 	bl	8001050 <MX_DMA_Init>
  MX_TIM1_Init();
 8001f0a:	f000 fc2f 	bl	800276c <MX_TIM1_Init>
  MX_TIM4_Init();
 8001f0e:	f000 fcff 	bl	8002910 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001f12:	f000 fc7b 	bl	800280c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001f16:	f000 ffd9 	bl	8002ecc <MX_USART1_UART_Init>
  UART_CMD_Init(&huart1); // Pass your UART handle
 8001f1a:	4890      	ldr	r0, [pc, #576]	@ (800215c <main+0x29c>)
 8001f1c:	f000 fe5a 	bl	8002bd4 <UART_CMD_Init>
  PWM_Init();
 8001f20:	f000 fa7e 	bl	8002420 <PWM_Init>



  // --- DShot Initialization ---
  setup_Dshot_Tx_Only();
 8001f24:	f7ff faa0 	bl	8001468 <setup_Dshot_Tx_Only>
  preset_bb_Dshot_buffers();
 8001f28:	f7ff f92c 	bl	8001184 <preset_bb_Dshot_buffers>

  // Initialize all motor target RPMs to 0.0 (stop)
    for (int i = 0; i < MOTORS_COUNT; i++) {
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001f32:	e00b      	b.n	8001f4c <main+0x8c>
        pid_target_speed_rpms[i] = 1000.0f; // All motors initially stopped
 8001f34:	4a8a      	ldr	r2, [pc, #552]	@ (8002160 <main+0x2a0>)
 8001f36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	4a89      	ldr	r2, [pc, #548]	@ (8002164 <main+0x2a4>)
 8001f40:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTORS_COUNT; i++) {
 8001f42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f46:	3301      	adds	r3, #1
 8001f48:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001f4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f50:	2b09      	cmp	r3, #9
 8001f52:	ddef      	ble.n	8001f34 <main+0x74>
    }

      for (int i = 0; i < MOTORS_COUNT; i++) {
 8001f54:	2300      	movs	r3, #0
 8001f56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f5a:	e00f      	b.n	8001f7c <main+0xbc>
           motor_values[i] = prepare_Dshot_package(0, false); // Send 0 throttle (disarmed)
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f7ff f9be 	bl	80012e0 <prepare_Dshot_package>
 8001f64:	4603      	mov	r3, r0
 8001f66:	4619      	mov	r1, r3
 8001f68:	4a7f      	ldr	r2, [pc, #508]	@ (8002168 <main+0x2a8>)
 8001f6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f6e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for (int i = 0; i < MOTORS_COUNT; i++) {
 8001f72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f76:	3301      	adds	r3, #1
 8001f78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f80:	2b09      	cmp	r3, #9
 8001f82:	ddeb      	ble.n	8001f5c <main+0x9c>
       }

  // Send this 0 throttle for 200ms
  uint32_t calibration_start_time = HAL_GetTick();
 8001f84:	f001 f916 	bl	80031b4 <HAL_GetTick>
 8001f88:	65f8      	str	r0, [r7, #92]	@ 0x5c
  while (HAL_GetTick() - calibration_start_time < 2000) {
 8001f8a:	e00a      	b.n	8001fa2 <main+0xe2>
      update_motors_Tx_Only();
 8001f8c:	f7ff f9d8 	bl	8001340 <update_motors_Tx_Only>
      // Keep the small delay to ensure signal integrity during calibration phase too
      for (volatile int i = 0; i < 100; i++);
 8001f90:	2300      	movs	r3, #0
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	e002      	b.n	8001f9c <main+0xdc>
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2b63      	cmp	r3, #99	@ 0x63
 8001fa0:	ddf9      	ble.n	8001f96 <main+0xd6>
  while (HAL_GetTick() - calibration_start_time < 2000) {
 8001fa2:	f001 f907 	bl	80031b4 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001fb0:	d3ec      	bcc.n	8001f8c <main+0xcc>
  }


  for (int i = 0; i < MOTORS_COUNT; i++) {
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001fb8:	e00f      	b.n	8001fda <main+0x11a>
	  motor_values[i] = prepare_Dshot_package(10, true); // Send 0 throttle (disarmed)
 8001fba:	2101      	movs	r1, #1
 8001fbc:	200a      	movs	r0, #10
 8001fbe:	f7ff f98f 	bl	80012e0 <prepare_Dshot_package>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4a68      	ldr	r2, [pc, #416]	@ (8002168 <main+0x2a8>)
 8001fc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fcc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < MOTORS_COUNT; i++) {
 8001fd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001fda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fde:	2b09      	cmp	r3, #9
 8001fe0:	ddeb      	ble.n	8001fba <main+0xfa>
     }

   for (int t = 0; t < 10; t++){
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001fe8:	e006      	b.n	8001ff8 <main+0x138>
   update_motors_Tx_Only();
 8001fea:	f7ff f9a9 	bl	8001340 <update_motors_Tx_Only>
   for (int t = 0; t < 10; t++){
 8001fee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001ff8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001ffc:	2b09      	cmp	r3, #9
 8001ffe:	ddf4      	ble.n	8001fea <main+0x12a>
   }

   Debug_Send_DMA("--- STM32 DShot Controller Started ---\r\n");
 8002000:	485a      	ldr	r0, [pc, #360]	@ (800216c <main+0x2ac>)
 8002002:	f000 ff31 	bl	8002e68 <Debug_Send_DMA>


  /* Infinite loop */
     /* USER CODE BEGIN WHILE */
     //uint32_t last_servo_time = HAL_GetTick();      // For 20ms servo updates
     uint32_t last_50hz_time = 0;
 8002006:	2300      	movs	r3, #0
 8002008:	67fb      	str	r3, [r7, #124]	@ 0x7c
     uint32_t last_100hz_time = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	67bb      	str	r3, [r7, #120]	@ 0x78
     uint32_t now2 = HAL_GetTick();
 800200e:	f001 f8d1 	bl	80031b4 <HAL_GetTick>
 8002012:	65b8      	str	r0, [r7, #88]	@ 0x58


     uint32_t last_telemetry_timestamp = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	677b      	str	r3, [r7, #116]	@ 0x74
     bool telemetry_active = false; // Start with telemetry inactive until first successful read
 8002018:	2300      	movs	r3, #0
 800201a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
     uint16_t current_rpm = 0;
 800201e:	2300      	movs	r3, #0
 8002020:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

     uint32_t last_periodic_print_time = HAL_GetTick();
 8002024:	f001 f8c6 	bl	80031b4 <HAL_GetTick>
 8002028:	66f8      	str	r0, [r7, #108]	@ 0x6c
      const uint32_t PERIODIC_PRINT_INTERVAL_MS = 100; // 5 seconds
 800202a:	2364      	movs	r3, #100	@ 0x64
 800202c:	657b      	str	r3, [r7, #84]	@ 0x54
     float  lastTarget[10] = {0.0f,0.0f,0.0f,0.0f,0.0f,0.0f,0.0f,0.0f,0.0f,0.0f};
 800202e:	f107 0314 	add.w	r3, r7, #20
 8002032:	2228      	movs	r2, #40	@ 0x28
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f005 fbf0 	bl	800781c <memset>
  /* Infinite loop */
  while (1) {


	  // Check if new telemetry data is ready
	      if (telemetry_done_flag){
 800203c:	4b4c      	ldr	r3, [pc, #304]	@ (8002170 <main+0x2b0>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	d049      	beq.n	80020da <main+0x21a>
	          // Clear the flag immediately to prepare for the next cycle
	          telemetry_done_flag = 0;
 8002046:	4b4a      	ldr	r3, [pc, #296]	@ (8002170 <main+0x2b0>)
 8002048:	2200      	movs	r2, #0
 800204a:	701a      	strb	r2, [r3, #0]
	          last_telemetry_timestamp = HAL_GetTick(); // Update timestamp on success
 800204c:	f001 f8b2 	bl	80031b4 <HAL_GetTick>
 8002050:	6778      	str	r0, [r7, #116]	@ 0x74

	          // Step 1: Process the telemetry responses from the previous cycle
	          process_telemetry_with_new_method();
 8002052:	f7ff fd9f 	bl	8001b94 <process_telemetry_with_new_method>


	          // Step 3: Loop through each motor to calculate a new command using PID
	          for (int m = 0; m < MOTORS_COUNT; m++){
 8002056:	2300      	movs	r3, #0
 8002058:	66bb      	str	r3, [r7, #104]	@ 0x68
 800205a:	e02d      	b.n	80020b8 <main+0x1f8>
	             // uint16_t current_rpm = 0;

	        	  // Use received_numeric_value from UART as the PID target RPM
	        	   float pid_target_rpm_from_uart = pid_target_speed_rpms[m];
 800205c:	4a40      	ldr	r2, [pc, #256]	@ (8002160 <main+0x2a0>)
 800205e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	653b      	str	r3, [r7, #80]	@ 0x50

	              if (motor_telemetry_data[m].valid_rpm) {
 8002068:	4a42      	ldr	r2, [pc, #264]	@ (8002174 <main+0x2b4>)
 800206a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800206c:	015b      	lsls	r3, r3, #5
 800206e:	4413      	add	r3, r2
 8002070:	3304      	adds	r3, #4
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d006      	beq.n	8002086 <main+0x1c6>
	                  current_rpm = motor_telemetry_data[m].raw_rpm_value;
 8002078:	4a3e      	ldr	r2, [pc, #248]	@ (8002174 <main+0x2b4>)
 800207a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800207c:	015b      	lsls	r3, r3, #5
 800207e:	4413      	add	r3, r2
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	            	  //current_rpm_for_pid = (uint32_t)fabsf(current_pid_target);
	              }
	              //if(current_rpm < 800 || current_rpm == 0)current_rpm = pid_target_speed_rpm ;
	             // uint16_t new_command = pid_calculate_command(current_rpm);
	              // Calculate PID command. Pass the current RPM and the target RPM from UART.
	               uint16_t new_command = pid_calculate_command(current_rpm, pid_target_rpm_from_uart);
 8002086:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800208a:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff fda4 	bl	8001bdc <pid_calculate_command>
 8002094:	4603      	mov	r3, r0
 8002096:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	              motor_values[m] = prepare_Dshot_package(new_command, false);
 800209a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800209e:	2100      	movs	r1, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff f91d 	bl	80012e0 <prepare_Dshot_package>
 80020a6:	4603      	mov	r3, r0
 80020a8:	4619      	mov	r1, r3
 80020aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002168 <main+0x2a8>)
 80020ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	          for (int m = 0; m < MOTORS_COUNT; m++){
 80020b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020b4:	3301      	adds	r3, #1
 80020b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80020b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020ba:	2b09      	cmp	r3, #9
 80020bc:	ddce      	ble.n	800205c <main+0x19c>


	          }

	          // Step 4: Send the new DShot commands and start the next telemetry reception
	          for (volatile int i = 0; i < 100; i++);
 80020be:	2300      	movs	r3, #0
 80020c0:	60bb      	str	r3, [r7, #8]
 80020c2:	e002      	b.n	80020ca <main+0x20a>
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	3301      	adds	r3, #1
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	2b63      	cmp	r3, #99	@ 0x63
 80020ce:	ddf9      	ble.n	80020c4 <main+0x204>
	          update_motors_Tx_Only();
 80020d0:	f7ff f936 	bl	8001340 <update_motors_Tx_Only>

	          telemetry_active = true;
 80020d4:	2301      	movs	r3, #1
 80020d6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
	      }

	      // Add a check for telemetry timeout
	      if (telemetry_active && (HAL_GetTick() - last_telemetry_timestamp > 2000)) {
 80020da:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d028      	beq.n	8002134 <main+0x274>
 80020e2:	f001 f867 	bl	80031b4 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80020f0:	d920      	bls.n	8002134 <main+0x274>
	          // Telemetry has failed, enter a safe open-loop mode
	          telemetry_active = false;
 80020f2:	2300      	movs	r3, #0
 80020f4:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

	          // For all motors, set a safe, constant throttle
	          for (int m = 0; m < MOTORS_COUNT; m++) {
 80020f8:	2300      	movs	r3, #0
 80020fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80020fc:	e00c      	b.n	8002118 <main+0x258>
	              motor_values[m] = prepare_Dshot_package(DSHOT_BASE_COMMAND, false);
 80020fe:	2100      	movs	r1, #0
 8002100:	2030      	movs	r0, #48	@ 0x30
 8002102:	f7ff f8ed 	bl	80012e0 <prepare_Dshot_package>
 8002106:	4603      	mov	r3, r0
 8002108:	4619      	mov	r1, r3
 800210a:	4a17      	ldr	r2, [pc, #92]	@ (8002168 <main+0x2a8>)
 800210c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800210e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	          for (int m = 0; m < MOTORS_COUNT; m++) {
 8002112:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002114:	3301      	adds	r3, #1
 8002116:	667b      	str	r3, [r7, #100]	@ 0x64
 8002118:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800211a:	2b09      	cmp	r3, #9
 800211c:	ddef      	ble.n	80020fe <main+0x23e>

	             // Debug_Send_DMA("FAILED: %d %d %d",m,motor_telemetry_data[m].raw_rpm_value , motor_telemetry_data[m].voltage);
	          }
	          for (volatile int i = 0; i < 100; i++);
 800211e:	2300      	movs	r3, #0
 8002120:	607b      	str	r3, [r7, #4]
 8002122:	e002      	b.n	800212a <main+0x26a>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3301      	adds	r3, #1
 8002128:	607b      	str	r3, [r7, #4]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b63      	cmp	r3, #99	@ 0x63
 800212e:	ddf9      	ble.n	8002124 <main+0x264>
	          update_motors_Tx_Only();
 8002130:	f7ff f906 	bl	8001340 <update_motors_Tx_Only>
	      }


	          // --- Periodic RPM and DShot Command Output ---
	             if ((HAL_GetTick() - last_periodic_print_time) >= PERIODIC_PRINT_INTERVAL_MS ) {
 8002134:	f001 f83e 	bl	80031b4 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002140:	429a      	cmp	r2, r3
 8002142:	d87b      	bhi.n	800223c <main+0x37c>
	                 last_periodic_print_time = HAL_GetTick(); // Reset the timer
 8002144:	f001 f836 	bl	80031b4 <HAL_GetTick>
 8002148:	66f8      	str	r0, [r7, #108]	@ 0x6c

	                 //Debug_Send_DMA("--- Current Motor Status (%lu ms) ---\r\n", HAL_GetTick());
	                 for (int m = 0; m < MOTORS_COUNT; m++) {
 800214a:	2300      	movs	r3, #0
 800214c:	663b      	str	r3, [r7, #96]	@ 0x60
 800214e:	e072      	b.n	8002236 <main+0x376>
 8002150:	e000edf0 	.word	0xe000edf0
 8002154:	e0001000 	.word	0xe0001000
 8002158:	40023800 	.word	0x40023800
 800215c:	200009f8 	.word	0x200009f8
 8002160:	20000208 	.word	0x20000208
 8002164:	447a0000 	.word	0x447a0000
 8002168:	20000230 	.word	0x20000230
 800216c:	0800b7f0 	.word	0x0800b7f0
 8002170:	20000448 	.word	0x20000448
 8002174:	20000674 	.word	0x20000674
	                	 if(lastTarget[m] != pid_target_speed_rpms[m]){
 8002178:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	3390      	adds	r3, #144	@ 0x90
 800217e:	443b      	add	r3, r7
 8002180:	3b7c      	subs	r3, #124	@ 0x7c
 8002182:	ed93 7a00 	vldr	s14, [r3]
 8002186:	4a58      	ldr	r2, [pc, #352]	@ (80022e8 <main+0x428>)
 8002188:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	edd3 7a00 	vldr	s15, [r3]
 8002192:	eeb4 7a67 	vcmp.f32	s14, s15
 8002196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800219a:	d03e      	beq.n	800221a <main+0x35a>
	                     float current_target_rpm = pid_target_speed_rpms[m];
 800219c:	4a52      	ldr	r2, [pc, #328]	@ (80022e8 <main+0x428>)
 800219e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4413      	add	r3, r2
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	64bb      	str	r3, [r7, #72]	@ 0x48
	                     uint32_t current_telemetry_rpm = motor_telemetry_data[m].raw_rpm_value;
 80021a8:	4a50      	ldr	r2, [pc, #320]	@ (80022ec <main+0x42c>)
 80021aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021ac:	015b      	lsls	r3, r3, #5
 80021ae:	4413      	add	r3, r2
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	647b      	str	r3, [r7, #68]	@ 0x44
	                     float current_physical_rpm = current_telemetry_rpm / (14.0f / 2.0f); // Assuming 14 poles / 7 pole pairs
 80021b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021b6:	ee07 3a90 	vmov	s15, r3
 80021ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021be:	eef1 6a0c 	vmov.f32	s13, #28	@ 0x40e00000  7.0
 80021c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021c6:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	                     uint16_t last_dshot_command_sent = (uint16_t)(motor_values[m] >> 4); // Extract throttle from DShot package
 80021ca:	4a49      	ldr	r2, [pc, #292]	@ (80022f0 <main+0x430>)
 80021cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021d2:	091b      	lsrs	r3, r3, #4
 80021d4:	87fb      	strh	r3, [r7, #62]	@ 0x3e

	                     Debug_Send_DMA("Motor: %d | Tgt RPM: %.0f | Curr ERPM: %lu | Curr Phys RPM: %.2f | Last DShot Cmd: %u | Valid Telemetry: %s\r\n",
 80021d6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80021d8:	f7fe f9ce 	bl	8000578 <__aeabi_f2d>
 80021dc:	4604      	mov	r4, r0
 80021de:	460d      	mov	r5, r1
 80021e0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80021e2:	f7fe f9c9 	bl	8000578 <__aeabi_f2d>
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
	                                    m,
	                                    current_target_rpm,
	                                    current_telemetry_rpm,
	                                    current_physical_rpm,
	                                    last_dshot_command_sent,
	                                    motor_telemetry_data[m].valid_rpm ? "Yes" : "No");
 80021ec:	4e3f      	ldr	r6, [pc, #252]	@ (80022ec <main+0x42c>)
 80021ee:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80021f0:	0140      	lsls	r0, r0, #5
 80021f2:	4430      	add	r0, r6
 80021f4:	3004      	adds	r0, #4
 80021f6:	7800      	ldrb	r0, [r0, #0]
	                     Debug_Send_DMA("Motor: %d | Tgt RPM: %.0f | Curr ERPM: %lu | Curr Phys RPM: %.2f | Last DShot Cmd: %u | Valid Telemetry: %s\r\n",
 80021f8:	2800      	cmp	r0, #0
 80021fa:	d001      	beq.n	8002200 <main+0x340>
 80021fc:	483d      	ldr	r0, [pc, #244]	@ (80022f4 <main+0x434>)
 80021fe:	e000      	b.n	8002202 <main+0x342>
 8002200:	483d      	ldr	r0, [pc, #244]	@ (80022f8 <main+0x438>)
 8002202:	9005      	str	r0, [sp, #20]
 8002204:	9104      	str	r1, [sp, #16]
 8002206:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800220a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	4622      	mov	r2, r4
 8002210:	462b      	mov	r3, r5
 8002212:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002214:	4839      	ldr	r0, [pc, #228]	@ (80022fc <main+0x43c>)
 8002216:	f000 fe27 	bl	8002e68 <Debug_Send_DMA>
	                 }
	                // Debug_Send_DMA("---\r\n");
	                 lastTarget[m] = pid_target_speed_rpms[m];
 800221a:	4a33      	ldr	r2, [pc, #204]	@ (80022e8 <main+0x428>)
 800221c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	3390      	adds	r3, #144	@ 0x90
 800222a:	443b      	add	r3, r7
 800222c:	3b7c      	subs	r3, #124	@ 0x7c
 800222e:	601a      	str	r2, [r3, #0]
	                 for (int m = 0; m < MOTORS_COUNT; m++) {
 8002230:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002232:	3301      	adds	r3, #1
 8002234:	663b      	str	r3, [r7, #96]	@ 0x60
 8002236:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002238:	2b09      	cmp	r3, #9
 800223a:	dd9d      	ble.n	8002178 <main+0x2b8>
	                 }
	             }

	             // Check if new UART data is available and process it
	         	          if (uart_new_data_available) {
 800223c:	4b30      	ldr	r3, [pc, #192]	@ (8002300 <main+0x440>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <main+0x38a>
	         	              process_uart_command(); // This will parse and update received_numeric_value
 8002246:	f000 fcdf 	bl	8002c08 <process_uart_command>
	         	          }


	         	         // ---- SERVO PWM UPDATE - Different frequencies
	         	         now2 = HAL_GetTick();
 800224a:	f000 ffb3 	bl	80031b4 <HAL_GetTick>
 800224e:	65b8      	str	r0, [r7, #88]	@ 0x58

	         	         // Update 50Hz motors (every 20ms)
	         	         if (now2 - last_50hz_time >= 20) {
 8002250:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002252:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b13      	cmp	r3, #19
 8002258:	d91f      	bls.n	800229a <main+0x3da>
	         	             static uint16_t angle_50hz = 500;
	         	             angle_50hz += 5;
 800225a:	4b2a      	ldr	r3, [pc, #168]	@ (8002304 <main+0x444>)
 800225c:	881b      	ldrh	r3, [r3, #0]
 800225e:	3305      	adds	r3, #5
 8002260:	b29a      	uxth	r2, r3
 8002262:	4b28      	ldr	r3, [pc, #160]	@ (8002304 <main+0x444>)
 8002264:	801a      	strh	r2, [r3, #0]
	         	             if (angle_50hz > 2500) angle_50hz = 500;
 8002266:	4b27      	ldr	r3, [pc, #156]	@ (8002304 <main+0x444>)
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800226e:	4293      	cmp	r3, r2
 8002270:	d903      	bls.n	800227a <main+0x3ba>
 8002272:	4b24      	ldr	r3, [pc, #144]	@ (8002304 <main+0x444>)
 8002274:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002278:	801a      	strh	r2, [r3, #0]

	         	             PWM_SetDuty(&htim4, TIM_CHANNEL_1, angle_50hz); // PB6 - 50Hz
 800227a:	4b22      	ldr	r3, [pc, #136]	@ (8002304 <main+0x444>)
 800227c:	881b      	ldrh	r3, [r3, #0]
 800227e:	461a      	mov	r2, r3
 8002280:	2100      	movs	r1, #0
 8002282:	4821      	ldr	r0, [pc, #132]	@ (8002308 <main+0x448>)
 8002284:	f000 f8ec 	bl	8002460 <PWM_SetDuty>
	         	             PWM_SetDuty(&htim4, TIM_CHANNEL_2, angle_50hz); // PB7 - 50Hz
 8002288:	4b1e      	ldr	r3, [pc, #120]	@ (8002304 <main+0x444>)
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	461a      	mov	r2, r3
 800228e:	2104      	movs	r1, #4
 8002290:	481d      	ldr	r0, [pc, #116]	@ (8002308 <main+0x448>)
 8002292:	f000 f8e5 	bl	8002460 <PWM_SetDuty>

	         	             last_50hz_time = now2;
 8002296:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002298:	67fb      	str	r3, [r7, #124]	@ 0x7c
	         	         }

	         	         // Update 100Hz motors (every 10ms)
	         	         if (now2 - last_100hz_time >= 10) {
 800229a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800229c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	2b09      	cmp	r3, #9
 80022a2:	f67f aecb 	bls.w	800203c <main+0x17c>
	         	             static uint16_t angle_100hz = 500;
	         	             angle_100hz += 5;
 80022a6:	4b19      	ldr	r3, [pc, #100]	@ (800230c <main+0x44c>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	3305      	adds	r3, #5
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	4b17      	ldr	r3, [pc, #92]	@ (800230c <main+0x44c>)
 80022b0:	801a      	strh	r2, [r3, #0]
	         	             if (angle_100hz > 2500) angle_100hz = 500;
 80022b2:	4b16      	ldr	r3, [pc, #88]	@ (800230c <main+0x44c>)
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d903      	bls.n	80022c6 <main+0x406>
 80022be:	4b13      	ldr	r3, [pc, #76]	@ (800230c <main+0x44c>)
 80022c0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80022c4:	801a      	strh	r2, [r3, #0]

	         	             PWM_SetDuty(&htim3, TIM_CHANNEL_1, angle_100hz); // e.g., PB4 - 100Hz
 80022c6:	4b11      	ldr	r3, [pc, #68]	@ (800230c <main+0x44c>)
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	2100      	movs	r1, #0
 80022ce:	4810      	ldr	r0, [pc, #64]	@ (8002310 <main+0x450>)
 80022d0:	f000 f8c6 	bl	8002460 <PWM_SetDuty>
	         	             PWM_SetDuty(&htim3, TIM_CHANNEL_2, angle_100hz); // e.g., PB5 - 100Hz
 80022d4:	4b0d      	ldr	r3, [pc, #52]	@ (800230c <main+0x44c>)
 80022d6:	881b      	ldrh	r3, [r3, #0]
 80022d8:	461a      	mov	r2, r3
 80022da:	2104      	movs	r1, #4
 80022dc:	480c      	ldr	r0, [pc, #48]	@ (8002310 <main+0x450>)
 80022de:	f000 f8bf 	bl	8002460 <PWM_SetDuty>

	         	             last_100hz_time = now2;
 80022e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022e4:	67bb      	str	r3, [r7, #120]	@ 0x78
	      if (telemetry_done_flag){
 80022e6:	e6a9      	b.n	800203c <main+0x17c>
 80022e8:	20000208 	.word	0x20000208
 80022ec:	20000674 	.word	0x20000674
 80022f0:	20000230 	.word	0x20000230
 80022f4:	0800b81c 	.word	0x0800b81c
 80022f8:	0800b820 	.word	0x0800b820
 80022fc:	0800b824 	.word	0x0800b824
 8002300:	20000972 	.word	0x20000972
 8002304:	20000002 	.word	0x20000002
 8002308:	20000848 	.word	0x20000848
 800230c:	20000004 	.word	0x20000004
 8002310:	20000800 	.word	0x20000800

08002314 <HAL_UART_TxCpltCallback>:

// --- UART Transmit Complete Callback ---
// This function is called by HAL when a UART DMA transmission is complete.
// It sets the uart_tx_ready flag back to true, allowing the next Debug_Send_DMA call.
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) // Check if it's our USART1
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a05      	ldr	r2, [pc, #20]	@ (8002338 <HAL_UART_TxCpltCallback+0x24>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d102      	bne.n	800232c <HAL_UART_TxCpltCallback+0x18>
    {
        uart_tx_ready = true; // Mark TX buffer as ready for next transmission
 8002326:	4b05      	ldr	r3, [pc, #20]	@ (800233c <HAL_UART_TxCpltCallback+0x28>)
 8002328:	2201      	movs	r2, #1
 800232a:	701a      	strb	r2, [r3, #0]
    }

}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	40011000 	.word	0x40011000
 800233c:	20000001 	.word	0x20000001

08002340 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b094      	sub	sp, #80	@ 0x50
 8002344:	af00      	add	r7, sp, #0
	 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002346:	f107 0320 	add.w	r3, r7, #32
 800234a:	2230      	movs	r2, #48	@ 0x30
 800234c:	2100      	movs	r1, #0
 800234e:	4618      	mov	r0, r3
 8002350:	f005 fa64 	bl	800781c <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002354:	f107 030c 	add.w	r3, r7, #12
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	605a      	str	r2, [r3, #4]
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 8002364:	2300      	movs	r3, #0
 8002366:	60bb      	str	r3, [r7, #8]
 8002368:	4b28      	ldr	r3, [pc, #160]	@ (800240c <SystemClock_Config+0xcc>)
 800236a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236c:	4a27      	ldr	r2, [pc, #156]	@ (800240c <SystemClock_Config+0xcc>)
 800236e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002372:	6413      	str	r3, [r2, #64]	@ 0x40
 8002374:	4b25      	ldr	r3, [pc, #148]	@ (800240c <SystemClock_Config+0xcc>)
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	68bb      	ldr	r3, [r7, #8]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002380:	2300      	movs	r3, #0
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	4b22      	ldr	r3, [pc, #136]	@ (8002410 <SystemClock_Config+0xd0>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800238c:	4a20      	ldr	r2, [pc, #128]	@ (8002410 <SystemClock_Config+0xd0>)
 800238e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	4b1e      	ldr	r3, [pc, #120]	@ (8002410 <SystemClock_Config+0xd0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	687b      	ldr	r3, [r7, #4]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023a0:	2301      	movs	r3, #1
 80023a2:	623b      	str	r3, [r7, #32]
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80023a8:	627b      	str	r3, [r7, #36]	@ 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023aa:	2302      	movs	r3, #2
 80023ac:	63bb      	str	r3, [r7, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80023b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLM = 25;
 80023b4:	2319      	movs	r3, #25
 80023b6:	643b      	str	r3, [r7, #64]	@ 0x40
	  RCC_OscInitStruct.PLL.PLLN = 168;
 80023b8:	23a8      	movs	r3, #168	@ 0xa8
 80023ba:	647b      	str	r3, [r7, #68]	@ 0x44
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023bc:	2302      	movs	r3, #2
 80023be:	64bb      	str	r3, [r7, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023c0:	2304      	movs	r3, #4
 80023c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c4:	f107 0320 	add.w	r3, r7, #32
 80023c8:	4618      	mov	r0, r3
 80023ca:	f001 fdb1 	bl	8003f30 <HAL_RCC_OscConfig>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <SystemClock_Config+0x98>
	  {
	    Error_Handler();
 80023d4:	f000 f81e 	bl	8002414 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023d8:	230f      	movs	r3, #15
 80023da:	60fb      	str	r3, [r7, #12]
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023dc:	2302      	movs	r3, #2
 80023de:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023e8:	61bb      	str	r3, [r7, #24]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023ee:	f107 030c 	add.w	r3, r7, #12
 80023f2:	2102      	movs	r1, #2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f002 f813 	bl	8004420 <HAL_RCC_ClockConfig>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <SystemClock_Config+0xc4>
	  {
	    Error_Handler();
 8002400:	f000 f808 	bl	8002414 <Error_Handler>
	  }
}
 8002404:	bf00      	nop
 8002406:	3750      	adds	r7, #80	@ 0x50
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40023800 	.word	0x40023800
 8002410:	40007000 	.word	0x40007000

08002414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002418:	b672      	cpsid	i
}
 800241a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <Error_Handler+0x8>

08002420 <PWM_Init>:
// Частота PWM 50 Гц (для сервоприводов)
//#define PWM_FREQUENCY_HZ 50
//#define TIMER_CLOCK_HZ   84000000 // 84 MHz

void PWM_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
    // Запуск PWM каналов
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); // PB7
 8002424:	2104      	movs	r1, #4
 8002426:	480c      	ldr	r0, [pc, #48]	@ (8002458 <PWM_Init+0x38>)
 8002428:	f002 fa82 	bl	8004930 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // PB8
 800242c:	2108      	movs	r1, #8
 800242e:	480a      	ldr	r0, [pc, #40]	@ (8002458 <PWM_Init+0x38>)
 8002430:	f002 fa7e 	bl	8004930 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // PB9
 8002434:	210c      	movs	r1, #12
 8002436:	4808      	ldr	r0, [pc, #32]	@ (8002458 <PWM_Init+0x38>)
 8002438:	f002 fa7a 	bl	8004930 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // PB6
 800243c:	2100      	movs	r1, #0
 800243e:	4806      	ldr	r0, [pc, #24]	@ (8002458 <PWM_Init+0x38>)
 8002440:	f002 fa76 	bl	8004930 <HAL_TIM_PWM_Start>

    // Start 100Hz PWM channels (TIM3)
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // e.g., PB4- 100Hz
 8002444:	2100      	movs	r1, #0
 8002446:	4805      	ldr	r0, [pc, #20]	@ (800245c <PWM_Init+0x3c>)
 8002448:	f002 fa72 	bl	8004930 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // e.g., PB5- 100Hz
 800244c:	2104      	movs	r1, #4
 800244e:	4803      	ldr	r0, [pc, #12]	@ (800245c <PWM_Init+0x3c>)
 8002450:	f002 fa6e 	bl	8004930 <HAL_TIM_PWM_Start>
}
 8002454:	bf00      	nop
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20000848 	.word	0x20000848
 800245c:	20000800 	.word	0x20000800

08002460 <PWM_SetDuty>:

void PWM_SetDuty(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t pulse_us)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	4613      	mov	r3, r2
 800246c:	80fb      	strh	r3, [r7, #6]
    // Clamp pulse to servo-safe range
    if (pulse_us < 500) pulse_us = 500;
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002474:	d202      	bcs.n	800247c <PWM_SetDuty+0x1c>
 8002476:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800247a:	80fb      	strh	r3, [r7, #6]
    if (pulse_us > 2500) pulse_us = 2500;
 800247c:	88fb      	ldrh	r3, [r7, #6]
 800247e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8002482:	4293      	cmp	r3, r2
 8002484:	d902      	bls.n	800248c <PWM_SetDuty+0x2c>
 8002486:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800248a:	80fb      	strh	r3, [r7, #6]

    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d104      	bne.n	800249c <PWM_SetDuty+0x3c>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	88fa      	ldrh	r2, [r7, #6]
 8002498:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800249a:	e013      	b.n	80024c4 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d104      	bne.n	80024ac <PWM_SetDuty+0x4c>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	88fb      	ldrh	r3, [r7, #6]
 80024a8:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80024aa:	e00b      	b.n	80024c4 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2b08      	cmp	r3, #8
 80024b0:	d104      	bne.n	80024bc <PWM_SetDuty+0x5c>
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80024ba:	e003      	b.n	80024c4 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	88fb      	ldrh	r3, [r7, #6]
 80024c2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80024c4:	bf00      	nop
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	607b      	str	r3, [r7, #4]
 80024da:	4b10      	ldr	r3, [pc, #64]	@ (800251c <HAL_MspInit+0x4c>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024de:	4a0f      	ldr	r2, [pc, #60]	@ (800251c <HAL_MspInit+0x4c>)
 80024e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024e6:	4b0d      	ldr	r3, [pc, #52]	@ (800251c <HAL_MspInit+0x4c>)
 80024e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ee:	607b      	str	r3, [r7, #4]
 80024f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	603b      	str	r3, [r7, #0]
 80024f6:	4b09      	ldr	r3, [pc, #36]	@ (800251c <HAL_MspInit+0x4c>)
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	4a08      	ldr	r2, [pc, #32]	@ (800251c <HAL_MspInit+0x4c>)
 80024fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002500:	6413      	str	r3, [r2, #64]	@ 0x40
 8002502:	4b06      	ldr	r3, [pc, #24]	@ (800251c <HAL_MspInit+0x4c>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250a:	603b      	str	r3, [r7, #0]
 800250c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40023800 	.word	0x40023800

08002520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002524:	bf00      	nop
 8002526:	e7fd      	b.n	8002524 <NMI_Handler+0x4>

08002528 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <HardFault_Handler+0x4>

08002530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002534:	bf00      	nop
 8002536:	e7fd      	b.n	8002534 <MemManage_Handler+0x4>

08002538 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800253c:	bf00      	nop
 800253e:	e7fd      	b.n	800253c <BusFault_Handler+0x4>

08002540 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002544:	bf00      	nop
 8002546:	e7fd      	b.n	8002544 <UsageFault_Handler+0x4>

08002548 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002576:	f000 fe09 	bl	800318c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002584:	4802      	ldr	r0, [pc, #8]	@ (8002590 <USART1_IRQHandler+0x10>)
 8002586:	f003 f83f 	bl	8005608 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200009f8 	.word	0x200009f8

08002594 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002598:	4802      	ldr	r0, [pc, #8]	@ (80025a4 <DMA2_Stream2_IRQHandler+0x10>)
 800259a:	f001 f8c1 	bl	8003720 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000aa0 	.word	0x20000aa0

080025a8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80025ac:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <DMA2_Stream7_IRQHandler+0x10>)
 80025ae:	f001 f8b7 	bl	8003720 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000a40 	.word	0x20000a40

080025bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return 1;
 80025c0:	2301      	movs	r3, #1
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <_kill>:

int _kill(int pid, int sig)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025d6:	f005 f973 	bl	80078c0 <__errno>
 80025da:	4603      	mov	r3, r0
 80025dc:	2216      	movs	r2, #22
 80025de:	601a      	str	r2, [r3, #0]
  return -1;
 80025e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <_exit>:

void _exit (int status)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025f4:	f04f 31ff 	mov.w	r1, #4294967295
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7ff ffe7 	bl	80025cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80025fe:	bf00      	nop
 8002600:	e7fd      	b.n	80025fe <_exit+0x12>

08002602 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	60f8      	str	r0, [r7, #12]
 800260a:	60b9      	str	r1, [r7, #8]
 800260c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
 8002612:	e00a      	b.n	800262a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002614:	f3af 8000 	nop.w
 8002618:	4601      	mov	r1, r0
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	1c5a      	adds	r2, r3, #1
 800261e:	60ba      	str	r2, [r7, #8]
 8002620:	b2ca      	uxtb	r2, r1
 8002622:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	3301      	adds	r3, #1
 8002628:	617b      	str	r3, [r7, #20]
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	429a      	cmp	r2, r3
 8002630:	dbf0      	blt.n	8002614 <_read+0x12>
  }

  return len;
 8002632:	687b      	ldr	r3, [r7, #4]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	e009      	b.n	8002662 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	60ba      	str	r2, [r7, #8]
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3301      	adds	r3, #1
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	429a      	cmp	r2, r3
 8002668:	dbf1      	blt.n	800264e <_write+0x12>
  }
  return len;
 800266a:	687b      	ldr	r3, [r7, #4]
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <_close>:

int _close(int file)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800267c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002680:	4618      	mov	r0, r3
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800269c:	605a      	str	r2, [r3, #4]
  return 0;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <_isatty>:

int _isatty(int file)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026b4:	2301      	movs	r3, #1
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b085      	sub	sp, #20
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e4:	4a14      	ldr	r2, [pc, #80]	@ (8002738 <_sbrk+0x5c>)
 80026e6:	4b15      	ldr	r3, [pc, #84]	@ (800273c <_sbrk+0x60>)
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026f0:	4b13      	ldr	r3, [pc, #76]	@ (8002740 <_sbrk+0x64>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d102      	bne.n	80026fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026f8:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <_sbrk+0x64>)
 80026fa:	4a12      	ldr	r2, [pc, #72]	@ (8002744 <_sbrk+0x68>)
 80026fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026fe:	4b10      	ldr	r3, [pc, #64]	@ (8002740 <_sbrk+0x64>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4413      	add	r3, r2
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	429a      	cmp	r2, r3
 800270a:	d207      	bcs.n	800271c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800270c:	f005 f8d8 	bl	80078c0 <__errno>
 8002710:	4603      	mov	r3, r0
 8002712:	220c      	movs	r2, #12
 8002714:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002716:	f04f 33ff 	mov.w	r3, #4294967295
 800271a:	e009      	b.n	8002730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800271c:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <_sbrk+0x64>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002722:	4b07      	ldr	r3, [pc, #28]	@ (8002740 <_sbrk+0x64>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	4a05      	ldr	r2, [pc, #20]	@ (8002740 <_sbrk+0x64>)
 800272c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800272e:	68fb      	ldr	r3, [r7, #12]
}
 8002730:	4618      	mov	r0, r3
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20010000 	.word	0x20010000
 800273c:	00000400 	.word	0x00000400
 8002740:	200007b4 	.word	0x200007b4
 8002744:	20000c50 	.word	0x20000c50

08002748 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <SystemInit+0x20>)
 800274e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002752:	4a05      	ldr	r2, [pc, #20]	@ (8002768 <SystemInit+0x20>)
 8002754:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002758:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002772:	f107 0308 	add.w	r3, r7, #8
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	605a      	str	r2, [r3, #4]
 800277c:	609a      	str	r2, [r3, #8]
 800277e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002780:	463b      	mov	r3, r7
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002788:	4b1e      	ldr	r3, [pc, #120]	@ (8002804 <MX_TIM1_Init+0x98>)
 800278a:	4a1f      	ldr	r2, [pc, #124]	@ (8002808 <MX_TIM1_Init+0x9c>)
 800278c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800278e:	4b1d      	ldr	r3, [pc, #116]	@ (8002804 <MX_TIM1_Init+0x98>)
 8002790:	2200      	movs	r2, #0
 8002792:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002794:	4b1b      	ldr	r3, [pc, #108]	@ (8002804 <MX_TIM1_Init+0x98>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 34;
 800279a:	4b1a      	ldr	r3, [pc, #104]	@ (8002804 <MX_TIM1_Init+0x98>)
 800279c:	2222      	movs	r2, #34	@ 0x22
 800279e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a0:	4b18      	ldr	r3, [pc, #96]	@ (8002804 <MX_TIM1_Init+0x98>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027a6:	4b17      	ldr	r3, [pc, #92]	@ (8002804 <MX_TIM1_Init+0x98>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027ac:	4b15      	ldr	r3, [pc, #84]	@ (8002804 <MX_TIM1_Init+0x98>)
 80027ae:	2280      	movs	r2, #128	@ 0x80
 80027b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027b2:	4814      	ldr	r0, [pc, #80]	@ (8002804 <MX_TIM1_Init+0x98>)
 80027b4:	f002 f814 	bl	80047e0 <HAL_TIM_Base_Init>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 80027be:	f7ff fe29 	bl	8002414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80027c8:	f107 0308 	add.w	r3, r7, #8
 80027cc:	4619      	mov	r1, r3
 80027ce:	480d      	ldr	r0, [pc, #52]	@ (8002804 <MX_TIM1_Init+0x98>)
 80027d0:	f002 fa20 	bl	8004c14 <HAL_TIM_ConfigClockSource>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80027da:	f7ff fe1b 	bl	8002414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027de:	2300      	movs	r3, #0
 80027e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027e6:	463b      	mov	r3, r7
 80027e8:	4619      	mov	r1, r3
 80027ea:	4806      	ldr	r0, [pc, #24]	@ (8002804 <MX_TIM1_Init+0x98>)
 80027ec:	f002 fdac 	bl	8005348 <HAL_TIMEx_MasterConfigSynchronization>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80027f6:	f7ff fe0d 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80027fa:	bf00      	nop
 80027fc:	3718      	adds	r7, #24
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	200007b8 	.word	0x200007b8
 8002808:	40010000 	.word	0x40010000

0800280c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08e      	sub	sp, #56	@ 0x38
 8002810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002812:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]
 800281a:	605a      	str	r2, [r3, #4]
 800281c:	609a      	str	r2, [r3, #8]
 800281e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002820:	f107 0320 	add.w	r3, r7, #32
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	605a      	str	r2, [r3, #4]
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	60da      	str	r2, [r3, #12]
 8002836:	611a      	str	r2, [r3, #16]
 8002838:	615a      	str	r2, [r3, #20]
 800283a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800283c:	4b32      	ldr	r3, [pc, #200]	@ (8002908 <MX_TIM3_Init+0xfc>)
 800283e:	4a33      	ldr	r2, [pc, #204]	@ (800290c <MX_TIM3_Init+0x100>)
 8002840:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8002842:	4b31      	ldr	r3, [pc, #196]	@ (8002908 <MX_TIM3_Init+0xfc>)
 8002844:	2253      	movs	r2, #83	@ 0x53
 8002846:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002848:	4b2f      	ldr	r3, [pc, #188]	@ (8002908 <MX_TIM3_Init+0xfc>)
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800284e:	4b2e      	ldr	r3, [pc, #184]	@ (8002908 <MX_TIM3_Init+0xfc>)
 8002850:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002854:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002856:	4b2c      	ldr	r3, [pc, #176]	@ (8002908 <MX_TIM3_Init+0xfc>)
 8002858:	2200      	movs	r2, #0
 800285a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800285c:	4b2a      	ldr	r3, [pc, #168]	@ (8002908 <MX_TIM3_Init+0xfc>)
 800285e:	2200      	movs	r2, #0
 8002860:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002862:	4829      	ldr	r0, [pc, #164]	@ (8002908 <MX_TIM3_Init+0xfc>)
 8002864:	f001 ffbc 	bl	80047e0 <HAL_TIM_Base_Init>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800286e:	f7ff fdd1 	bl	8002414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002872:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002876:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002878:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800287c:	4619      	mov	r1, r3
 800287e:	4822      	ldr	r0, [pc, #136]	@ (8002908 <MX_TIM3_Init+0xfc>)
 8002880:	f002 f9c8 	bl	8004c14 <HAL_TIM_ConfigClockSource>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800288a:	f7ff fdc3 	bl	8002414 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800288e:	481e      	ldr	r0, [pc, #120]	@ (8002908 <MX_TIM3_Init+0xfc>)
 8002890:	f001 fff5 	bl	800487e <HAL_TIM_PWM_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800289a:	f7ff fdbb 	bl	8002414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800289e:	2300      	movs	r3, #0
 80028a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028a2:	2300      	movs	r3, #0
 80028a4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028a6:	f107 0320 	add.w	r3, r7, #32
 80028aa:	4619      	mov	r1, r3
 80028ac:	4816      	ldr	r0, [pc, #88]	@ (8002908 <MX_TIM3_Init+0xfc>)
 80028ae:	f002 fd4b 	bl	8005348 <HAL_TIMEx_MasterConfigSynchronization>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80028b8:	f7ff fdac 	bl	8002414 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028bc:	2360      	movs	r3, #96	@ 0x60
 80028be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028cc:	1d3b      	adds	r3, r7, #4
 80028ce:	2200      	movs	r2, #0
 80028d0:	4619      	mov	r1, r3
 80028d2:	480d      	ldr	r0, [pc, #52]	@ (8002908 <MX_TIM3_Init+0xfc>)
 80028d4:	f002 f8dc 	bl	8004a90 <HAL_TIM_PWM_ConfigChannel>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80028de:	f7ff fd99 	bl	8002414 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028e2:	1d3b      	adds	r3, r7, #4
 80028e4:	2204      	movs	r2, #4
 80028e6:	4619      	mov	r1, r3
 80028e8:	4807      	ldr	r0, [pc, #28]	@ (8002908 <MX_TIM3_Init+0xfc>)
 80028ea:	f002 f8d1 	bl	8004a90 <HAL_TIM_PWM_ConfigChannel>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80028f4:	f7ff fd8e 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80028f8:	4803      	ldr	r0, [pc, #12]	@ (8002908 <MX_TIM3_Init+0xfc>)
 80028fa:	f000 f90b 	bl	8002b14 <HAL_TIM_MspPostInit>

}
 80028fe:	bf00      	nop
 8002900:	3738      	adds	r7, #56	@ 0x38
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000800 	.word	0x20000800
 800290c:	40000400 	.word	0x40000400

08002910 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08e      	sub	sp, #56	@ 0x38
 8002914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002916:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]
 8002920:	609a      	str	r2, [r3, #8]
 8002922:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002924:	f107 0320 	add.w	r3, r7, #32
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	611a      	str	r2, [r3, #16]
 800293c:	615a      	str	r2, [r3, #20]
 800293e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002940:	4b32      	ldr	r3, [pc, #200]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 8002942:	4a33      	ldr	r2, [pc, #204]	@ (8002a10 <MX_TIM4_Init+0x100>)
 8002944:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8002946:	4b31      	ldr	r3, [pc, #196]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 8002948:	2253      	movs	r2, #83	@ 0x53
 800294a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800294c:	4b2f      	ldr	r3, [pc, #188]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 800294e:	2200      	movs	r2, #0
 8002950:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8002952:	4b2e      	ldr	r3, [pc, #184]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 8002954:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002958:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800295a:	4b2c      	ldr	r3, [pc, #176]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002960:	4b2a      	ldr	r3, [pc, #168]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 8002962:	2200      	movs	r2, #0
 8002964:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002966:	4829      	ldr	r0, [pc, #164]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 8002968:	f001 ff3a 	bl	80047e0 <HAL_TIM_Base_Init>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002972:	f7ff fd4f 	bl	8002414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002976:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800297a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800297c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002980:	4619      	mov	r1, r3
 8002982:	4822      	ldr	r0, [pc, #136]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 8002984:	f002 f946 	bl	8004c14 <HAL_TIM_ConfigClockSource>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800298e:	f7ff fd41 	bl	8002414 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002992:	481e      	ldr	r0, [pc, #120]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 8002994:	f001 ff73 	bl	800487e <HAL_TIM_PWM_Init>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800299e:	f7ff fd39 	bl	8002414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a2:	2300      	movs	r3, #0
 80029a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a6:	2300      	movs	r3, #0
 80029a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029aa:	f107 0320 	add.w	r3, r7, #32
 80029ae:	4619      	mov	r1, r3
 80029b0:	4816      	ldr	r0, [pc, #88]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 80029b2:	f002 fcc9 	bl	8005348 <HAL_TIMEx_MasterConfigSynchronization>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80029bc:	f7ff fd2a 	bl	8002414 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029c0:	2360      	movs	r3, #96	@ 0x60
 80029c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029d0:	1d3b      	adds	r3, r7, #4
 80029d2:	2200      	movs	r2, #0
 80029d4:	4619      	mov	r1, r3
 80029d6:	480d      	ldr	r0, [pc, #52]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 80029d8:	f002 f85a 	bl	8004a90 <HAL_TIM_PWM_ConfigChannel>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80029e2:	f7ff fd17 	bl	8002414 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029e6:	1d3b      	adds	r3, r7, #4
 80029e8:	2204      	movs	r2, #4
 80029ea:	4619      	mov	r1, r3
 80029ec:	4807      	ldr	r0, [pc, #28]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 80029ee:	f002 f84f 	bl	8004a90 <HAL_TIM_PWM_ConfigChannel>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80029f8:	f7ff fd0c 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80029fc:	4803      	ldr	r0, [pc, #12]	@ (8002a0c <MX_TIM4_Init+0xfc>)
 80029fe:	f000 f889 	bl	8002b14 <HAL_TIM_MspPostInit>

}
 8002a02:	bf00      	nop
 8002a04:	3738      	adds	r7, #56	@ 0x38
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000848 	.word	0x20000848
 8002a10:	40000800 	.word	0x40000800

08002a14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a36      	ldr	r2, [pc, #216]	@ (8002afc <HAL_TIM_Base_MspInit+0xe8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d13f      	bne.n	8002aa6 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a26:	2300      	movs	r3, #0
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	4b35      	ldr	r3, [pc, #212]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2e:	4a34      	ldr	r2, [pc, #208]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a36:	4b32      	ldr	r3, [pc, #200]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8002a42:	4b30      	ldr	r3, [pc, #192]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a44:	4a30      	ldr	r2, [pc, #192]	@ (8002b08 <HAL_TIM_Base_MspInit+0xf4>)
 8002a46:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8002a48:	4b2e      	ldr	r3, [pc, #184]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a4a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002a4e:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a50:	4b2c      	ldr	r3, [pc, #176]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a52:	2240      	movs	r2, #64	@ 0x40
 8002a54:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a56:	4b2b      	ldr	r3, [pc, #172]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8002a5c:	4b29      	ldr	r3, [pc, #164]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a62:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a64:	4b27      	ldr	r3, [pc, #156]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002a6a:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a6c:	4b25      	ldr	r3, [pc, #148]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a72:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8002a74:	4b23      	ldr	r3, [pc, #140]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a7a:	4b22      	ldr	r3, [pc, #136]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a7c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002a80:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a82:	4b20      	ldr	r3, [pc, #128]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8002a88:	481e      	ldr	r0, [pc, #120]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a8a:	f000 fcb1 	bl	80033f0 <HAL_DMA_Init>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002a94:	f7ff fcbe 	bl	8002414 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a1a      	ldr	r2, [pc, #104]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002a9c:	621a      	str	r2, [r3, #32]
 8002a9e:	4a19      	ldr	r2, [pc, #100]	@ (8002b04 <HAL_TIM_Base_MspInit+0xf0>)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002aa4:	e026      	b.n	8002af4 <HAL_TIM_Base_MspInit+0xe0>
  else if(tim_baseHandle->Instance==TIM3)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a18      	ldr	r2, [pc, #96]	@ (8002b0c <HAL_TIM_Base_MspInit+0xf8>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d10e      	bne.n	8002ace <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	4b12      	ldr	r3, [pc, #72]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab8:	4a11      	ldr	r2, [pc, #68]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002aba:	f043 0302 	orr.w	r3, r3, #2
 8002abe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	613b      	str	r3, [r7, #16]
 8002aca:	693b      	ldr	r3, [r7, #16]
}
 8002acc:	e012      	b.n	8002af4 <HAL_TIM_Base_MspInit+0xe0>
  else if(tim_baseHandle->Instance==TIM4)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a0f      	ldr	r2, [pc, #60]	@ (8002b10 <HAL_TIM_Base_MspInit+0xfc>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d10d      	bne.n	8002af4 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	4b08      	ldr	r3, [pc, #32]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	4a07      	ldr	r2, [pc, #28]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002ae2:	f043 0304 	orr.w	r3, r3, #4
 8002ae6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ae8:	4b05      	ldr	r3, [pc, #20]	@ (8002b00 <HAL_TIM_Base_MspInit+0xec>)
 8002aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aec:	f003 0304 	and.w	r3, r3, #4
 8002af0:	60fb      	str	r3, [r7, #12]
 8002af2:	68fb      	ldr	r3, [r7, #12]
}
 8002af4:	bf00      	nop
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40010000 	.word	0x40010000
 8002b00:	40023800 	.word	0x40023800
 8002b04:	20000890 	.word	0x20000890
 8002b08:	40026488 	.word	0x40026488
 8002b0c:	40000400 	.word	0x40000400
 8002b10:	40000800 	.word	0x40000800

08002b14 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08a      	sub	sp, #40	@ 0x28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b1c:	f107 0314 	add.w	r3, r7, #20
 8002b20:	2200      	movs	r2, #0
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	609a      	str	r2, [r3, #8]
 8002b28:	60da      	str	r2, [r3, #12]
 8002b2a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a24      	ldr	r2, [pc, #144]	@ (8002bc4 <HAL_TIM_MspPostInit+0xb0>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d11e      	bne.n	8002b74 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	4b23      	ldr	r3, [pc, #140]	@ (8002bc8 <HAL_TIM_MspPostInit+0xb4>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3e:	4a22      	ldr	r2, [pc, #136]	@ (8002bc8 <HAL_TIM_MspPostInit+0xb4>)
 8002b40:	f043 0302 	orr.w	r3, r3, #2
 8002b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b46:	4b20      	ldr	r3, [pc, #128]	@ (8002bc8 <HAL_TIM_MspPostInit+0xb4>)
 8002b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	613b      	str	r3, [r7, #16]
 8002b50:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002b52:	2330      	movs	r3, #48	@ 0x30
 8002b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b56:	2302      	movs	r3, #2
 8002b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b62:	2302      	movs	r3, #2
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b66:	f107 0314 	add.w	r3, r7, #20
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4817      	ldr	r0, [pc, #92]	@ (8002bcc <HAL_TIM_MspPostInit+0xb8>)
 8002b6e:	f001 f841 	bl	8003bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002b72:	e022      	b.n	8002bba <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM4)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a15      	ldr	r2, [pc, #84]	@ (8002bd0 <HAL_TIM_MspPostInit+0xbc>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d11d      	bne.n	8002bba <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60fb      	str	r3, [r7, #12]
 8002b82:	4b11      	ldr	r3, [pc, #68]	@ (8002bc8 <HAL_TIM_MspPostInit+0xb4>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b86:	4a10      	ldr	r2, [pc, #64]	@ (8002bc8 <HAL_TIM_MspPostInit+0xb4>)
 8002b88:	f043 0302 	orr.w	r3, r3, #2
 8002b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002bc8 <HAL_TIM_MspPostInit+0xb4>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b9a:	23c0      	movs	r3, #192	@ 0xc0
 8002b9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002baa:	2302      	movs	r3, #2
 8002bac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bae:	f107 0314 	add.w	r3, r7, #20
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4805      	ldr	r0, [pc, #20]	@ (8002bcc <HAL_TIM_MspPostInit+0xb8>)
 8002bb6:	f001 f81d 	bl	8003bf4 <HAL_GPIO_Init>
}
 8002bba:	bf00      	nop
 8002bbc:	3728      	adds	r7, #40	@ 0x28
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40000400 	.word	0x40000400
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40020400 	.word	0x40020400
 8002bd0:	40000800 	.word	0x40000800

08002bd4 <UART_CMD_Init>:

// Extern declaration for pid_target_speed_rpms from dshot.c
extern volatile float pid_target_speed_rpms[MOTORS_COUNT];


void UART_CMD_Init(UART_HandleTypeDef *huart) {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, uart_rx_buffer, UART_RX_BUFFER_SIZE);
 8002bdc:	2280      	movs	r2, #128	@ 0x80
 8002bde:	4908      	ldr	r1, [pc, #32]	@ (8002c00 <UART_CMD_Init+0x2c>)
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f002 fceb 	bl	80055bc <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68da      	ldr	r2, [r3, #12]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f042 0210 	orr.w	r2, r2, #16
 8002bf4:	60da      	str	r2, [r3, #12]
}
 8002bf6:	bf00      	nop
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	200008f0 	.word	0x200008f0
 8002c04:	00000000 	.word	0x00000000

08002c08 <process_uart_command>:

void process_uart_command(void) {
 8002c08:	b590      	push	{r4, r7, lr}
 8002c0a:	b0af      	sub	sp, #188	@ 0xbc
 8002c0c:	af06      	add	r7, sp, #24
    static uint16_t read_pos_tracker = 0;
    uint16_t current_message_end_pos = uart_rx_write_pos;
 8002c0e:	4b88      	ldr	r3, [pc, #544]	@ (8002e30 <process_uart_command+0x228>)
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

    uint16_t bytes_received;
    if (current_message_end_pos >= read_pos_tracker) {
 8002c16:	4b87      	ldr	r3, [pc, #540]	@ (8002e34 <process_uart_command+0x22c>)
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d307      	bcc.n	8002c32 <process_uart_command+0x2a>
        bytes_received = current_message_end_pos - read_pos_tracker;
 8002c22:	4b84      	ldr	r3, [pc, #528]	@ (8002e34 <process_uart_command+0x22c>)
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8002c30:	e008      	b.n	8002c44 <process_uart_command+0x3c>
    } else {
        bytes_received = UART_RX_BUFFER_SIZE - read_pos_tracker + current_message_end_pos;
 8002c32:	4b80      	ldr	r3, [pc, #512]	@ (8002e34 <process_uart_command+0x22c>)
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	3380      	adds	r3, #128	@ 0x80
 8002c40:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    }

    uart_new_data_available = false;
 8002c44:	4b7c      	ldr	r3, [pc, #496]	@ (8002e38 <process_uart_command+0x230>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	701a      	strb	r2, [r3, #0]
    if (bytes_received == 0) return;
 8002c4a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f000 80e0 	beq.w	8002e14 <process_uart_command+0x20c>

    char temp_command_buffer[UART_RX_BUFFER_SIZE + 1];
    if (current_message_end_pos >= read_pos_tracker) {
 8002c54:	4b77      	ldr	r3, [pc, #476]	@ (8002e34 <process_uart_command+0x22c>)
 8002c56:	881b      	ldrh	r3, [r3, #0]
 8002c58:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d30c      	bcc.n	8002c7a <process_uart_command+0x72>
        memcpy(temp_command_buffer, (char*)&uart_rx_buffer[read_pos_tracker], bytes_received);
 8002c60:	4b74      	ldr	r3, [pc, #464]	@ (8002e34 <process_uart_command+0x22c>)
 8002c62:	881b      	ldrh	r3, [r3, #0]
 8002c64:	461a      	mov	r2, r3
 8002c66:	4b75      	ldr	r3, [pc, #468]	@ (8002e3c <process_uart_command+0x234>)
 8002c68:	18d1      	adds	r1, r2, r3
 8002c6a:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8002c6e:	f107 0308 	add.w	r3, r7, #8
 8002c72:	4618      	mov	r0, r3
 8002c74:	f004 fe51 	bl	800791a <memcpy>
 8002c78:	e01c      	b.n	8002cb4 <process_uart_command+0xac>
    } else {
        memcpy(temp_command_buffer, (char*)&uart_rx_buffer[read_pos_tracker], UART_RX_BUFFER_SIZE - read_pos_tracker);
 8002c7a:	4b6e      	ldr	r3, [pc, #440]	@ (8002e34 <process_uart_command+0x22c>)
 8002c7c:	881b      	ldrh	r3, [r3, #0]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	4b6e      	ldr	r3, [pc, #440]	@ (8002e3c <process_uart_command+0x234>)
 8002c82:	18d1      	adds	r1, r2, r3
 8002c84:	4b6b      	ldr	r3, [pc, #428]	@ (8002e34 <process_uart_command+0x22c>)
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	f107 0308 	add.w	r3, r7, #8
 8002c92:	4618      	mov	r0, r3
 8002c94:	f004 fe41 	bl	800791a <memcpy>
        memcpy(temp_command_buffer + (UART_RX_BUFFER_SIZE - read_pos_tracker), (char*)uart_rx_buffer, current_message_end_pos);
 8002c98:	4b66      	ldr	r3, [pc, #408]	@ (8002e34 <process_uart_command+0x22c>)
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	f107 0308 	add.w	r3, r7, #8
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8002cac:	4963      	ldr	r1, [pc, #396]	@ (8002e3c <process_uart_command+0x234>)
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f004 fe33 	bl	800791a <memcpy>
    }
    temp_command_buffer[bytes_received] = '\0';
 8002cb4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8002cb8:	33a0      	adds	r3, #160	@ 0xa0
 8002cba:	443b      	add	r3, r7
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f803 2c98 	strb.w	r2, [r3, #-152]
    read_pos_tracker = current_message_end_pos;
 8002cc2:	4a5c      	ldr	r2, [pc, #368]	@ (8002e34 <process_uart_command+0x22c>)
 8002cc4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8002cc8:	8013      	strh	r3, [r2, #0]

    size_t len = strlen(temp_command_buffer);
 8002cca:	f107 0308 	add.w	r3, r7, #8
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fd fae6 	bl	80002a0 <strlen>
 8002cd4:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    while (len > 0 && (temp_command_buffer[len-1] == '\n' || temp_command_buffer[len-1] == '\r')) {
 8002cd8:	e00c      	b.n	8002cf4 <process_uart_command+0xec>
        temp_command_buffer[len-1] = '\0';
 8002cda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	33a0      	adds	r3, #160	@ 0xa0
 8002ce2:	443b      	add	r3, r7
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f803 2c98 	strb.w	r2, [r3, #-152]
        len--;
 8002cea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    while (len > 0 && (temp_command_buffer[len-1] == '\n' || temp_command_buffer[len-1] == '\r')) {
 8002cf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d011      	beq.n	8002d20 <process_uart_command+0x118>
 8002cfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d00:	3b01      	subs	r3, #1
 8002d02:	33a0      	adds	r3, #160	@ 0xa0
 8002d04:	443b      	add	r3, r7
 8002d06:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 8002d0a:	2b0a      	cmp	r3, #10
 8002d0c:	d0e5      	beq.n	8002cda <process_uart_command+0xd2>
 8002d0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d12:	3b01      	subs	r3, #1
 8002d14:	33a0      	adds	r3, #160	@ 0xa0
 8002d16:	443b      	add	r3, r7
 8002d18:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 8002d1c:	2b0d      	cmp	r3, #13
 8002d1e:	d0dc      	beq.n	8002cda <process_uart_command+0xd2>

    // Debug_Send_DMA("PARSER_DEBUG: Raw RX Buffer: '%s' (Len: %u)\r\n",
    //              temp_command_buffer, (unsigned int)len);

    // Check for special "0.00" command to zero ALL motors
    if (strcmp(temp_command_buffer, "0.00") == 0) {
 8002d20:	f107 0308 	add.w	r3, r7, #8
 8002d24:	4946      	ldr	r1, [pc, #280]	@ (8002e40 <process_uart_command+0x238>)
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fd fa5a 	bl	80001e0 <strcmp>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d118      	bne.n	8002d64 <process_uart_command+0x15c>
        for (unsigned int i = 0; i < MOTORS_COUNT; i++) {
 8002d32:	2300      	movs	r3, #0
 8002d34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002d38:	e00c      	b.n	8002d54 <process_uart_command+0x14c>
            pid_target_speed_rpms[i] = 0.0f;
 8002d3a:	4a42      	ldr	r2, [pc, #264]	@ (8002e44 <process_uart_command+0x23c>)
 8002d3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4413      	add	r3, r2
 8002d44:	f04f 0200 	mov.w	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]
        for (unsigned int i = 0; i < MOTORS_COUNT; i++) {
 8002d4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d4e:	3301      	adds	r3, #1
 8002d50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002d54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d58:	2b09      	cmp	r3, #9
 8002d5a:	d9ee      	bls.n	8002d3a <process_uart_command+0x132>
        }
        Debug_Send_DMA("CMD: Set ALL motors to 0 RPM (special command)\r\n");
 8002d5c:	483a      	ldr	r0, [pc, #232]	@ (8002e48 <process_uart_command+0x240>)
 8002d5e:	f000 f883 	bl	8002e68 <Debug_Send_DMA>
        return;
 8002d62:	e058      	b.n	8002e16 <process_uart_command+0x20e>
    }

    unsigned int motor_idx;
    float new_value;
    // Use sscanf to parse "<idx>.<rpm>" format
    int parsed_items = sscanf(temp_command_buffer, "%u.%f", &motor_idx, &new_value);
 8002d64:	463b      	mov	r3, r7
 8002d66:	1d3a      	adds	r2, r7, #4
 8002d68:	f107 0008 	add.w	r0, r7, #8
 8002d6c:	4937      	ldr	r1, [pc, #220]	@ (8002e4c <process_uart_command+0x244>)
 8002d6e:	f004 fca7 	bl	80076c0 <siscanf>
 8002d72:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

    if (parsed_items == 2) { // Successfully parsed both motor index and value
 8002d76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d143      	bne.n	8002e06 <process_uart_command+0x1fe>
        if (motor_idx < MOTORS_COUNT) { // Validate motor index
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b09      	cmp	r3, #9
 8002d82:	d839      	bhi.n	8002df8 <process_uart_command+0x1f0>
            // Define allowed range for bi-directional control
            #define MAX_ALLOWED_VALUE 10000.0f // Max forward RPM
            #define MIN_ALLOWED_VALUE -10000.0f // Max reverse RPM (negative)

            if (new_value >= MIN_ALLOWED_VALUE && new_value <= MAX_ALLOWED_VALUE) {
 8002d84:	edd7 7a00 	vldr	s15, [r7]
 8002d88:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8002e50 <process_uart_command+0x248>
 8002d8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d94:	db1a      	blt.n	8002dcc <process_uart_command+0x1c4>
 8002d96:	edd7 7a00 	vldr	s15, [r7]
 8002d9a:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002e54 <process_uart_command+0x24c>
 8002d9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da6:	d811      	bhi.n	8002dcc <process_uart_command+0x1c4>
                // Update the specific motor's target RPM
                pid_target_speed_rpms[motor_idx] = new_value;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	4925      	ldr	r1, [pc, #148]	@ (8002e44 <process_uart_command+0x23c>)
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	601a      	str	r2, [r3, #0]
                Debug_Send_DMA("CMD: Set M%u Target RPM to %.0f\r\n", motor_idx, new_value);
 8002db4:	687c      	ldr	r4, [r7, #4]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7fd fbdd 	bl	8000578 <__aeabi_f2d>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	4621      	mov	r1, r4
 8002dc4:	4824      	ldr	r0, [pc, #144]	@ (8002e58 <process_uart_command+0x250>)
 8002dc6:	f000 f84f 	bl	8002e68 <Debug_Send_DMA>
 8002dca:	e024      	b.n	8002e16 <process_uart_command+0x20e>
            } else {
                Debug_Send_DMA("CMD: Invalid value (%.0f) for M%u. Range %.0f-%.0f.\r\n", new_value, motor_idx, MIN_ALLOWED_VALUE, MAX_ALLOWED_VALUE);
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7fd fbd2 	bl	8000578 <__aeabi_f2d>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	687c      	ldr	r4, [r7, #4]
 8002dda:	a111      	add	r1, pc, #68	@ (adr r1, 8002e20 <process_uart_command+0x218>)
 8002ddc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002de0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002de4:	a110      	add	r1, pc, #64	@ (adr r1, 8002e28 <process_uart_command+0x220>)
 8002de6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002dea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002dee:	9400      	str	r4, [sp, #0]
 8002df0:	481a      	ldr	r0, [pc, #104]	@ (8002e5c <process_uart_command+0x254>)
 8002df2:	f000 f839 	bl	8002e68 <Debug_Send_DMA>
 8002df6:	e00e      	b.n	8002e16 <process_uart_command+0x20e>
            }
        } else {
            Debug_Send_DMA("CMD: Invalid Motor Index %u. Max allowed is %u.\r\n", motor_idx, MOTORS_COUNT - 1);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2209      	movs	r2, #9
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4818      	ldr	r0, [pc, #96]	@ (8002e60 <process_uart_command+0x258>)
 8002e00:	f000 f832 	bl	8002e68 <Debug_Send_DMA>
 8002e04:	e007      	b.n	8002e16 <process_uart_command+0x20e>
        }
    } else {
        Debug_Send_DMA("CMD: Invalid command format. Expected '<idx>.<rpm>'. Received: '%s'\r\n", temp_command_buffer);
 8002e06:	f107 0308 	add.w	r3, r7, #8
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4815      	ldr	r0, [pc, #84]	@ (8002e64 <process_uart_command+0x25c>)
 8002e0e:	f000 f82b 	bl	8002e68 <Debug_Send_DMA>
 8002e12:	e000      	b.n	8002e16 <process_uart_command+0x20e>
    if (bytes_received == 0) return;
 8002e14:	bf00      	nop
    }
}
 8002e16:	37a4      	adds	r7, #164	@ 0xa4
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd90      	pop	{r4, r7, pc}
 8002e1c:	f3af 8000 	nop.w
 8002e20:	00000000 	.word	0x00000000
 8002e24:	40c38800 	.word	0x40c38800
 8002e28:	00000000 	.word	0x00000000
 8002e2c:	c0c38800 	.word	0xc0c38800
 8002e30:	20000970 	.word	0x20000970
 8002e34:	200009f4 	.word	0x200009f4
 8002e38:	20000972 	.word	0x20000972
 8002e3c:	200008f0 	.word	0x200008f0
 8002e40:	0800b894 	.word	0x0800b894
 8002e44:	20000208 	.word	0x20000208
 8002e48:	0800b89c 	.word	0x0800b89c
 8002e4c:	0800b8d0 	.word	0x0800b8d0
 8002e50:	c61c4000 	.word	0xc61c4000
 8002e54:	461c4000 	.word	0x461c4000
 8002e58:	0800b8d8 	.word	0x0800b8d8
 8002e5c:	0800b8fc 	.word	0x0800b8fc
 8002e60:	0800b934 	.word	0x0800b934
 8002e64:	0800b968 	.word	0x0800b968

08002e68 <Debug_Send_DMA>:

void Debug_Send_DMA(const char* format, ...) {
 8002e68:	b40f      	push	{r0, r1, r2, r3}
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	af00      	add	r7, sp, #0
    if (!uart_tx_ready) return;
 8002e70:	4b13      	ldr	r3, [pc, #76]	@ (8002ec0 <Debug_Send_DMA+0x58>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	f083 0301 	eor.w	r3, r3, #1
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d117      	bne.n	8002eb0 <Debug_Send_DMA+0x48>
    va_list args;
    va_start(args, format);
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	603b      	str	r3, [r7, #0]
    int len = vsnprintf(dma_uart_buffer, sizeof(dma_uart_buffer), format, args);
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	2180      	movs	r1, #128	@ 0x80
 8002e8c:	480d      	ldr	r0, [pc, #52]	@ (8002ec4 <Debug_Send_DMA+0x5c>)
 8002e8e:	f004 fcb7 	bl	8007800 <vsniprintf>
 8002e92:	6078      	str	r0, [r7, #4]
    va_end(args);
    if (len > 0) {
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	dd0b      	ble.n	8002eb2 <Debug_Send_DMA+0x4a>
        uart_tx_ready = false;
 8002e9a:	4b09      	ldr	r3, [pc, #36]	@ (8002ec0 <Debug_Send_DMA+0x58>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit_DMA(&huart1, (uint8_t*)dma_uart_buffer, len);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4907      	ldr	r1, [pc, #28]	@ (8002ec4 <Debug_Send_DMA+0x5c>)
 8002ea8:	4807      	ldr	r0, [pc, #28]	@ (8002ec8 <Debug_Send_DMA+0x60>)
 8002eaa:	f002 fb0b 	bl	80054c4 <HAL_UART_Transmit_DMA>
 8002eae:	e000      	b.n	8002eb2 <Debug_Send_DMA+0x4a>
    if (!uart_tx_ready) return;
 8002eb0:	bf00      	nop
    }
}
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002eba:	b004      	add	sp, #16
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	20000001 	.word	0x20000001
 8002ec4:	20000974 	.word	0x20000974
 8002ec8:	200009f8 	.word	0x200009f8

08002ecc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ed0:	4b11      	ldr	r3, [pc, #68]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002ed2:	4a12      	ldr	r2, [pc, #72]	@ (8002f1c <MX_USART1_UART_Init+0x50>)
 8002ed4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ed6:	4b10      	ldr	r3, [pc, #64]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002ed8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002edc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ede:	4b0e      	ldr	r3, [pc, #56]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002eea:	4b0b      	ldr	r3, [pc, #44]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ef0:	4b09      	ldr	r3, [pc, #36]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002ef2:	220c      	movs	r2, #12
 8002ef4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ef6:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002efc:	4b06      	ldr	r3, [pc, #24]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f02:	4805      	ldr	r0, [pc, #20]	@ (8002f18 <MX_USART1_UART_Init+0x4c>)
 8002f04:	f002 fa8e 	bl	8005424 <HAL_UART_Init>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002f0e:	f7ff fa81 	bl	8002414 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	200009f8 	.word	0x200009f8
 8002f1c:	40011000 	.word	0x40011000

08002f20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08a      	sub	sp, #40	@ 0x28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f28:	f107 0314 	add.w	r3, r7, #20
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	605a      	str	r2, [r3, #4]
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	60da      	str	r2, [r3, #12]
 8002f36:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a4e      	ldr	r2, [pc, #312]	@ (8003078 <HAL_UART_MspInit+0x158>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	f040 8095 	bne.w	800306e <HAL_UART_MspInit+0x14e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f44:	2300      	movs	r3, #0
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	4b4c      	ldr	r3, [pc, #304]	@ (800307c <HAL_UART_MspInit+0x15c>)
 8002f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4c:	4a4b      	ldr	r2, [pc, #300]	@ (800307c <HAL_UART_MspInit+0x15c>)
 8002f4e:	f043 0310 	orr.w	r3, r3, #16
 8002f52:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f54:	4b49      	ldr	r3, [pc, #292]	@ (800307c <HAL_UART_MspInit+0x15c>)
 8002f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f58:	f003 0310 	and.w	r3, r3, #16
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f60:	2300      	movs	r3, #0
 8002f62:	60fb      	str	r3, [r7, #12]
 8002f64:	4b45      	ldr	r3, [pc, #276]	@ (800307c <HAL_UART_MspInit+0x15c>)
 8002f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f68:	4a44      	ldr	r2, [pc, #272]	@ (800307c <HAL_UART_MspInit+0x15c>)
 8002f6a:	f043 0301 	orr.w	r3, r3, #1
 8002f6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f70:	4b42      	ldr	r3, [pc, #264]	@ (800307c <HAL_UART_MspInit+0x15c>)
 8002f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f7c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002f80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f82:	2302      	movs	r3, #2
 8002f84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f8e:	2307      	movs	r3, #7
 8002f90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f92:	f107 0314 	add.w	r3, r7, #20
 8002f96:	4619      	mov	r1, r3
 8002f98:	4839      	ldr	r0, [pc, #228]	@ (8003080 <HAL_UART_MspInit+0x160>)
 8002f9a:	f000 fe2b 	bl	8003bf4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002f9e:	4b39      	ldr	r3, [pc, #228]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fa0:	4a39      	ldr	r2, [pc, #228]	@ (8003088 <HAL_UART_MspInit+0x168>)
 8002fa2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002fa4:	4b37      	ldr	r3, [pc, #220]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fa6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002faa:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fac:	4b35      	ldr	r3, [pc, #212]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fae:	2240      	movs	r2, #64	@ 0x40
 8002fb0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fb2:	4b34      	ldr	r3, [pc, #208]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fb8:	4b32      	ldr	r3, [pc, #200]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fbe:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002fc0:	4b30      	ldr	r3, [pc, #192]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fc2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002fc6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002fc8:	4b2e      	ldr	r3, [pc, #184]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fce:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002fd0:	4b2c      	ldr	r3, [pc, #176]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fd8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002fdc:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fde:	4b29      	ldr	r3, [pc, #164]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002fe4:	4827      	ldr	r0, [pc, #156]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002fe6:	f000 fa03 	bl	80033f0 <HAL_DMA_Init>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8002ff0:	f7ff fa10 	bl	8002414 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a23      	ldr	r2, [pc, #140]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002ff8:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ffa:	4a22      	ldr	r2, [pc, #136]	@ (8003084 <HAL_UART_MspInit+0x164>)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003000:	4b22      	ldr	r3, [pc, #136]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003002:	4a23      	ldr	r2, [pc, #140]	@ (8003090 <HAL_UART_MspInit+0x170>)
 8003004:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003006:	4b21      	ldr	r3, [pc, #132]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003008:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800300c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800300e:	4b1f      	ldr	r3, [pc, #124]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003010:	2200      	movs	r2, #0
 8003012:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003014:	4b1d      	ldr	r3, [pc, #116]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003016:	2200      	movs	r2, #0
 8003018:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800301a:	4b1c      	ldr	r3, [pc, #112]	@ (800308c <HAL_UART_MspInit+0x16c>)
 800301c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003020:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003022:	4b1a      	ldr	r3, [pc, #104]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003024:	2200      	movs	r2, #0
 8003026:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003028:	4b18      	ldr	r3, [pc, #96]	@ (800308c <HAL_UART_MspInit+0x16c>)
 800302a:	2200      	movs	r2, #0
 800302c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800302e:	4b17      	ldr	r3, [pc, #92]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003030:	2200      	movs	r2, #0
 8003032:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003034:	4b15      	ldr	r3, [pc, #84]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003036:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800303a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800303c:	4b13      	ldr	r3, [pc, #76]	@ (800308c <HAL_UART_MspInit+0x16c>)
 800303e:	2200      	movs	r2, #0
 8003040:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003042:	4812      	ldr	r0, [pc, #72]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003044:	f000 f9d4 	bl	80033f0 <HAL_DMA_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 800304e:	f7ff f9e1 	bl	8002414 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a0d      	ldr	r2, [pc, #52]	@ (800308c <HAL_UART_MspInit+0x16c>)
 8003056:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003058:	4a0c      	ldr	r2, [pc, #48]	@ (800308c <HAL_UART_MspInit+0x16c>)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800305e:	2200      	movs	r2, #0
 8003060:	2100      	movs	r1, #0
 8003062:	2025      	movs	r0, #37	@ 0x25
 8003064:	f000 f98d 	bl	8003382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003068:	2025      	movs	r0, #37	@ 0x25
 800306a:	f000 f9a6 	bl	80033ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800306e:	bf00      	nop
 8003070:	3728      	adds	r7, #40	@ 0x28
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40011000 	.word	0x40011000
 800307c:	40023800 	.word	0x40023800
 8003080:	40020000 	.word	0x40020000
 8003084:	20000a40 	.word	0x20000a40
 8003088:	400264b8 	.word	0x400264b8
 800308c:	20000aa0 	.word	0x20000aa0
 8003090:	40026440 	.word	0x40026440

08003094 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003094:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003098:	f7ff fb56 	bl	8002748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800309c:	480c      	ldr	r0, [pc, #48]	@ (80030d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800309e:	490d      	ldr	r1, [pc, #52]	@ (80030d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80030a0:	4a0d      	ldr	r2, [pc, #52]	@ (80030d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80030a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030a4:	e002      	b.n	80030ac <LoopCopyDataInit>

080030a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030aa:	3304      	adds	r3, #4

080030ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030b0:	d3f9      	bcc.n	80030a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030b2:	4a0a      	ldr	r2, [pc, #40]	@ (80030dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80030b4:	4c0a      	ldr	r4, [pc, #40]	@ (80030e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80030b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030b8:	e001      	b.n	80030be <LoopFillZerobss>

080030ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030bc:	3204      	adds	r2, #4

080030be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030c0:	d3fb      	bcc.n	80030ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030c2:	f004 fc03 	bl	80078cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030c6:	f7fe fefb 	bl	8001ec0 <main>
  bx  lr    
 80030ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030cc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80030d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030d4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80030d8:	0800bebc 	.word	0x0800bebc
  ldr r2, =_sbss
 80030dc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80030e0:	20000c50 	.word	0x20000c50

080030e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030e4:	e7fe      	b.n	80030e4 <ADC_IRQHandler>
	...

080030e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003128 <HAL_Init+0x40>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003128 <HAL_Init+0x40>)
 80030f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003128 <HAL_Init+0x40>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003128 <HAL_Init+0x40>)
 80030fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003102:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003104:	4b08      	ldr	r3, [pc, #32]	@ (8003128 <HAL_Init+0x40>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a07      	ldr	r2, [pc, #28]	@ (8003128 <HAL_Init+0x40>)
 800310a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800310e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003110:	2003      	movs	r0, #3
 8003112:	f000 f92b 	bl	800336c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003116:	200f      	movs	r0, #15
 8003118:	f000 f808 	bl	800312c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800311c:	f7ff f9d8 	bl	80024d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	40023c00 	.word	0x40023c00

0800312c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003134:	4b12      	ldr	r3, [pc, #72]	@ (8003180 <HAL_InitTick+0x54>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	4b12      	ldr	r3, [pc, #72]	@ (8003184 <HAL_InitTick+0x58>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	4619      	mov	r1, r3
 800313e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003142:	fbb3 f3f1 	udiv	r3, r3, r1
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f943 	bl	80033d6 <HAL_SYSTICK_Config>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e00e      	b.n	8003178 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b0f      	cmp	r3, #15
 800315e:	d80a      	bhi.n	8003176 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003160:	2200      	movs	r2, #0
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	f04f 30ff 	mov.w	r0, #4294967295
 8003168:	f000 f90b 	bl	8003382 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800316c:	4a06      	ldr	r2, [pc, #24]	@ (8003188 <HAL_InitTick+0x5c>)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	e000      	b.n	8003178 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
}
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000008 	.word	0x20000008
 8003184:	20000010 	.word	0x20000010
 8003188:	2000000c 	.word	0x2000000c

0800318c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003190:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <HAL_IncTick+0x20>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	461a      	mov	r2, r3
 8003196:	4b06      	ldr	r3, [pc, #24]	@ (80031b0 <HAL_IncTick+0x24>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4413      	add	r3, r2
 800319c:	4a04      	ldr	r2, [pc, #16]	@ (80031b0 <HAL_IncTick+0x24>)
 800319e:	6013      	str	r3, [r2, #0]
}
 80031a0:	bf00      	nop
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	20000010 	.word	0x20000010
 80031b0:	20000b00 	.word	0x20000b00

080031b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  return uwTick;
 80031b8:	4b03      	ldr	r3, [pc, #12]	@ (80031c8 <HAL_GetTick+0x14>)
 80031ba:	681b      	ldr	r3, [r3, #0]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	20000b00 	.word	0x20000b00

080031cc <__NVIC_SetPriorityGrouping>:
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003210 <__NVIC_SetPriorityGrouping+0x44>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031e2:	68ba      	ldr	r2, [r7, #8]
 80031e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031e8:	4013      	ands	r3, r2
 80031ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031fe:	4a04      	ldr	r2, [pc, #16]	@ (8003210 <__NVIC_SetPriorityGrouping+0x44>)
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	60d3      	str	r3, [r2, #12]
}
 8003204:	bf00      	nop
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <__NVIC_GetPriorityGrouping>:
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003218:	4b04      	ldr	r3, [pc, #16]	@ (800322c <__NVIC_GetPriorityGrouping+0x18>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	0a1b      	lsrs	r3, r3, #8
 800321e:	f003 0307 	and.w	r3, r3, #7
}
 8003222:	4618      	mov	r0, r3
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	e000ed00 	.word	0xe000ed00

08003230 <__NVIC_EnableIRQ>:
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	2b00      	cmp	r3, #0
 8003240:	db0b      	blt.n	800325a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	f003 021f 	and.w	r2, r3, #31
 8003248:	4907      	ldr	r1, [pc, #28]	@ (8003268 <__NVIC_EnableIRQ+0x38>)
 800324a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324e:	095b      	lsrs	r3, r3, #5
 8003250:	2001      	movs	r0, #1
 8003252:	fa00 f202 	lsl.w	r2, r0, r2
 8003256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	e000e100 	.word	0xe000e100

0800326c <__NVIC_SetPriority>:
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	6039      	str	r1, [r7, #0]
 8003276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327c:	2b00      	cmp	r3, #0
 800327e:	db0a      	blt.n	8003296 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	b2da      	uxtb	r2, r3
 8003284:	490c      	ldr	r1, [pc, #48]	@ (80032b8 <__NVIC_SetPriority+0x4c>)
 8003286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328a:	0112      	lsls	r2, r2, #4
 800328c:	b2d2      	uxtb	r2, r2
 800328e:	440b      	add	r3, r1
 8003290:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003294:	e00a      	b.n	80032ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	b2da      	uxtb	r2, r3
 800329a:	4908      	ldr	r1, [pc, #32]	@ (80032bc <__NVIC_SetPriority+0x50>)
 800329c:	79fb      	ldrb	r3, [r7, #7]
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	3b04      	subs	r3, #4
 80032a4:	0112      	lsls	r2, r2, #4
 80032a6:	b2d2      	uxtb	r2, r2
 80032a8:	440b      	add	r3, r1
 80032aa:	761a      	strb	r2, [r3, #24]
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	e000e100 	.word	0xe000e100
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b089      	sub	sp, #36	@ 0x24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f003 0307 	and.w	r3, r3, #7
 80032d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f1c3 0307 	rsb	r3, r3, #7
 80032da:	2b04      	cmp	r3, #4
 80032dc:	bf28      	it	cs
 80032de:	2304      	movcs	r3, #4
 80032e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	3304      	adds	r3, #4
 80032e6:	2b06      	cmp	r3, #6
 80032e8:	d902      	bls.n	80032f0 <NVIC_EncodePriority+0x30>
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	3b03      	subs	r3, #3
 80032ee:	e000      	b.n	80032f2 <NVIC_EncodePriority+0x32>
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f4:	f04f 32ff 	mov.w	r2, #4294967295
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43da      	mvns	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	401a      	ands	r2, r3
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003308:	f04f 31ff 	mov.w	r1, #4294967295
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	fa01 f303 	lsl.w	r3, r1, r3
 8003312:	43d9      	mvns	r1, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003318:	4313      	orrs	r3, r2
         );
}
 800331a:	4618      	mov	r0, r3
 800331c:	3724      	adds	r7, #36	@ 0x24
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
	...

08003328 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3b01      	subs	r3, #1
 8003334:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003338:	d301      	bcc.n	800333e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800333a:	2301      	movs	r3, #1
 800333c:	e00f      	b.n	800335e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800333e:	4a0a      	ldr	r2, [pc, #40]	@ (8003368 <SysTick_Config+0x40>)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3b01      	subs	r3, #1
 8003344:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003346:	210f      	movs	r1, #15
 8003348:	f04f 30ff 	mov.w	r0, #4294967295
 800334c:	f7ff ff8e 	bl	800326c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003350:	4b05      	ldr	r3, [pc, #20]	@ (8003368 <SysTick_Config+0x40>)
 8003352:	2200      	movs	r2, #0
 8003354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003356:	4b04      	ldr	r3, [pc, #16]	@ (8003368 <SysTick_Config+0x40>)
 8003358:	2207      	movs	r2, #7
 800335a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	e000e010 	.word	0xe000e010

0800336c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f7ff ff29 	bl	80031cc <__NVIC_SetPriorityGrouping>
}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003382:	b580      	push	{r7, lr}
 8003384:	b086      	sub	sp, #24
 8003386:	af00      	add	r7, sp, #0
 8003388:	4603      	mov	r3, r0
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	607a      	str	r2, [r7, #4]
 800338e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003390:	2300      	movs	r3, #0
 8003392:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003394:	f7ff ff3e 	bl	8003214 <__NVIC_GetPriorityGrouping>
 8003398:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	68b9      	ldr	r1, [r7, #8]
 800339e:	6978      	ldr	r0, [r7, #20]
 80033a0:	f7ff ff8e 	bl	80032c0 <NVIC_EncodePriority>
 80033a4:	4602      	mov	r2, r0
 80033a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033aa:	4611      	mov	r1, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff ff5d 	bl	800326c <__NVIC_SetPriority>
}
 80033b2:	bf00      	nop
 80033b4:	3718      	adds	r7, #24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b082      	sub	sp, #8
 80033be:	af00      	add	r7, sp, #0
 80033c0:	4603      	mov	r3, r0
 80033c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff ff31 	bl	8003230 <__NVIC_EnableIRQ>
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7ff ffa2 	bl	8003328 <SysTick_Config>
 80033e4:	4603      	mov	r3, r0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033fc:	f7ff feda 	bl	80031b4 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e099      	b.n	8003540 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2202      	movs	r2, #2
 8003410:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0201 	bic.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800342c:	e00f      	b.n	800344e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800342e:	f7ff fec1 	bl	80031b4 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b05      	cmp	r3, #5
 800343a:	d908      	bls.n	800344e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2220      	movs	r2, #32
 8003440:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2203      	movs	r2, #3
 8003446:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e078      	b.n	8003540 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1e8      	bne.n	800342e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	4b38      	ldr	r3, [pc, #224]	@ (8003548 <HAL_DMA_Init+0x158>)
 8003468:	4013      	ands	r3, r2
 800346a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800347a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003486:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003492:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	4313      	orrs	r3, r2
 800349e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a4:	2b04      	cmp	r3, #4
 80034a6:	d107      	bne.n	80034b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b0:	4313      	orrs	r3, r2
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f023 0307 	bic.w	r3, r3, #7
 80034ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d4:	697a      	ldr	r2, [r7, #20]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	2b04      	cmp	r3, #4
 80034e0:	d117      	bne.n	8003512 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00e      	beq.n	8003512 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 fb01 	bl	8003afc <DMA_CheckFifoParam>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d008      	beq.n	8003512 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2240      	movs	r2, #64	@ 0x40
 8003504:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2201      	movs	r2, #1
 800350a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800350e:	2301      	movs	r3, #1
 8003510:	e016      	b.n	8003540 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 fab8 	bl	8003a90 <DMA_CalcBaseAndBitshift>
 8003520:	4603      	mov	r3, r0
 8003522:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003528:	223f      	movs	r2, #63	@ 0x3f
 800352a:	409a      	lsls	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	3718      	adds	r7, #24
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	f010803f 	.word	0xf010803f

0800354c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
 8003558:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800355a:	2300      	movs	r3, #0
 800355c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003562:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800356a:	2b01      	cmp	r3, #1
 800356c:	d101      	bne.n	8003572 <HAL_DMA_Start_IT+0x26>
 800356e:	2302      	movs	r3, #2
 8003570:	e040      	b.n	80035f4 <HAL_DMA_Start_IT+0xa8>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b01      	cmp	r3, #1
 8003584:	d12f      	bne.n	80035e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2202      	movs	r2, #2
 800358a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	68b9      	ldr	r1, [r7, #8]
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 fa4a 	bl	8003a34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a4:	223f      	movs	r2, #63	@ 0x3f
 80035a6:	409a      	lsls	r2, r3
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f042 0216 	orr.w	r2, r2, #22
 80035ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d007      	beq.n	80035d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f042 0208 	orr.w	r2, r2, #8
 80035d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f042 0201 	orr.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	e005      	b.n	80035f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80035ee:	2302      	movs	r3, #2
 80035f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80035f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3718      	adds	r7, #24
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003608:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800360a:	f7ff fdd3 	bl	80031b4 <HAL_GetTick>
 800360e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d008      	beq.n	800362e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2280      	movs	r2, #128	@ 0x80
 8003620:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e052      	b.n	80036d4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0216 	bic.w	r2, r2, #22
 800363c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	695a      	ldr	r2, [r3, #20]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800364c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003652:	2b00      	cmp	r3, #0
 8003654:	d103      	bne.n	800365e <HAL_DMA_Abort+0x62>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800365a:	2b00      	cmp	r3, #0
 800365c:	d007      	beq.n	800366e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0208 	bic.w	r2, r2, #8
 800366c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0201 	bic.w	r2, r2, #1
 800367c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800367e:	e013      	b.n	80036a8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003680:	f7ff fd98 	bl	80031b4 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b05      	cmp	r3, #5
 800368c:	d90c      	bls.n	80036a8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2220      	movs	r2, #32
 8003692:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2203      	movs	r2, #3
 8003698:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e015      	b.n	80036d4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1e4      	bne.n	8003680 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ba:	223f      	movs	r2, #63	@ 0x3f
 80036bc:	409a      	lsls	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d004      	beq.n	80036fa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2280      	movs	r2, #128	@ 0x80
 80036f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e00c      	b.n	8003714 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2205      	movs	r2, #5
 80036fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0201 	bic.w	r2, r2, #1
 8003710:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003728:	2300      	movs	r3, #0
 800372a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800372c:	4b8e      	ldr	r3, [pc, #568]	@ (8003968 <HAL_DMA_IRQHandler+0x248>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a8e      	ldr	r2, [pc, #568]	@ (800396c <HAL_DMA_IRQHandler+0x24c>)
 8003732:	fba2 2303 	umull	r2, r3, r2, r3
 8003736:	0a9b      	lsrs	r3, r3, #10
 8003738:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800374a:	2208      	movs	r2, #8
 800374c:	409a      	lsls	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	4013      	ands	r3, r2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d01a      	beq.n	800378c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b00      	cmp	r3, #0
 8003762:	d013      	beq.n	800378c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 0204 	bic.w	r2, r2, #4
 8003772:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003778:	2208      	movs	r2, #8
 800377a:	409a      	lsls	r2, r3
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003784:	f043 0201 	orr.w	r2, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003790:	2201      	movs	r2, #1
 8003792:	409a      	lsls	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	4013      	ands	r3, r2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d012      	beq.n	80037c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00b      	beq.n	80037c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ae:	2201      	movs	r2, #1
 80037b0:	409a      	lsls	r2, r3
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ba:	f043 0202 	orr.w	r2, r3, #2
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c6:	2204      	movs	r2, #4
 80037c8:	409a      	lsls	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	4013      	ands	r3, r2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d012      	beq.n	80037f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00b      	beq.n	80037f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e4:	2204      	movs	r2, #4
 80037e6:	409a      	lsls	r2, r3
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f0:	f043 0204 	orr.w	r2, r3, #4
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fc:	2210      	movs	r2, #16
 80037fe:	409a      	lsls	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4013      	ands	r3, r2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d043      	beq.n	8003890 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0308 	and.w	r3, r3, #8
 8003812:	2b00      	cmp	r3, #0
 8003814:	d03c      	beq.n	8003890 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800381a:	2210      	movs	r2, #16
 800381c:	409a      	lsls	r2, r3
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d018      	beq.n	8003862 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d108      	bne.n	8003850 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	2b00      	cmp	r3, #0
 8003844:	d024      	beq.n	8003890 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	4798      	blx	r3
 800384e:	e01f      	b.n	8003890 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003854:	2b00      	cmp	r3, #0
 8003856:	d01b      	beq.n	8003890 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	4798      	blx	r3
 8003860:	e016      	b.n	8003890 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800386c:	2b00      	cmp	r3, #0
 800386e:	d107      	bne.n	8003880 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0208 	bic.w	r2, r2, #8
 800387e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003884:	2b00      	cmp	r3, #0
 8003886:	d003      	beq.n	8003890 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003894:	2220      	movs	r2, #32
 8003896:	409a      	lsls	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	4013      	ands	r3, r2
 800389c:	2b00      	cmp	r3, #0
 800389e:	f000 808f 	beq.w	80039c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f000 8087 	beq.w	80039c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b6:	2220      	movs	r2, #32
 80038b8:	409a      	lsls	r2, r3
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b05      	cmp	r3, #5
 80038c8:	d136      	bne.n	8003938 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 0216 	bic.w	r2, r2, #22
 80038d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695a      	ldr	r2, [r3, #20]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d103      	bne.n	80038fa <HAL_DMA_IRQHandler+0x1da>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d007      	beq.n	800390a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0208 	bic.w	r2, r2, #8
 8003908:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800390e:	223f      	movs	r2, #63	@ 0x3f
 8003910:	409a      	lsls	r2, r3
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800392a:	2b00      	cmp	r3, #0
 800392c:	d07e      	beq.n	8003a2c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	4798      	blx	r3
        }
        return;
 8003936:	e079      	b.n	8003a2c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d01d      	beq.n	8003982 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10d      	bne.n	8003970 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003958:	2b00      	cmp	r3, #0
 800395a:	d031      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	4798      	blx	r3
 8003964:	e02c      	b.n	80039c0 <HAL_DMA_IRQHandler+0x2a0>
 8003966:	bf00      	nop
 8003968:	20000008 	.word	0x20000008
 800396c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003974:	2b00      	cmp	r3, #0
 8003976:	d023      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	4798      	blx	r3
 8003980:	e01e      	b.n	80039c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10f      	bne.n	80039b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f022 0210 	bic.w	r2, r2, #16
 800399e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d003      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d032      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d022      	beq.n	8003a1a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2205      	movs	r2, #5
 80039d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f022 0201 	bic.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	3301      	adds	r3, #1
 80039f0:	60bb      	str	r3, [r7, #8]
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d307      	bcc.n	8003a08 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f2      	bne.n	80039ec <HAL_DMA_IRQHandler+0x2cc>
 8003a06:	e000      	b.n	8003a0a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a08:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d005      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	4798      	blx	r3
 8003a2a:	e000      	b.n	8003a2e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a2c:	bf00      	nop
    }
  }
}
 8003a2e:	3718      	adds	r7, #24
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
 8003a40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	683a      	ldr	r2, [r7, #0]
 8003a58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	2b40      	cmp	r3, #64	@ 0x40
 8003a60:	d108      	bne.n	8003a74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a72:	e007      	b.n	8003a84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	60da      	str	r2, [r3, #12]
}
 8003a84:	bf00      	nop
 8003a86:	3714      	adds	r7, #20
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	3b10      	subs	r3, #16
 8003aa0:	4a14      	ldr	r2, [pc, #80]	@ (8003af4 <DMA_CalcBaseAndBitshift+0x64>)
 8003aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa6:	091b      	lsrs	r3, r3, #4
 8003aa8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003aaa:	4a13      	ldr	r2, [pc, #76]	@ (8003af8 <DMA_CalcBaseAndBitshift+0x68>)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4413      	add	r3, r2
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d909      	bls.n	8003ad2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ac6:	f023 0303 	bic.w	r3, r3, #3
 8003aca:	1d1a      	adds	r2, r3, #4
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ad0:	e007      	b.n	8003ae2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ada:	f023 0303 	bic.w	r3, r3, #3
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3714      	adds	r7, #20
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	aaaaaaab 	.word	0xaaaaaaab
 8003af8:	0800ba60 	.word	0x0800ba60

08003afc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b04:	2300      	movs	r3, #0
 8003b06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d11f      	bne.n	8003b56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d856      	bhi.n	8003bca <DMA_CheckFifoParam+0xce>
 8003b1c:	a201      	add	r2, pc, #4	@ (adr r2, 8003b24 <DMA_CheckFifoParam+0x28>)
 8003b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b22:	bf00      	nop
 8003b24:	08003b35 	.word	0x08003b35
 8003b28:	08003b47 	.word	0x08003b47
 8003b2c:	08003b35 	.word	0x08003b35
 8003b30:	08003bcb 	.word	0x08003bcb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d046      	beq.n	8003bce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b44:	e043      	b.n	8003bce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b4a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b4e:	d140      	bne.n	8003bd2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b54:	e03d      	b.n	8003bd2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b5e:	d121      	bne.n	8003ba4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2b03      	cmp	r3, #3
 8003b64:	d837      	bhi.n	8003bd6 <DMA_CheckFifoParam+0xda>
 8003b66:	a201      	add	r2, pc, #4	@ (adr r2, 8003b6c <DMA_CheckFifoParam+0x70>)
 8003b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b6c:	08003b7d 	.word	0x08003b7d
 8003b70:	08003b83 	.word	0x08003b83
 8003b74:	08003b7d 	.word	0x08003b7d
 8003b78:	08003b95 	.word	0x08003b95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b80:	e030      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d025      	beq.n	8003bda <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b92:	e022      	b.n	8003bda <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b9c:	d11f      	bne.n	8003bde <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ba2:	e01c      	b.n	8003bde <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d903      	bls.n	8003bb2 <DMA_CheckFifoParam+0xb6>
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d003      	beq.n	8003bb8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003bb0:	e018      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	73fb      	strb	r3, [r7, #15]
      break;
 8003bb6:	e015      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00e      	beq.n	8003be2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc8:	e00b      	b.n	8003be2 <DMA_CheckFifoParam+0xe6>
      break;
 8003bca:	bf00      	nop
 8003bcc:	e00a      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
      break;
 8003bce:	bf00      	nop
 8003bd0:	e008      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
      break;
 8003bd2:	bf00      	nop
 8003bd4:	e006      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
      break;
 8003bd6:	bf00      	nop
 8003bd8:	e004      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
      break;
 8003bda:	bf00      	nop
 8003bdc:	e002      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003bde:	bf00      	nop
 8003be0:	e000      	b.n	8003be4 <DMA_CheckFifoParam+0xe8>
      break;
 8003be2:	bf00      	nop
    }
  } 
  
  return status; 
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop

08003bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b089      	sub	sp, #36	@ 0x24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	61fb      	str	r3, [r7, #28]
 8003c0e:	e159      	b.n	8003ec4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c10:	2201      	movs	r2, #1
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	4013      	ands	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	f040 8148 	bne.w	8003ebe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f003 0303 	and.w	r3, r3, #3
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d005      	beq.n	8003c46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d130      	bne.n	8003ca8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	2203      	movs	r2, #3
 8003c52:	fa02 f303 	lsl.w	r3, r2, r3
 8003c56:	43db      	mvns	r3, r3
 8003c58:	69ba      	ldr	r2, [r7, #24]
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	68da      	ldr	r2, [r3, #12]
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	69ba      	ldr	r2, [r7, #24]
 8003c74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	43db      	mvns	r3, r3
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	091b      	lsrs	r3, r3, #4
 8003c92:	f003 0201 	and.w	r2, r3, #1
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f003 0303 	and.w	r3, r3, #3
 8003cb0:	2b03      	cmp	r3, #3
 8003cb2:	d017      	beq.n	8003ce4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	2203      	movs	r2, #3
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	005b      	lsls	r3, r3, #1
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	69ba      	ldr	r2, [r7, #24]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d123      	bne.n	8003d38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	08da      	lsrs	r2, r3, #3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	3208      	adds	r2, #8
 8003cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	220f      	movs	r2, #15
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	4013      	ands	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f003 0307 	and.w	r3, r3, #7
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	08da      	lsrs	r2, r3, #3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3208      	adds	r2, #8
 8003d32:	69b9      	ldr	r1, [r7, #24]
 8003d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	2203      	movs	r2, #3
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 0203 	and.w	r2, r3, #3
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	f000 80a2 	beq.w	8003ebe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60fb      	str	r3, [r7, #12]
 8003d7e:	4b57      	ldr	r3, [pc, #348]	@ (8003edc <HAL_GPIO_Init+0x2e8>)
 8003d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d82:	4a56      	ldr	r2, [pc, #344]	@ (8003edc <HAL_GPIO_Init+0x2e8>)
 8003d84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d8a:	4b54      	ldr	r3, [pc, #336]	@ (8003edc <HAL_GPIO_Init+0x2e8>)
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d96:	4a52      	ldr	r2, [pc, #328]	@ (8003ee0 <HAL_GPIO_Init+0x2ec>)
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	089b      	lsrs	r3, r3, #2
 8003d9c:	3302      	adds	r3, #2
 8003d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f003 0303 	and.w	r3, r3, #3
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	220f      	movs	r2, #15
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	43db      	mvns	r3, r3
 8003db4:	69ba      	ldr	r2, [r7, #24]
 8003db6:	4013      	ands	r3, r2
 8003db8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a49      	ldr	r2, [pc, #292]	@ (8003ee4 <HAL_GPIO_Init+0x2f0>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d019      	beq.n	8003df6 <HAL_GPIO_Init+0x202>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a48      	ldr	r2, [pc, #288]	@ (8003ee8 <HAL_GPIO_Init+0x2f4>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d013      	beq.n	8003df2 <HAL_GPIO_Init+0x1fe>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a47      	ldr	r2, [pc, #284]	@ (8003eec <HAL_GPIO_Init+0x2f8>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d00d      	beq.n	8003dee <HAL_GPIO_Init+0x1fa>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a46      	ldr	r2, [pc, #280]	@ (8003ef0 <HAL_GPIO_Init+0x2fc>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d007      	beq.n	8003dea <HAL_GPIO_Init+0x1f6>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a45      	ldr	r2, [pc, #276]	@ (8003ef4 <HAL_GPIO_Init+0x300>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d101      	bne.n	8003de6 <HAL_GPIO_Init+0x1f2>
 8003de2:	2304      	movs	r3, #4
 8003de4:	e008      	b.n	8003df8 <HAL_GPIO_Init+0x204>
 8003de6:	2307      	movs	r3, #7
 8003de8:	e006      	b.n	8003df8 <HAL_GPIO_Init+0x204>
 8003dea:	2303      	movs	r3, #3
 8003dec:	e004      	b.n	8003df8 <HAL_GPIO_Init+0x204>
 8003dee:	2302      	movs	r3, #2
 8003df0:	e002      	b.n	8003df8 <HAL_GPIO_Init+0x204>
 8003df2:	2301      	movs	r3, #1
 8003df4:	e000      	b.n	8003df8 <HAL_GPIO_Init+0x204>
 8003df6:	2300      	movs	r3, #0
 8003df8:	69fa      	ldr	r2, [r7, #28]
 8003dfa:	f002 0203 	and.w	r2, r2, #3
 8003dfe:	0092      	lsls	r2, r2, #2
 8003e00:	4093      	lsls	r3, r2
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e08:	4935      	ldr	r1, [pc, #212]	@ (8003ee0 <HAL_GPIO_Init+0x2ec>)
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	089b      	lsrs	r3, r3, #2
 8003e0e:	3302      	adds	r3, #2
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e16:	4b38      	ldr	r3, [pc, #224]	@ (8003ef8 <HAL_GPIO_Init+0x304>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	43db      	mvns	r3, r3
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4013      	ands	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8003ef8 <HAL_GPIO_Init+0x304>)
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e40:	4b2d      	ldr	r3, [pc, #180]	@ (8003ef8 <HAL_GPIO_Init+0x304>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e64:	4a24      	ldr	r2, [pc, #144]	@ (8003ef8 <HAL_GPIO_Init+0x304>)
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e6a:	4b23      	ldr	r3, [pc, #140]	@ (8003ef8 <HAL_GPIO_Init+0x304>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	43db      	mvns	r3, r3
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	4013      	ands	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e8e:	4a1a      	ldr	r2, [pc, #104]	@ (8003ef8 <HAL_GPIO_Init+0x304>)
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e94:	4b18      	ldr	r3, [pc, #96]	@ (8003ef8 <HAL_GPIO_Init+0x304>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	43db      	mvns	r3, r3
 8003e9e:	69ba      	ldr	r2, [r7, #24]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8003ef8 <HAL_GPIO_Init+0x304>)
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	61fb      	str	r3, [r7, #28]
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	2b0f      	cmp	r3, #15
 8003ec8:	f67f aea2 	bls.w	8003c10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ecc:	bf00      	nop
 8003ece:	bf00      	nop
 8003ed0:	3724      	adds	r7, #36	@ 0x24
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	40013800 	.word	0x40013800
 8003ee4:	40020000 	.word	0x40020000
 8003ee8:	40020400 	.word	0x40020400
 8003eec:	40020800 	.word	0x40020800
 8003ef0:	40020c00 	.word	0x40020c00
 8003ef4:	40021000 	.word	0x40021000
 8003ef8:	40013c00 	.word	0x40013c00

08003efc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	460b      	mov	r3, r1
 8003f06:	807b      	strh	r3, [r7, #2]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f0c:	787b      	ldrb	r3, [r7, #1]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f12:	887a      	ldrh	r2, [r7, #2]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f18:	e003      	b.n	8003f22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f1a:	887b      	ldrh	r3, [r7, #2]
 8003f1c:	041a      	lsls	r2, r3, #16
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	619a      	str	r2, [r3, #24]
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
	...

08003f30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e267      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d075      	beq.n	800403a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f4e:	4b88      	ldr	r3, [pc, #544]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 030c 	and.w	r3, r3, #12
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d00c      	beq.n	8003f74 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f5a:	4b85      	ldr	r3, [pc, #532]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f62:	2b08      	cmp	r3, #8
 8003f64:	d112      	bne.n	8003f8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f66:	4b82      	ldr	r3, [pc, #520]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f72:	d10b      	bne.n	8003f8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f74:	4b7e      	ldr	r3, [pc, #504]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d05b      	beq.n	8004038 <HAL_RCC_OscConfig+0x108>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d157      	bne.n	8004038 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e242      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f94:	d106      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x74>
 8003f96:	4b76      	ldr	r3, [pc, #472]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a75      	ldr	r2, [pc, #468]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	e01d      	b.n	8003fe0 <HAL_RCC_OscConfig+0xb0>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fac:	d10c      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x98>
 8003fae:	4b70      	ldr	r3, [pc, #448]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a6f      	ldr	r2, [pc, #444]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	4b6d      	ldr	r3, [pc, #436]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a6c      	ldr	r2, [pc, #432]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e00b      	b.n	8003fe0 <HAL_RCC_OscConfig+0xb0>
 8003fc8:	4b69      	ldr	r3, [pc, #420]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a68      	ldr	r2, [pc, #416]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	4b66      	ldr	r3, [pc, #408]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a65      	ldr	r2, [pc, #404]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d013      	beq.n	8004010 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe8:	f7ff f8e4 	bl	80031b4 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ff0:	f7ff f8e0 	bl	80031b4 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b64      	cmp	r3, #100	@ 0x64
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e207      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004002:	4b5b      	ldr	r3, [pc, #364]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0f0      	beq.n	8003ff0 <HAL_RCC_OscConfig+0xc0>
 800400e:	e014      	b.n	800403a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004010:	f7ff f8d0 	bl	80031b4 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004018:	f7ff f8cc 	bl	80031b4 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b64      	cmp	r3, #100	@ 0x64
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e1f3      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800402a:	4b51      	ldr	r3, [pc, #324]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f0      	bne.n	8004018 <HAL_RCC_OscConfig+0xe8>
 8004036:	e000      	b.n	800403a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d063      	beq.n	800410e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004046:	4b4a      	ldr	r3, [pc, #296]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f003 030c 	and.w	r3, r3, #12
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00b      	beq.n	800406a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004052:	4b47      	ldr	r3, [pc, #284]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800405a:	2b08      	cmp	r3, #8
 800405c:	d11c      	bne.n	8004098 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800405e:	4b44      	ldr	r3, [pc, #272]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d116      	bne.n	8004098 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800406a:	4b41      	ldr	r3, [pc, #260]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d005      	beq.n	8004082 <HAL_RCC_OscConfig+0x152>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d001      	beq.n	8004082 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e1c7      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004082:	4b3b      	ldr	r3, [pc, #236]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	4937      	ldr	r1, [pc, #220]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004092:	4313      	orrs	r3, r2
 8004094:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004096:	e03a      	b.n	800410e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d020      	beq.n	80040e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040a0:	4b34      	ldr	r3, [pc, #208]	@ (8004174 <HAL_RCC_OscConfig+0x244>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a6:	f7ff f885 	bl	80031b4 <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ae:	f7ff f881 	bl	80031b4 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e1a8      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0f0      	beq.n	80040ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040cc:	4b28      	ldr	r3, [pc, #160]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	00db      	lsls	r3, r3, #3
 80040da:	4925      	ldr	r1, [pc, #148]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	600b      	str	r3, [r1, #0]
 80040e0:	e015      	b.n	800410e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040e2:	4b24      	ldr	r3, [pc, #144]	@ (8004174 <HAL_RCC_OscConfig+0x244>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e8:	f7ff f864 	bl	80031b4 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f0:	f7ff f860 	bl	80031b4 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e187      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004102:	4b1b      	ldr	r3, [pc, #108]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f0      	bne.n	80040f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0308 	and.w	r3, r3, #8
 8004116:	2b00      	cmp	r3, #0
 8004118:	d036      	beq.n	8004188 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d016      	beq.n	8004150 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004122:	4b15      	ldr	r3, [pc, #84]	@ (8004178 <HAL_RCC_OscConfig+0x248>)
 8004124:	2201      	movs	r2, #1
 8004126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004128:	f7ff f844 	bl	80031b4 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004130:	f7ff f840 	bl	80031b4 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e167      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004142:	4b0b      	ldr	r3, [pc, #44]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d0f0      	beq.n	8004130 <HAL_RCC_OscConfig+0x200>
 800414e:	e01b      	b.n	8004188 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004150:	4b09      	ldr	r3, [pc, #36]	@ (8004178 <HAL_RCC_OscConfig+0x248>)
 8004152:	2200      	movs	r2, #0
 8004154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004156:	f7ff f82d 	bl	80031b4 <HAL_GetTick>
 800415a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800415c:	e00e      	b.n	800417c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800415e:	f7ff f829 	bl	80031b4 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d907      	bls.n	800417c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e150      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
 8004170:	40023800 	.word	0x40023800
 8004174:	42470000 	.word	0x42470000
 8004178:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800417c:	4b88      	ldr	r3, [pc, #544]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800417e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1ea      	bne.n	800415e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 8097 	beq.w	80042c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004196:	2300      	movs	r3, #0
 8004198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800419a:	4b81      	ldr	r3, [pc, #516]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10f      	bne.n	80041c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041a6:	2300      	movs	r3, #0
 80041a8:	60bb      	str	r3, [r7, #8]
 80041aa:	4b7d      	ldr	r3, [pc, #500]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80041ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ae:	4a7c      	ldr	r2, [pc, #496]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80041b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80041b6:	4b7a      	ldr	r3, [pc, #488]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80041b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041be:	60bb      	str	r3, [r7, #8]
 80041c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041c2:	2301      	movs	r3, #1
 80041c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c6:	4b77      	ldr	r3, [pc, #476]	@ (80043a4 <HAL_RCC_OscConfig+0x474>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d118      	bne.n	8004204 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041d2:	4b74      	ldr	r3, [pc, #464]	@ (80043a4 <HAL_RCC_OscConfig+0x474>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a73      	ldr	r2, [pc, #460]	@ (80043a4 <HAL_RCC_OscConfig+0x474>)
 80041d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041de:	f7fe ffe9 	bl	80031b4 <HAL_GetTick>
 80041e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e4:	e008      	b.n	80041f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041e6:	f7fe ffe5 	bl	80031b4 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d901      	bls.n	80041f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e10c      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f8:	4b6a      	ldr	r3, [pc, #424]	@ (80043a4 <HAL_RCC_OscConfig+0x474>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004200:	2b00      	cmp	r3, #0
 8004202:	d0f0      	beq.n	80041e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d106      	bne.n	800421a <HAL_RCC_OscConfig+0x2ea>
 800420c:	4b64      	ldr	r3, [pc, #400]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800420e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004210:	4a63      	ldr	r2, [pc, #396]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004212:	f043 0301 	orr.w	r3, r3, #1
 8004216:	6713      	str	r3, [r2, #112]	@ 0x70
 8004218:	e01c      	b.n	8004254 <HAL_RCC_OscConfig+0x324>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	2b05      	cmp	r3, #5
 8004220:	d10c      	bne.n	800423c <HAL_RCC_OscConfig+0x30c>
 8004222:	4b5f      	ldr	r3, [pc, #380]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004226:	4a5e      	ldr	r2, [pc, #376]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004228:	f043 0304 	orr.w	r3, r3, #4
 800422c:	6713      	str	r3, [r2, #112]	@ 0x70
 800422e:	4b5c      	ldr	r3, [pc, #368]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004232:	4a5b      	ldr	r2, [pc, #364]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004234:	f043 0301 	orr.w	r3, r3, #1
 8004238:	6713      	str	r3, [r2, #112]	@ 0x70
 800423a:	e00b      	b.n	8004254 <HAL_RCC_OscConfig+0x324>
 800423c:	4b58      	ldr	r3, [pc, #352]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800423e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004240:	4a57      	ldr	r2, [pc, #348]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004242:	f023 0301 	bic.w	r3, r3, #1
 8004246:	6713      	str	r3, [r2, #112]	@ 0x70
 8004248:	4b55      	ldr	r3, [pc, #340]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800424a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424c:	4a54      	ldr	r2, [pc, #336]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800424e:	f023 0304 	bic.w	r3, r3, #4
 8004252:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d015      	beq.n	8004288 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425c:	f7fe ffaa 	bl	80031b4 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004262:	e00a      	b.n	800427a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004264:	f7fe ffa6 	bl	80031b4 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004272:	4293      	cmp	r3, r2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e0cb      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427a:	4b49      	ldr	r3, [pc, #292]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800427c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d0ee      	beq.n	8004264 <HAL_RCC_OscConfig+0x334>
 8004286:	e014      	b.n	80042b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004288:	f7fe ff94 	bl	80031b4 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800428e:	e00a      	b.n	80042a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004290:	f7fe ff90 	bl	80031b4 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800429e:	4293      	cmp	r3, r2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e0b5      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042a6:	4b3e      	ldr	r3, [pc, #248]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80042a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1ee      	bne.n	8004290 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042b2:	7dfb      	ldrb	r3, [r7, #23]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d105      	bne.n	80042c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042b8:	4b39      	ldr	r3, [pc, #228]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80042ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042bc:	4a38      	ldr	r2, [pc, #224]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80042be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 80a1 	beq.w	8004410 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042ce:	4b34      	ldr	r3, [pc, #208]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 030c 	and.w	r3, r3, #12
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d05c      	beq.n	8004394 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d141      	bne.n	8004366 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042e2:	4b31      	ldr	r3, [pc, #196]	@ (80043a8 <HAL_RCC_OscConfig+0x478>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e8:	f7fe ff64 	bl	80031b4 <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042f0:	f7fe ff60 	bl	80031b4 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e087      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004302:	4b27      	ldr	r3, [pc, #156]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1f0      	bne.n	80042f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69da      	ldr	r2, [r3, #28]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	019b      	lsls	r3, r3, #6
 800431e:	431a      	orrs	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004324:	085b      	lsrs	r3, r3, #1
 8004326:	3b01      	subs	r3, #1
 8004328:	041b      	lsls	r3, r3, #16
 800432a:	431a      	orrs	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004330:	061b      	lsls	r3, r3, #24
 8004332:	491b      	ldr	r1, [pc, #108]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004334:	4313      	orrs	r3, r2
 8004336:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004338:	4b1b      	ldr	r3, [pc, #108]	@ (80043a8 <HAL_RCC_OscConfig+0x478>)
 800433a:	2201      	movs	r2, #1
 800433c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433e:	f7fe ff39 	bl	80031b4 <HAL_GetTick>
 8004342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004344:	e008      	b.n	8004358 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004346:	f7fe ff35 	bl	80031b4 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e05c      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004358:	4b11      	ldr	r3, [pc, #68]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d0f0      	beq.n	8004346 <HAL_RCC_OscConfig+0x416>
 8004364:	e054      	b.n	8004410 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004366:	4b10      	ldr	r3, [pc, #64]	@ (80043a8 <HAL_RCC_OscConfig+0x478>)
 8004368:	2200      	movs	r2, #0
 800436a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800436c:	f7fe ff22 	bl	80031b4 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004374:	f7fe ff1e 	bl	80031b4 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b02      	cmp	r3, #2
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e045      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004386:	4b06      	ldr	r3, [pc, #24]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1f0      	bne.n	8004374 <HAL_RCC_OscConfig+0x444>
 8004392:	e03d      	b.n	8004410 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d107      	bne.n	80043ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e038      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40007000 	.word	0x40007000
 80043a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043ac:	4b1b      	ldr	r3, [pc, #108]	@ (800441c <HAL_RCC_OscConfig+0x4ec>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d028      	beq.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d121      	bne.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d11a      	bne.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043dc:	4013      	ands	r3, r2
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d111      	bne.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f2:	085b      	lsrs	r3, r3, #1
 80043f4:	3b01      	subs	r3, #1
 80043f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d107      	bne.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004406:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004408:	429a      	cmp	r2, r3
 800440a:	d001      	beq.n	8004410 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e000      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3718      	adds	r7, #24
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40023800 	.word	0x40023800

08004420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0cc      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004434:	4b68      	ldr	r3, [pc, #416]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d90c      	bls.n	800445c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004442:	4b65      	ldr	r3, [pc, #404]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800444a:	4b63      	ldr	r3, [pc, #396]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d001      	beq.n	800445c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0b8      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d020      	beq.n	80044aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0304 	and.w	r3, r3, #4
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004474:	4b59      	ldr	r3, [pc, #356]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	4a58      	ldr	r2, [pc, #352]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 800447a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800447e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0308 	and.w	r3, r3, #8
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800448c:	4b53      	ldr	r3, [pc, #332]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	4a52      	ldr	r2, [pc, #328]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004492:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004496:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004498:	4b50      	ldr	r3, [pc, #320]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	494d      	ldr	r1, [pc, #308]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d044      	beq.n	8004540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d107      	bne.n	80044ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044be:	4b47      	ldr	r3, [pc, #284]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d119      	bne.n	80044fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e07f      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d003      	beq.n	80044de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044da:	2b03      	cmp	r3, #3
 80044dc:	d107      	bne.n	80044ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044de:	4b3f      	ldr	r3, [pc, #252]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d109      	bne.n	80044fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e06f      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ee:	4b3b      	ldr	r3, [pc, #236]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e067      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044fe:	4b37      	ldr	r3, [pc, #220]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f023 0203 	bic.w	r2, r3, #3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	4934      	ldr	r1, [pc, #208]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 800450c:	4313      	orrs	r3, r2
 800450e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004510:	f7fe fe50 	bl	80031b4 <HAL_GetTick>
 8004514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004516:	e00a      	b.n	800452e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004518:	f7fe fe4c 	bl	80031b4 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004526:	4293      	cmp	r3, r2
 8004528:	d901      	bls.n	800452e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e04f      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800452e:	4b2b      	ldr	r3, [pc, #172]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 020c 	and.w	r2, r3, #12
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	429a      	cmp	r2, r3
 800453e:	d1eb      	bne.n	8004518 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004540:	4b25      	ldr	r3, [pc, #148]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0307 	and.w	r3, r3, #7
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	429a      	cmp	r2, r3
 800454c:	d20c      	bcs.n	8004568 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800454e:	4b22      	ldr	r3, [pc, #136]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004556:	4b20      	ldr	r3, [pc, #128]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	429a      	cmp	r2, r3
 8004562:	d001      	beq.n	8004568 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e032      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d008      	beq.n	8004586 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004574:	4b19      	ldr	r3, [pc, #100]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	4916      	ldr	r1, [pc, #88]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	4313      	orrs	r3, r2
 8004584:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d009      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004592:	4b12      	ldr	r3, [pc, #72]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	490e      	ldr	r1, [pc, #56]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045a6:	f000 f821 	bl	80045ec <HAL_RCC_GetSysClockFreq>
 80045aa:	4602      	mov	r2, r0
 80045ac:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	091b      	lsrs	r3, r3, #4
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	490a      	ldr	r1, [pc, #40]	@ (80045e0 <HAL_RCC_ClockConfig+0x1c0>)
 80045b8:	5ccb      	ldrb	r3, [r1, r3]
 80045ba:	fa22 f303 	lsr.w	r3, r2, r3
 80045be:	4a09      	ldr	r2, [pc, #36]	@ (80045e4 <HAL_RCC_ClockConfig+0x1c4>)
 80045c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80045c2:	4b09      	ldr	r3, [pc, #36]	@ (80045e8 <HAL_RCC_ClockConfig+0x1c8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7fe fdb0 	bl	800312c <HAL_InitTick>

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	40023c00 	.word	0x40023c00
 80045dc:	40023800 	.word	0x40023800
 80045e0:	0800ba48 	.word	0x0800ba48
 80045e4:	20000008 	.word	0x20000008
 80045e8:	2000000c 	.word	0x2000000c

080045ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045f0:	b090      	sub	sp, #64	@ 0x40
 80045f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80045f4:	2300      	movs	r3, #0
 80045f6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80045fc:	2300      	movs	r3, #0
 80045fe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004604:	4b59      	ldr	r3, [pc, #356]	@ (800476c <HAL_RCC_GetSysClockFreq+0x180>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f003 030c 	and.w	r3, r3, #12
 800460c:	2b08      	cmp	r3, #8
 800460e:	d00d      	beq.n	800462c <HAL_RCC_GetSysClockFreq+0x40>
 8004610:	2b08      	cmp	r3, #8
 8004612:	f200 80a1 	bhi.w	8004758 <HAL_RCC_GetSysClockFreq+0x16c>
 8004616:	2b00      	cmp	r3, #0
 8004618:	d002      	beq.n	8004620 <HAL_RCC_GetSysClockFreq+0x34>
 800461a:	2b04      	cmp	r3, #4
 800461c:	d003      	beq.n	8004626 <HAL_RCC_GetSysClockFreq+0x3a>
 800461e:	e09b      	b.n	8004758 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004620:	4b53      	ldr	r3, [pc, #332]	@ (8004770 <HAL_RCC_GetSysClockFreq+0x184>)
 8004622:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004624:	e09b      	b.n	800475e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004626:	4b53      	ldr	r3, [pc, #332]	@ (8004774 <HAL_RCC_GetSysClockFreq+0x188>)
 8004628:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800462a:	e098      	b.n	800475e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800462c:	4b4f      	ldr	r3, [pc, #316]	@ (800476c <HAL_RCC_GetSysClockFreq+0x180>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004634:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004636:	4b4d      	ldr	r3, [pc, #308]	@ (800476c <HAL_RCC_GetSysClockFreq+0x180>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d028      	beq.n	8004694 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004642:	4b4a      	ldr	r3, [pc, #296]	@ (800476c <HAL_RCC_GetSysClockFreq+0x180>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	099b      	lsrs	r3, r3, #6
 8004648:	2200      	movs	r2, #0
 800464a:	623b      	str	r3, [r7, #32]
 800464c:	627a      	str	r2, [r7, #36]	@ 0x24
 800464e:	6a3b      	ldr	r3, [r7, #32]
 8004650:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004654:	2100      	movs	r1, #0
 8004656:	4b47      	ldr	r3, [pc, #284]	@ (8004774 <HAL_RCC_GetSysClockFreq+0x188>)
 8004658:	fb03 f201 	mul.w	r2, r3, r1
 800465c:	2300      	movs	r3, #0
 800465e:	fb00 f303 	mul.w	r3, r0, r3
 8004662:	4413      	add	r3, r2
 8004664:	4a43      	ldr	r2, [pc, #268]	@ (8004774 <HAL_RCC_GetSysClockFreq+0x188>)
 8004666:	fba0 1202 	umull	r1, r2, r0, r2
 800466a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800466c:	460a      	mov	r2, r1
 800466e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004670:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004672:	4413      	add	r3, r2
 8004674:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004678:	2200      	movs	r2, #0
 800467a:	61bb      	str	r3, [r7, #24]
 800467c:	61fa      	str	r2, [r7, #28]
 800467e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004682:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004686:	f7fc fb17 	bl	8000cb8 <__aeabi_uldivmod>
 800468a:	4602      	mov	r2, r0
 800468c:	460b      	mov	r3, r1
 800468e:	4613      	mov	r3, r2
 8004690:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004692:	e053      	b.n	800473c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004694:	4b35      	ldr	r3, [pc, #212]	@ (800476c <HAL_RCC_GetSysClockFreq+0x180>)
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	099b      	lsrs	r3, r3, #6
 800469a:	2200      	movs	r2, #0
 800469c:	613b      	str	r3, [r7, #16]
 800469e:	617a      	str	r2, [r7, #20]
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80046a6:	f04f 0b00 	mov.w	fp, #0
 80046aa:	4652      	mov	r2, sl
 80046ac:	465b      	mov	r3, fp
 80046ae:	f04f 0000 	mov.w	r0, #0
 80046b2:	f04f 0100 	mov.w	r1, #0
 80046b6:	0159      	lsls	r1, r3, #5
 80046b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046bc:	0150      	lsls	r0, r2, #5
 80046be:	4602      	mov	r2, r0
 80046c0:	460b      	mov	r3, r1
 80046c2:	ebb2 080a 	subs.w	r8, r2, sl
 80046c6:	eb63 090b 	sbc.w	r9, r3, fp
 80046ca:	f04f 0200 	mov.w	r2, #0
 80046ce:	f04f 0300 	mov.w	r3, #0
 80046d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80046d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80046da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80046de:	ebb2 0408 	subs.w	r4, r2, r8
 80046e2:	eb63 0509 	sbc.w	r5, r3, r9
 80046e6:	f04f 0200 	mov.w	r2, #0
 80046ea:	f04f 0300 	mov.w	r3, #0
 80046ee:	00eb      	lsls	r3, r5, #3
 80046f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046f4:	00e2      	lsls	r2, r4, #3
 80046f6:	4614      	mov	r4, r2
 80046f8:	461d      	mov	r5, r3
 80046fa:	eb14 030a 	adds.w	r3, r4, sl
 80046fe:	603b      	str	r3, [r7, #0]
 8004700:	eb45 030b 	adc.w	r3, r5, fp
 8004704:	607b      	str	r3, [r7, #4]
 8004706:	f04f 0200 	mov.w	r2, #0
 800470a:	f04f 0300 	mov.w	r3, #0
 800470e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004712:	4629      	mov	r1, r5
 8004714:	028b      	lsls	r3, r1, #10
 8004716:	4621      	mov	r1, r4
 8004718:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800471c:	4621      	mov	r1, r4
 800471e:	028a      	lsls	r2, r1, #10
 8004720:	4610      	mov	r0, r2
 8004722:	4619      	mov	r1, r3
 8004724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004726:	2200      	movs	r2, #0
 8004728:	60bb      	str	r3, [r7, #8]
 800472a:	60fa      	str	r2, [r7, #12]
 800472c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004730:	f7fc fac2 	bl	8000cb8 <__aeabi_uldivmod>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	4613      	mov	r3, r2
 800473a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800473c:	4b0b      	ldr	r3, [pc, #44]	@ (800476c <HAL_RCC_GetSysClockFreq+0x180>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	0c1b      	lsrs	r3, r3, #16
 8004742:	f003 0303 	and.w	r3, r3, #3
 8004746:	3301      	adds	r3, #1
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800474c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800474e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004750:	fbb2 f3f3 	udiv	r3, r2, r3
 8004754:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004756:	e002      	b.n	800475e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004758:	4b05      	ldr	r3, [pc, #20]	@ (8004770 <HAL_RCC_GetSysClockFreq+0x184>)
 800475a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800475c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800475e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004760:	4618      	mov	r0, r3
 8004762:	3740      	adds	r7, #64	@ 0x40
 8004764:	46bd      	mov	sp, r7
 8004766:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800476a:	bf00      	nop
 800476c:	40023800 	.word	0x40023800
 8004770:	00f42400 	.word	0x00f42400
 8004774:	017d7840 	.word	0x017d7840

08004778 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800477c:	4b03      	ldr	r3, [pc, #12]	@ (800478c <HAL_RCC_GetHCLKFreq+0x14>)
 800477e:	681b      	ldr	r3, [r3, #0]
}
 8004780:	4618      	mov	r0, r3
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	20000008 	.word	0x20000008

08004790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004794:	f7ff fff0 	bl	8004778 <HAL_RCC_GetHCLKFreq>
 8004798:	4602      	mov	r2, r0
 800479a:	4b05      	ldr	r3, [pc, #20]	@ (80047b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	0a9b      	lsrs	r3, r3, #10
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	4903      	ldr	r1, [pc, #12]	@ (80047b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047a6:	5ccb      	ldrb	r3, [r1, r3]
 80047a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40023800 	.word	0x40023800
 80047b4:	0800ba58 	.word	0x0800ba58

080047b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047bc:	f7ff ffdc 	bl	8004778 <HAL_RCC_GetHCLKFreq>
 80047c0:	4602      	mov	r2, r0
 80047c2:	4b05      	ldr	r3, [pc, #20]	@ (80047d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	0b5b      	lsrs	r3, r3, #13
 80047c8:	f003 0307 	and.w	r3, r3, #7
 80047cc:	4903      	ldr	r1, [pc, #12]	@ (80047dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ce:	5ccb      	ldrb	r3, [r1, r3]
 80047d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40023800 	.word	0x40023800
 80047dc:	0800ba58 	.word	0x0800ba58

080047e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e041      	b.n	8004876 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d106      	bne.n	800480c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f7fe f904 	bl	8002a14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2202      	movs	r2, #2
 8004810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	3304      	adds	r3, #4
 800481c:	4619      	mov	r1, r3
 800481e:	4610      	mov	r0, r2
 8004820:	f000 fac0 	bl	8004da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3708      	adds	r7, #8
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}

0800487e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800487e:	b580      	push	{r7, lr}
 8004880:	b082      	sub	sp, #8
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e041      	b.n	8004914 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004896:	b2db      	uxtb	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d106      	bne.n	80048aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 f839 	bl	800491c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2202      	movs	r2, #2
 80048ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	3304      	adds	r3, #4
 80048ba:	4619      	mov	r1, r3
 80048bc:	4610      	mov	r0, r2
 80048be:	f000 fa71 	bl	8004da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3708      	adds	r7, #8
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004924:	bf00      	nop
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d109      	bne.n	8004954 <HAL_TIM_PWM_Start+0x24>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b01      	cmp	r3, #1
 800494a:	bf14      	ite	ne
 800494c:	2301      	movne	r3, #1
 800494e:	2300      	moveq	r3, #0
 8004950:	b2db      	uxtb	r3, r3
 8004952:	e022      	b.n	800499a <HAL_TIM_PWM_Start+0x6a>
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	2b04      	cmp	r3, #4
 8004958:	d109      	bne.n	800496e <HAL_TIM_PWM_Start+0x3e>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b01      	cmp	r3, #1
 8004964:	bf14      	ite	ne
 8004966:	2301      	movne	r3, #1
 8004968:	2300      	moveq	r3, #0
 800496a:	b2db      	uxtb	r3, r3
 800496c:	e015      	b.n	800499a <HAL_TIM_PWM_Start+0x6a>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b08      	cmp	r3, #8
 8004972:	d109      	bne.n	8004988 <HAL_TIM_PWM_Start+0x58>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800497a:	b2db      	uxtb	r3, r3
 800497c:	2b01      	cmp	r3, #1
 800497e:	bf14      	ite	ne
 8004980:	2301      	movne	r3, #1
 8004982:	2300      	moveq	r3, #0
 8004984:	b2db      	uxtb	r3, r3
 8004986:	e008      	b.n	800499a <HAL_TIM_PWM_Start+0x6a>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800498e:	b2db      	uxtb	r3, r3
 8004990:	2b01      	cmp	r3, #1
 8004992:	bf14      	ite	ne
 8004994:	2301      	movne	r3, #1
 8004996:	2300      	moveq	r3, #0
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e068      	b.n	8004a74 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d104      	bne.n	80049b2 <HAL_TIM_PWM_Start+0x82>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049b0:	e013      	b.n	80049da <HAL_TIM_PWM_Start+0xaa>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d104      	bne.n	80049c2 <HAL_TIM_PWM_Start+0x92>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049c0:	e00b      	b.n	80049da <HAL_TIM_PWM_Start+0xaa>
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b08      	cmp	r3, #8
 80049c6:	d104      	bne.n	80049d2 <HAL_TIM_PWM_Start+0xa2>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2202      	movs	r2, #2
 80049cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049d0:	e003      	b.n	80049da <HAL_TIM_PWM_Start+0xaa>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2202      	movs	r2, #2
 80049d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2201      	movs	r2, #1
 80049e0:	6839      	ldr	r1, [r7, #0]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fc8a 	bl	80052fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a23      	ldr	r2, [pc, #140]	@ (8004a7c <HAL_TIM_PWM_Start+0x14c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d107      	bne.n	8004a02 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a1d      	ldr	r2, [pc, #116]	@ (8004a7c <HAL_TIM_PWM_Start+0x14c>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d018      	beq.n	8004a3e <HAL_TIM_PWM_Start+0x10e>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a14:	d013      	beq.n	8004a3e <HAL_TIM_PWM_Start+0x10e>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a19      	ldr	r2, [pc, #100]	@ (8004a80 <HAL_TIM_PWM_Start+0x150>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d00e      	beq.n	8004a3e <HAL_TIM_PWM_Start+0x10e>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a17      	ldr	r2, [pc, #92]	@ (8004a84 <HAL_TIM_PWM_Start+0x154>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d009      	beq.n	8004a3e <HAL_TIM_PWM_Start+0x10e>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a16      	ldr	r2, [pc, #88]	@ (8004a88 <HAL_TIM_PWM_Start+0x158>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d004      	beq.n	8004a3e <HAL_TIM_PWM_Start+0x10e>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a14      	ldr	r2, [pc, #80]	@ (8004a8c <HAL_TIM_PWM_Start+0x15c>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d111      	bne.n	8004a62 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f003 0307 	and.w	r3, r3, #7
 8004a48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2b06      	cmp	r3, #6
 8004a4e:	d010      	beq.n	8004a72 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0201 	orr.w	r2, r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a60:	e007      	b.n	8004a72 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f042 0201 	orr.w	r2, r2, #1
 8004a70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800
 8004a88:	40000c00 	.word	0x40000c00
 8004a8c:	40014000 	.word	0x40014000

08004a90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d101      	bne.n	8004aae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004aaa:	2302      	movs	r3, #2
 8004aac:	e0ae      	b.n	8004c0c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b0c      	cmp	r3, #12
 8004aba:	f200 809f 	bhi.w	8004bfc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004abe:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac4:	08004af9 	.word	0x08004af9
 8004ac8:	08004bfd 	.word	0x08004bfd
 8004acc:	08004bfd 	.word	0x08004bfd
 8004ad0:	08004bfd 	.word	0x08004bfd
 8004ad4:	08004b39 	.word	0x08004b39
 8004ad8:	08004bfd 	.word	0x08004bfd
 8004adc:	08004bfd 	.word	0x08004bfd
 8004ae0:	08004bfd 	.word	0x08004bfd
 8004ae4:	08004b7b 	.word	0x08004b7b
 8004ae8:	08004bfd 	.word	0x08004bfd
 8004aec:	08004bfd 	.word	0x08004bfd
 8004af0:	08004bfd 	.word	0x08004bfd
 8004af4:	08004bbb 	.word	0x08004bbb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68b9      	ldr	r1, [r7, #8]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 f9d6 	bl	8004eb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	699a      	ldr	r2, [r3, #24]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0208 	orr.w	r2, r2, #8
 8004b12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	699a      	ldr	r2, [r3, #24]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f022 0204 	bic.w	r2, r2, #4
 8004b22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6999      	ldr	r1, [r3, #24]
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	691a      	ldr	r2, [r3, #16]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	619a      	str	r2, [r3, #24]
      break;
 8004b36:	e064      	b.n	8004c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 fa1c 	bl	8004f7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	699a      	ldr	r2, [r3, #24]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699a      	ldr	r2, [r3, #24]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6999      	ldr	r1, [r3, #24]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	021a      	lsls	r2, r3, #8
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	430a      	orrs	r2, r1
 8004b76:	619a      	str	r2, [r3, #24]
      break;
 8004b78:	e043      	b.n	8004c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68b9      	ldr	r1, [r7, #8]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f000 fa67 	bl	8005054 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	69da      	ldr	r2, [r3, #28]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f042 0208 	orr.w	r2, r2, #8
 8004b94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	69da      	ldr	r2, [r3, #28]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 0204 	bic.w	r2, r2, #4
 8004ba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	69d9      	ldr	r1, [r3, #28]
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	691a      	ldr	r2, [r3, #16]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	61da      	str	r2, [r3, #28]
      break;
 8004bb8:	e023      	b.n	8004c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68b9      	ldr	r1, [r7, #8]
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f000 fab1 	bl	8005128 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	69da      	ldr	r2, [r3, #28]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	69da      	ldr	r2, [r3, #28]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004be4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69d9      	ldr	r1, [r3, #28]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	021a      	lsls	r2, r3, #8
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	61da      	str	r2, [r3, #28]
      break;
 8004bfa:	e002      	b.n	8004c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	75fb      	strb	r3, [r7, #23]
      break;
 8004c00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d101      	bne.n	8004c30 <HAL_TIM_ConfigClockSource+0x1c>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e0b4      	b.n	8004d9a <HAL_TIM_ConfigClockSource+0x186>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c68:	d03e      	beq.n	8004ce8 <HAL_TIM_ConfigClockSource+0xd4>
 8004c6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c6e:	f200 8087 	bhi.w	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
 8004c72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c76:	f000 8086 	beq.w	8004d86 <HAL_TIM_ConfigClockSource+0x172>
 8004c7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c7e:	d87f      	bhi.n	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
 8004c80:	2b70      	cmp	r3, #112	@ 0x70
 8004c82:	d01a      	beq.n	8004cba <HAL_TIM_ConfigClockSource+0xa6>
 8004c84:	2b70      	cmp	r3, #112	@ 0x70
 8004c86:	d87b      	bhi.n	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
 8004c88:	2b60      	cmp	r3, #96	@ 0x60
 8004c8a:	d050      	beq.n	8004d2e <HAL_TIM_ConfigClockSource+0x11a>
 8004c8c:	2b60      	cmp	r3, #96	@ 0x60
 8004c8e:	d877      	bhi.n	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
 8004c90:	2b50      	cmp	r3, #80	@ 0x50
 8004c92:	d03c      	beq.n	8004d0e <HAL_TIM_ConfigClockSource+0xfa>
 8004c94:	2b50      	cmp	r3, #80	@ 0x50
 8004c96:	d873      	bhi.n	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
 8004c98:	2b40      	cmp	r3, #64	@ 0x40
 8004c9a:	d058      	beq.n	8004d4e <HAL_TIM_ConfigClockSource+0x13a>
 8004c9c:	2b40      	cmp	r3, #64	@ 0x40
 8004c9e:	d86f      	bhi.n	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca0:	2b30      	cmp	r3, #48	@ 0x30
 8004ca2:	d064      	beq.n	8004d6e <HAL_TIM_ConfigClockSource+0x15a>
 8004ca4:	2b30      	cmp	r3, #48	@ 0x30
 8004ca6:	d86b      	bhi.n	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca8:	2b20      	cmp	r3, #32
 8004caa:	d060      	beq.n	8004d6e <HAL_TIM_ConfigClockSource+0x15a>
 8004cac:	2b20      	cmp	r3, #32
 8004cae:	d867      	bhi.n	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d05c      	beq.n	8004d6e <HAL_TIM_ConfigClockSource+0x15a>
 8004cb4:	2b10      	cmp	r3, #16
 8004cb6:	d05a      	beq.n	8004d6e <HAL_TIM_ConfigClockSource+0x15a>
 8004cb8:	e062      	b.n	8004d80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cca:	f000 faf7 	bl	80052bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	609a      	str	r2, [r3, #8]
      break;
 8004ce6:	e04f      	b.n	8004d88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cf8:	f000 fae0 	bl	80052bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689a      	ldr	r2, [r3, #8]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d0a:	609a      	str	r2, [r3, #8]
      break;
 8004d0c:	e03c      	b.n	8004d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	f000 fa54 	bl	80051c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2150      	movs	r1, #80	@ 0x50
 8004d26:	4618      	mov	r0, r3
 8004d28:	f000 faad 	bl	8005286 <TIM_ITRx_SetConfig>
      break;
 8004d2c:	e02c      	b.n	8004d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	f000 fa73 	bl	8005226 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2160      	movs	r1, #96	@ 0x60
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 fa9d 	bl	8005286 <TIM_ITRx_SetConfig>
      break;
 8004d4c:	e01c      	b.n	8004d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	f000 fa34 	bl	80051c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2140      	movs	r1, #64	@ 0x40
 8004d66:	4618      	mov	r0, r3
 8004d68:	f000 fa8d 	bl	8005286 <TIM_ITRx_SetConfig>
      break;
 8004d6c:	e00c      	b.n	8004d88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4619      	mov	r1, r3
 8004d78:	4610      	mov	r0, r2
 8004d7a:	f000 fa84 	bl	8005286 <TIM_ITRx_SetConfig>
      break;
 8004d7e:	e003      	b.n	8004d88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	73fb      	strb	r3, [r7, #15]
      break;
 8004d84:	e000      	b.n	8004d88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
	...

08004da4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a37      	ldr	r2, [pc, #220]	@ (8004e94 <TIM_Base_SetConfig+0xf0>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d00f      	beq.n	8004ddc <TIM_Base_SetConfig+0x38>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dc2:	d00b      	beq.n	8004ddc <TIM_Base_SetConfig+0x38>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a34      	ldr	r2, [pc, #208]	@ (8004e98 <TIM_Base_SetConfig+0xf4>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d007      	beq.n	8004ddc <TIM_Base_SetConfig+0x38>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a33      	ldr	r2, [pc, #204]	@ (8004e9c <TIM_Base_SetConfig+0xf8>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d003      	beq.n	8004ddc <TIM_Base_SetConfig+0x38>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a32      	ldr	r2, [pc, #200]	@ (8004ea0 <TIM_Base_SetConfig+0xfc>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d108      	bne.n	8004dee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004de2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a28      	ldr	r2, [pc, #160]	@ (8004e94 <TIM_Base_SetConfig+0xf0>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d01b      	beq.n	8004e2e <TIM_Base_SetConfig+0x8a>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dfc:	d017      	beq.n	8004e2e <TIM_Base_SetConfig+0x8a>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a25      	ldr	r2, [pc, #148]	@ (8004e98 <TIM_Base_SetConfig+0xf4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d013      	beq.n	8004e2e <TIM_Base_SetConfig+0x8a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a24      	ldr	r2, [pc, #144]	@ (8004e9c <TIM_Base_SetConfig+0xf8>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d00f      	beq.n	8004e2e <TIM_Base_SetConfig+0x8a>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a23      	ldr	r2, [pc, #140]	@ (8004ea0 <TIM_Base_SetConfig+0xfc>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d00b      	beq.n	8004e2e <TIM_Base_SetConfig+0x8a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a22      	ldr	r2, [pc, #136]	@ (8004ea4 <TIM_Base_SetConfig+0x100>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d007      	beq.n	8004e2e <TIM_Base_SetConfig+0x8a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a21      	ldr	r2, [pc, #132]	@ (8004ea8 <TIM_Base_SetConfig+0x104>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d003      	beq.n	8004e2e <TIM_Base_SetConfig+0x8a>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a20      	ldr	r2, [pc, #128]	@ (8004eac <TIM_Base_SetConfig+0x108>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d108      	bne.n	8004e40 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	689a      	ldr	r2, [r3, #8]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a0c      	ldr	r2, [pc, #48]	@ (8004e94 <TIM_Base_SetConfig+0xf0>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d103      	bne.n	8004e6e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	691a      	ldr	r2, [r3, #16]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f043 0204 	orr.w	r2, r3, #4
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	601a      	str	r2, [r3, #0]
}
 8004e86:	bf00      	nop
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	40010000 	.word	0x40010000
 8004e98:	40000400 	.word	0x40000400
 8004e9c:	40000800 	.word	0x40000800
 8004ea0:	40000c00 	.word	0x40000c00
 8004ea4:	40014000 	.word	0x40014000
 8004ea8:	40014400 	.word	0x40014400
 8004eac:	40014800 	.word	0x40014800

08004eb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b087      	sub	sp, #28
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
 8004ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a1b      	ldr	r3, [r3, #32]
 8004ec4:	f023 0201 	bic.w	r2, r3, #1
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f023 0303 	bic.w	r3, r3, #3
 8004ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f023 0302 	bic.w	r3, r3, #2
 8004ef8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a1c      	ldr	r2, [pc, #112]	@ (8004f78 <TIM_OC1_SetConfig+0xc8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d10c      	bne.n	8004f26 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f023 0308 	bic.w	r3, r3, #8
 8004f12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f023 0304 	bic.w	r3, r3, #4
 8004f24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a13      	ldr	r2, [pc, #76]	@ (8004f78 <TIM_OC1_SetConfig+0xc8>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d111      	bne.n	8004f52 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	621a      	str	r2, [r3, #32]
}
 8004f6c:	bf00      	nop
 8004f6e:	371c      	adds	r7, #28
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr
 8004f78:	40010000 	.word	0x40010000

08004f7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b087      	sub	sp, #28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	f023 0210 	bic.w	r2, r3, #16
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	021b      	lsls	r3, r3, #8
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f023 0320 	bic.w	r3, r3, #32
 8004fc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8005050 <TIM_OC2_SetConfig+0xd4>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d10d      	bne.n	8004ff8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fe2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	011b      	lsls	r3, r3, #4
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ff6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a15      	ldr	r2, [pc, #84]	@ (8005050 <TIM_OC2_SetConfig+0xd4>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d113      	bne.n	8005028 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005006:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800500e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	4313      	orrs	r3, r2
 800501a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4313      	orrs	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	693a      	ldr	r2, [r7, #16]
 800502c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	621a      	str	r2, [r3, #32]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	40010000 	.word	0x40010000

08005054 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005054:	b480      	push	{r7}
 8005056:	b087      	sub	sp, #28
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	69db      	ldr	r3, [r3, #28]
 800507a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f023 0303 	bic.w	r3, r3, #3
 800508a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800509c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	021b      	lsls	r3, r3, #8
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a1d      	ldr	r2, [pc, #116]	@ (8005124 <TIM_OC3_SetConfig+0xd0>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d10d      	bne.n	80050ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	021b      	lsls	r3, r3, #8
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a14      	ldr	r2, [pc, #80]	@ (8005124 <TIM_OC3_SetConfig+0xd0>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d113      	bne.n	80050fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	695b      	ldr	r3, [r3, #20]
 80050ea:	011b      	lsls	r3, r3, #4
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	011b      	lsls	r3, r3, #4
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	621a      	str	r2, [r3, #32]
}
 8005118:	bf00      	nop
 800511a:	371c      	adds	r7, #28
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr
 8005124:	40010000 	.word	0x40010000

08005128 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	69db      	ldr	r3, [r3, #28]
 800514e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800515e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	021b      	lsls	r3, r3, #8
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	4313      	orrs	r3, r2
 800516a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005172:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	031b      	lsls	r3, r3, #12
 800517a:	693a      	ldr	r2, [r7, #16]
 800517c:	4313      	orrs	r3, r2
 800517e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a10      	ldr	r2, [pc, #64]	@ (80051c4 <TIM_OC4_SetConfig+0x9c>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d109      	bne.n	800519c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800518e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	019b      	lsls	r3, r3, #6
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	4313      	orrs	r3, r2
 800519a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	697a      	ldr	r2, [r7, #20]
 80051a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	621a      	str	r2, [r3, #32]
}
 80051b6:	bf00      	nop
 80051b8:	371c      	adds	r7, #28
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40010000 	.word	0x40010000

080051c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b087      	sub	sp, #28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	f023 0201 	bic.w	r2, r3, #1
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f023 030a 	bic.w	r3, r3, #10
 8005204:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	4313      	orrs	r3, r2
 800520c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	621a      	str	r2, [r3, #32]
}
 800521a:	bf00      	nop
 800521c:	371c      	adds	r7, #28
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr

08005226 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005226:	b480      	push	{r7}
 8005228:	b087      	sub	sp, #28
 800522a:	af00      	add	r7, sp, #0
 800522c:	60f8      	str	r0, [r7, #12]
 800522e:	60b9      	str	r1, [r7, #8]
 8005230:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a1b      	ldr	r3, [r3, #32]
 800523c:	f023 0210 	bic.w	r2, r3, #16
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005250:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	031b      	lsls	r3, r3, #12
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005262:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	621a      	str	r2, [r3, #32]
}
 800527a:	bf00      	nop
 800527c:	371c      	adds	r7, #28
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005286:	b480      	push	{r7}
 8005288:	b085      	sub	sp, #20
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
 800528e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800529c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	f043 0307 	orr.w	r3, r3, #7
 80052a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	609a      	str	r2, [r3, #8]
}
 80052b0:	bf00      	nop
 80052b2:	3714      	adds	r7, #20
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
 80052c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	021a      	lsls	r2, r3, #8
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	431a      	orrs	r2, r3
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	609a      	str	r2, [r3, #8]
}
 80052f0:	bf00      	nop
 80052f2:	371c      	adds	r7, #28
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b087      	sub	sp, #28
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 031f 	and.w	r3, r3, #31
 800530e:	2201      	movs	r2, #1
 8005310:	fa02 f303 	lsl.w	r3, r2, r3
 8005314:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6a1a      	ldr	r2, [r3, #32]
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	43db      	mvns	r3, r3
 800531e:	401a      	ands	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6a1a      	ldr	r2, [r3, #32]
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	f003 031f 	and.w	r3, r3, #31
 800532e:	6879      	ldr	r1, [r7, #4]
 8005330:	fa01 f303 	lsl.w	r3, r1, r3
 8005334:	431a      	orrs	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	621a      	str	r2, [r3, #32]
}
 800533a:	bf00      	nop
 800533c:	371c      	adds	r7, #28
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
	...

08005348 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800535c:	2302      	movs	r3, #2
 800535e:	e050      	b.n	8005402 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005386:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	4313      	orrs	r3, r2
 8005390:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a1c      	ldr	r2, [pc, #112]	@ (8005410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d018      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ac:	d013      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a18      	ldr	r2, [pc, #96]	@ (8005414 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d00e      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a16      	ldr	r2, [pc, #88]	@ (8005418 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d009      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a15      	ldr	r2, [pc, #84]	@ (800541c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d004      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a13      	ldr	r2, [pc, #76]	@ (8005420 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d10c      	bne.n	80053f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68ba      	ldr	r2, [r7, #8]
 80053ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	40010000 	.word	0x40010000
 8005414:	40000400 	.word	0x40000400
 8005418:	40000800 	.word	0x40000800
 800541c:	40000c00 	.word	0x40000c00
 8005420:	40014000 	.word	0x40014000

08005424 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d101      	bne.n	8005436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e042      	b.n	80054bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fd fd68 	bl	8002f20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2224      	movs	r2, #36	@ 0x24
 8005454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	68da      	ldr	r2, [r3, #12]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005466:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 ff6d 	bl	8006348 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	691a      	ldr	r2, [r3, #16]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800547c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	695a      	ldr	r2, [r3, #20]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800548c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68da      	ldr	r2, [r3, #12]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800549c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2220      	movs	r2, #32
 80054a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2220      	movs	r2, #32
 80054b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b08c      	sub	sp, #48	@ 0x30
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	4613      	mov	r3, r2
 80054d0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b20      	cmp	r3, #32
 80054dc:	d162      	bne.n	80055a4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <HAL_UART_Transmit_DMA+0x26>
 80054e4:	88fb      	ldrh	r3, [r7, #6]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d101      	bne.n	80054ee <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e05b      	b.n	80055a6 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	88fa      	ldrh	r2, [r7, #6]
 80054f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	88fa      	ldrh	r2, [r7, #6]
 80054fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2221      	movs	r2, #33	@ 0x21
 800550a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005512:	4a27      	ldr	r2, [pc, #156]	@ (80055b0 <HAL_UART_Transmit_DMA+0xec>)
 8005514:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800551a:	4a26      	ldr	r2, [pc, #152]	@ (80055b4 <HAL_UART_Transmit_DMA+0xf0>)
 800551c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005522:	4a25      	ldr	r2, [pc, #148]	@ (80055b8 <HAL_UART_Transmit_DMA+0xf4>)
 8005524:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800552a:	2200      	movs	r2, #0
 800552c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800552e:	f107 0308 	add.w	r3, r7, #8
 8005532:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800553a:	6819      	ldr	r1, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	3304      	adds	r3, #4
 8005542:	461a      	mov	r2, r3
 8005544:	88fb      	ldrh	r3, [r7, #6]
 8005546:	f7fe f801 	bl	800354c <HAL_DMA_Start_IT>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2210      	movs	r2, #16
 8005554:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2220      	movs	r2, #32
 800555a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e021      	b.n	80055a6 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800556a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	3314      	adds	r3, #20
 8005572:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	e853 3f00 	ldrex	r3, [r3]
 800557a:	617b      	str	r3, [r7, #20]
   return(result);
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005582:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	3314      	adds	r3, #20
 800558a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800558c:	627a      	str	r2, [r7, #36]	@ 0x24
 800558e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6a39      	ldr	r1, [r7, #32]
 8005592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	61fb      	str	r3, [r7, #28]
   return(result);
 800559a:	69fb      	ldr	r3, [r7, #28]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e5      	bne.n	800556c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80055a0:	2300      	movs	r3, #0
 80055a2:	e000      	b.n	80055a6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80055a4:	2302      	movs	r3, #2
  }
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3730      	adds	r7, #48	@ 0x30
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	08005bc5 	.word	0x08005bc5
 80055b4:	08005c5f 	.word	0x08005c5f
 80055b8:	08005de3 	.word	0x08005de3

080055bc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	4613      	mov	r3, r2
 80055c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b20      	cmp	r3, #32
 80055d4:	d112      	bne.n	80055fc <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d002      	beq.n	80055e2 <HAL_UART_Receive_DMA+0x26>
 80055dc:	88fb      	ldrh	r3, [r7, #6]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e00b      	b.n	80055fe <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80055ec:	88fb      	ldrh	r3, [r7, #6]
 80055ee:	461a      	mov	r2, r3
 80055f0:	68b9      	ldr	r1, [r7, #8]
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 fc40 	bl	8005e78 <UART_Start_Receive_DMA>
 80055f8:	4603      	mov	r3, r0
 80055fa:	e000      	b.n	80055fe <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80055fc:	2302      	movs	r3, #2
  }
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3710      	adds	r7, #16
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
	...

08005608 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b0ba      	sub	sp, #232	@ 0xe8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800562e:	2300      	movs	r3, #0
 8005630:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005634:	2300      	movs	r3, #0
 8005636:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800563a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800563e:	f003 030f 	and.w	r3, r3, #15
 8005642:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005646:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800564a:	2b00      	cmp	r3, #0
 800564c:	d10f      	bne.n	800566e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800564e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005652:	f003 0320 	and.w	r3, r3, #32
 8005656:	2b00      	cmp	r3, #0
 8005658:	d009      	beq.n	800566e <HAL_UART_IRQHandler+0x66>
 800565a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800565e:	f003 0320 	and.w	r3, r3, #32
 8005662:	2b00      	cmp	r3, #0
 8005664:	d003      	beq.n	800566e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 fdb0 	bl	80061cc <UART_Receive_IT>
      return;
 800566c:	e273      	b.n	8005b56 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800566e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005672:	2b00      	cmp	r3, #0
 8005674:	f000 80de 	beq.w	8005834 <HAL_UART_IRQHandler+0x22c>
 8005678:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800567c:	f003 0301 	and.w	r3, r3, #1
 8005680:	2b00      	cmp	r3, #0
 8005682:	d106      	bne.n	8005692 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005688:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800568c:	2b00      	cmp	r3, #0
 800568e:	f000 80d1 	beq.w	8005834 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00b      	beq.n	80056b6 <HAL_UART_IRQHandler+0xae>
 800569e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d005      	beq.n	80056b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ae:	f043 0201 	orr.w	r2, r3, #1
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80056b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ba:	f003 0304 	and.w	r3, r3, #4
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00b      	beq.n	80056da <HAL_UART_IRQHandler+0xd2>
 80056c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d005      	beq.n	80056da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d2:	f043 0202 	orr.w	r2, r3, #2
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80056da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056de:	f003 0302 	and.w	r3, r3, #2
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00b      	beq.n	80056fe <HAL_UART_IRQHandler+0xf6>
 80056e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d005      	beq.n	80056fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f6:	f043 0204 	orr.w	r2, r3, #4
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80056fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005702:	f003 0308 	and.w	r3, r3, #8
 8005706:	2b00      	cmp	r3, #0
 8005708:	d011      	beq.n	800572e <HAL_UART_IRQHandler+0x126>
 800570a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800570e:	f003 0320 	and.w	r3, r3, #32
 8005712:	2b00      	cmp	r3, #0
 8005714:	d105      	bne.n	8005722 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b00      	cmp	r3, #0
 8005720:	d005      	beq.n	800572e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005726:	f043 0208 	orr.w	r2, r3, #8
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005732:	2b00      	cmp	r3, #0
 8005734:	f000 820a 	beq.w	8005b4c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005738:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800573c:	f003 0320 	and.w	r3, r3, #32
 8005740:	2b00      	cmp	r3, #0
 8005742:	d008      	beq.n	8005756 <HAL_UART_IRQHandler+0x14e>
 8005744:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005748:	f003 0320 	and.w	r3, r3, #32
 800574c:	2b00      	cmp	r3, #0
 800574e:	d002      	beq.n	8005756 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 fd3b 	bl	80061cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	695b      	ldr	r3, [r3, #20]
 800575c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005760:	2b40      	cmp	r3, #64	@ 0x40
 8005762:	bf0c      	ite	eq
 8005764:	2301      	moveq	r3, #1
 8005766:	2300      	movne	r3, #0
 8005768:	b2db      	uxtb	r3, r3
 800576a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005772:	f003 0308 	and.w	r3, r3, #8
 8005776:	2b00      	cmp	r3, #0
 8005778:	d103      	bne.n	8005782 <HAL_UART_IRQHandler+0x17a>
 800577a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800577e:	2b00      	cmp	r3, #0
 8005780:	d04f      	beq.n	8005822 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 fc46 	bl	8006014 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005792:	2b40      	cmp	r3, #64	@ 0x40
 8005794:	d141      	bne.n	800581a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	3314      	adds	r3, #20
 800579c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057a4:	e853 3f00 	ldrex	r3, [r3]
 80057a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80057ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	3314      	adds	r3, #20
 80057be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80057c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80057c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80057ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80057d2:	e841 2300 	strex	r3, r2, [r1]
 80057d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80057da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1d9      	bne.n	8005796 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d013      	beq.n	8005812 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ee:	4a8a      	ldr	r2, [pc, #552]	@ (8005a18 <HAL_UART_IRQHandler+0x410>)
 80057f0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7fd ff70 	bl	80036dc <HAL_DMA_Abort_IT>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d016      	beq.n	8005830 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800580c:	4610      	mov	r0, r2
 800580e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005810:	e00e      	b.n	8005830 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 f9c0 	bl	8005b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005818:	e00a      	b.n	8005830 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 f9bc 	bl	8005b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005820:	e006      	b.n	8005830 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f9b8 	bl	8005b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800582e:	e18d      	b.n	8005b4c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005830:	bf00      	nop
    return;
 8005832:	e18b      	b.n	8005b4c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005838:	2b01      	cmp	r3, #1
 800583a:	f040 8167 	bne.w	8005b0c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800583e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005842:	f003 0310 	and.w	r3, r3, #16
 8005846:	2b00      	cmp	r3, #0
 8005848:	f000 8160 	beq.w	8005b0c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800584c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005850:	f003 0310 	and.w	r3, r3, #16
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 8159 	beq.w	8005b0c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800585a:	2300      	movs	r3, #0
 800585c:	60bb      	str	r3, [r7, #8]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	60bb      	str	r3, [r7, #8]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	60bb      	str	r3, [r7, #8]
 800586e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587a:	2b40      	cmp	r3, #64	@ 0x40
 800587c:	f040 80ce 	bne.w	8005a1c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800588c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 80a9 	beq.w	80059e8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800589a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800589e:	429a      	cmp	r2, r3
 80058a0:	f080 80a2 	bcs.w	80059e8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b0:	69db      	ldr	r3, [r3, #28]
 80058b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058b6:	f000 8088 	beq.w	80059ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	330c      	adds	r3, #12
 80058c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80058c8:	e853 3f00 	ldrex	r3, [r3]
 80058cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80058d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	330c      	adds	r3, #12
 80058e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80058e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80058ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80058f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80058f6:	e841 2300 	strex	r3, r2, [r1]
 80058fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80058fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1d9      	bne.n	80058ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3314      	adds	r3, #20
 800590c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005910:	e853 3f00 	ldrex	r3, [r3]
 8005914:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005916:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005918:	f023 0301 	bic.w	r3, r3, #1
 800591c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	3314      	adds	r3, #20
 8005926:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800592a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800592e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005932:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800593c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e1      	bne.n	8005906 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3314      	adds	r3, #20
 8005948:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005952:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005954:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005958:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3314      	adds	r3, #20
 8005962:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005966:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005968:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800596c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800596e:	e841 2300 	strex	r3, r2, [r1]
 8005972:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005974:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1e3      	bne.n	8005942 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2220      	movs	r2, #32
 800597e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	330c      	adds	r3, #12
 800598e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005990:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005992:	e853 3f00 	ldrex	r3, [r3]
 8005996:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005998:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800599a:	f023 0310 	bic.w	r3, r3, #16
 800599e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	330c      	adds	r3, #12
 80059a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80059ac:	65ba      	str	r2, [r7, #88]	@ 0x58
 80059ae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80059b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059b4:	e841 2300 	strex	r3, r2, [r1]
 80059b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80059ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d1e3      	bne.n	8005988 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fd fe19 	bl	80035fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2202      	movs	r2, #2
 80059ce:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059d8:	b29b      	uxth	r3, r3
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	b29b      	uxth	r3, r3
 80059de:	4619      	mov	r1, r3
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 f8e3 	bl	8005bac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80059e6:	e0b3      	b.n	8005b50 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059f0:	429a      	cmp	r2, r3
 80059f2:	f040 80ad 	bne.w	8005b50 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a00:	f040 80a6 	bne.w	8005b50 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2202      	movs	r2, #2
 8005a08:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a0e:	4619      	mov	r1, r3
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 f8cb 	bl	8005bac <HAL_UARTEx_RxEventCallback>
      return;
 8005a16:	e09b      	b.n	8005b50 <HAL_UART_IRQHandler+0x548>
 8005a18:	080060db 	.word	0x080060db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 808e 	beq.w	8005b54 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005a38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f000 8089 	beq.w	8005b54 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	330c      	adds	r3, #12
 8005a48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	330c      	adds	r3, #12
 8005a62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005a66:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a6e:	e841 2300 	strex	r3, r2, [r1]
 8005a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1e3      	bne.n	8005a42 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	3314      	adds	r3, #20
 8005a80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a84:	e853 3f00 	ldrex	r3, [r3]
 8005a88:	623b      	str	r3, [r7, #32]
   return(result);
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	f023 0301 	bic.w	r3, r3, #1
 8005a90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	3314      	adds	r3, #20
 8005a9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005aa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aa6:	e841 2300 	strex	r3, r2, [r1]
 8005aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1e3      	bne.n	8005a7a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	330c      	adds	r3, #12
 8005ac6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	e853 3f00 	ldrex	r3, [r3]
 8005ace:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 0310 	bic.w	r3, r3, #16
 8005ad6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	330c      	adds	r3, #12
 8005ae0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005ae4:	61fa      	str	r2, [r7, #28]
 8005ae6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae8:	69b9      	ldr	r1, [r7, #24]
 8005aea:	69fa      	ldr	r2, [r7, #28]
 8005aec:	e841 2300 	strex	r3, r2, [r1]
 8005af0:	617b      	str	r3, [r7, #20]
   return(result);
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1e3      	bne.n	8005ac0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005afe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b02:	4619      	mov	r1, r3
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f851 	bl	8005bac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b0a:	e023      	b.n	8005b54 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d009      	beq.n	8005b2c <HAL_UART_IRQHandler+0x524>
 8005b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 fae9 	bl	80060fc <UART_Transmit_IT>
    return;
 8005b2a:	e014      	b.n	8005b56 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00e      	beq.n	8005b56 <HAL_UART_IRQHandler+0x54e>
 8005b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d008      	beq.n	8005b56 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 fb29 	bl	800619c <UART_EndTransmit_IT>
    return;
 8005b4a:	e004      	b.n	8005b56 <HAL_UART_IRQHandler+0x54e>
    return;
 8005b4c:	bf00      	nop
 8005b4e:	e002      	b.n	8005b56 <HAL_UART_IRQHandler+0x54e>
      return;
 8005b50:	bf00      	nop
 8005b52:	e000      	b.n	8005b56 <HAL_UART_IRQHandler+0x54e>
      return;
 8005b54:	bf00      	nop
  }
}
 8005b56:	37e8      	adds	r7, #232	@ 0xe8
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b083      	sub	sp, #12
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ba0:	bf00      	nop
 8005ba2:	370c      	adds	r7, #12
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b090      	sub	sp, #64	@ 0x40
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d137      	bne.n	8005c50 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005be2:	2200      	movs	r2, #0
 8005be4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3314      	adds	r3, #20
 8005bec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf0:	e853 3f00 	ldrex	r3, [r3]
 8005bf4:	623b      	str	r3, [r7, #32]
   return(result);
 8005bf6:	6a3b      	ldr	r3, [r7, #32]
 8005bf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	3314      	adds	r3, #20
 8005c04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c06:	633a      	str	r2, [r7, #48]	@ 0x30
 8005c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c0e:	e841 2300 	strex	r3, r2, [r1]
 8005c12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1e5      	bne.n	8005be6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	330c      	adds	r3, #12
 8005c20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	e853 3f00 	ldrex	r3, [r3]
 8005c28:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c30:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	330c      	adds	r3, #12
 8005c38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c3a:	61fa      	str	r2, [r7, #28]
 8005c3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3e:	69b9      	ldr	r1, [r7, #24]
 8005c40:	69fa      	ldr	r2, [r7, #28]
 8005c42:	e841 2300 	strex	r3, r2, [r1]
 8005c46:	617b      	str	r3, [r7, #20]
   return(result);
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1e5      	bne.n	8005c1a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005c4e:	e002      	b.n	8005c56 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005c50:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005c52:	f7fc fb5f 	bl	8002314 <HAL_UART_TxCpltCallback>
}
 8005c56:	bf00      	nop
 8005c58:	3740      	adds	r7, #64	@ 0x40
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b084      	sub	sp, #16
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c6a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f7ff ff75 	bl	8005b5c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b09c      	sub	sp, #112	@ 0x70
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c86:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d172      	bne.n	8005d7c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005c96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c98:	2200      	movs	r2, #0
 8005c9a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	330c      	adds	r3, #12
 8005ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ca6:	e853 3f00 	ldrex	r3, [r3]
 8005caa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005cac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cb2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005cb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	330c      	adds	r3, #12
 8005cba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005cbc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005cbe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005cc2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cc4:	e841 2300 	strex	r3, r2, [r1]
 8005cc8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e5      	bne.n	8005c9c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3314      	adds	r3, #20
 8005cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cda:	e853 3f00 	ldrex	r3, [r3]
 8005cde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ce2:	f023 0301 	bic.w	r3, r3, #1
 8005ce6:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ce8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	3314      	adds	r3, #20
 8005cee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005cf0:	647a      	str	r2, [r7, #68]	@ 0x44
 8005cf2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cf8:	e841 2300 	strex	r3, r2, [r1]
 8005cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d1e5      	bne.n	8005cd0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3314      	adds	r3, #20
 8005d0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0e:	e853 3f00 	ldrex	r3, [r3]
 8005d12:	623b      	str	r3, [r7, #32]
   return(result);
 8005d14:	6a3b      	ldr	r3, [r7, #32]
 8005d16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	3314      	adds	r3, #20
 8005d22:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005d24:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d2c:	e841 2300 	strex	r3, r2, [r1]
 8005d30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1e5      	bne.n	8005d04 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005d38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d3a:	2220      	movs	r2, #32
 8005d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d119      	bne.n	8005d7c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	330c      	adds	r3, #12
 8005d4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	e853 3f00 	ldrex	r3, [r3]
 8005d56:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f023 0310 	bic.w	r3, r3, #16
 8005d5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	330c      	adds	r3, #12
 8005d66:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005d68:	61fa      	str	r2, [r7, #28]
 8005d6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6c:	69b9      	ldr	r1, [r7, #24]
 8005d6e:	69fa      	ldr	r2, [r7, #28]
 8005d70:	e841 2300 	strex	r3, r2, [r1]
 8005d74:	617b      	str	r3, [r7, #20]
   return(result);
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1e5      	bne.n	8005d48 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d7e:	2200      	movs	r2, #0
 8005d80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d106      	bne.n	8005d98 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d8e:	4619      	mov	r1, r3
 8005d90:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005d92:	f7ff ff0b 	bl	8005bac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005d96:	e002      	b.n	8005d9e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005d98:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005d9a:	f7ff fee9 	bl	8005b70 <HAL_UART_RxCpltCallback>
}
 8005d9e:	bf00      	nop
 8005da0:	3770      	adds	r7, #112	@ 0x70
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b084      	sub	sp, #16
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2201      	movs	r2, #1
 8005db8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d108      	bne.n	8005dd4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005dc6:	085b      	lsrs	r3, r3, #1
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	4619      	mov	r1, r3
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f7ff feed 	bl	8005bac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005dd2:	e002      	b.n	8005dda <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005dd4:	68f8      	ldr	r0, [r7, #12]
 8005dd6:	f7ff fed5 	bl	8005b84 <HAL_UART_RxHalfCpltCallback>
}
 8005dda:	bf00      	nop
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b084      	sub	sp, #16
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005dea:	2300      	movs	r3, #0
 8005dec:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dfe:	2b80      	cmp	r3, #128	@ 0x80
 8005e00:	bf0c      	ite	eq
 8005e02:	2301      	moveq	r3, #1
 8005e04:	2300      	movne	r3, #0
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	2b21      	cmp	r3, #33	@ 0x21
 8005e14:	d108      	bne.n	8005e28 <UART_DMAError+0x46>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d005      	beq.n	8005e28 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005e22:	68b8      	ldr	r0, [r7, #8]
 8005e24:	f000 f8ce 	bl	8005fc4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e32:	2b40      	cmp	r3, #64	@ 0x40
 8005e34:	bf0c      	ite	eq
 8005e36:	2301      	moveq	r3, #1
 8005e38:	2300      	movne	r3, #0
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b22      	cmp	r3, #34	@ 0x22
 8005e48:	d108      	bne.n	8005e5c <UART_DMAError+0x7a>
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d005      	beq.n	8005e5c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2200      	movs	r2, #0
 8005e54:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005e56:	68b8      	ldr	r0, [r7, #8]
 8005e58:	f000 f8dc 	bl	8006014 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e60:	f043 0210 	orr.w	r2, r3, #16
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e68:	68b8      	ldr	r0, [r7, #8]
 8005e6a:	f7ff fe95 	bl	8005b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e6e:	bf00      	nop
 8005e70:	3710      	adds	r7, #16
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
	...

08005e78 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b098      	sub	sp, #96	@ 0x60
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	4613      	mov	r3, r2
 8005e84:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005e86:	68ba      	ldr	r2, [r7, #8]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	88fa      	ldrh	r2, [r7, #6]
 8005e90:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2222      	movs	r2, #34	@ 0x22
 8005e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea4:	4a44      	ldr	r2, [pc, #272]	@ (8005fb8 <UART_Start_Receive_DMA+0x140>)
 8005ea6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eac:	4a43      	ldr	r2, [pc, #268]	@ (8005fbc <UART_Start_Receive_DMA+0x144>)
 8005eae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eb4:	4a42      	ldr	r2, [pc, #264]	@ (8005fc0 <UART_Start_Receive_DMA+0x148>)
 8005eb6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005ec0:	f107 0308 	add.w	r3, r7, #8
 8005ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	3304      	adds	r3, #4
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	88fb      	ldrh	r3, [r7, #6]
 8005ed8:	f7fd fb38 	bl	800354c <HAL_DMA_Start_IT>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d008      	beq.n	8005ef4 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2210      	movs	r2, #16
 8005ee6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e05d      	b.n	8005fb0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	613b      	str	r3, [r7, #16]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	613b      	str	r3, [r7, #16]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	613b      	str	r3, [r7, #16]
 8005f08:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d019      	beq.n	8005f46 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	330c      	adds	r3, #12
 8005f18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f1c:	e853 3f00 	ldrex	r3, [r3]
 8005f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	330c      	adds	r3, #12
 8005f30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f32:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005f34:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f36:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005f38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f3a:	e841 2300 	strex	r3, r2, [r1]
 8005f3e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005f40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1e5      	bne.n	8005f12 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	3314      	adds	r3, #20
 8005f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f50:	e853 3f00 	ldrex	r3, [r3]
 8005f54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f58:	f043 0301 	orr.w	r3, r3, #1
 8005f5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	3314      	adds	r3, #20
 8005f64:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005f66:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005f68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005f6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005f6e:	e841 2300 	strex	r3, r2, [r1]
 8005f72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1e5      	bne.n	8005f46 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	3314      	adds	r3, #20
 8005f80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	617b      	str	r3, [r7, #20]
   return(result);
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f90:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	3314      	adds	r3, #20
 8005f98:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005f9a:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	6a39      	ldr	r1, [r7, #32]
 8005fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1e5      	bne.n	8005f7a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3760      	adds	r7, #96	@ 0x60
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	08005c7b 	.word	0x08005c7b
 8005fbc:	08005da7 	.word	0x08005da7
 8005fc0:	08005de3 	.word	0x08005de3

08005fc4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b089      	sub	sp, #36	@ 0x24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	330c      	adds	r3, #12
 8005fd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	e853 3f00 	ldrex	r3, [r3]
 8005fda:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005fe2:	61fb      	str	r3, [r7, #28]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	330c      	adds	r3, #12
 8005fea:	69fa      	ldr	r2, [r7, #28]
 8005fec:	61ba      	str	r2, [r7, #24]
 8005fee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff0:	6979      	ldr	r1, [r7, #20]
 8005ff2:	69ba      	ldr	r2, [r7, #24]
 8005ff4:	e841 2300 	strex	r3, r2, [r1]
 8005ff8:	613b      	str	r3, [r7, #16]
   return(result);
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1e5      	bne.n	8005fcc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006008:	bf00      	nop
 800600a:	3724      	adds	r7, #36	@ 0x24
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006014:	b480      	push	{r7}
 8006016:	b095      	sub	sp, #84	@ 0x54
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	330c      	adds	r3, #12
 8006022:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006026:	e853 3f00 	ldrex	r3, [r3]
 800602a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800602c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006032:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	330c      	adds	r3, #12
 800603a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800603c:	643a      	str	r2, [r7, #64]	@ 0x40
 800603e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006040:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006042:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006044:	e841 2300 	strex	r3, r2, [r1]
 8006048:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800604a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1e5      	bne.n	800601c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3314      	adds	r3, #20
 8006056:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006058:	6a3b      	ldr	r3, [r7, #32]
 800605a:	e853 3f00 	ldrex	r3, [r3]
 800605e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	f023 0301 	bic.w	r3, r3, #1
 8006066:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	3314      	adds	r3, #20
 800606e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006070:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006072:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006074:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006076:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006078:	e841 2300 	strex	r3, r2, [r1]
 800607c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1e5      	bne.n	8006050 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006088:	2b01      	cmp	r3, #1
 800608a:	d119      	bne.n	80060c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	330c      	adds	r3, #12
 8006092:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	e853 3f00 	ldrex	r3, [r3]
 800609a:	60bb      	str	r3, [r7, #8]
   return(result);
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f023 0310 	bic.w	r3, r3, #16
 80060a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	330c      	adds	r3, #12
 80060aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060ac:	61ba      	str	r2, [r7, #24]
 80060ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b0:	6979      	ldr	r1, [r7, #20]
 80060b2:	69ba      	ldr	r2, [r7, #24]
 80060b4:	e841 2300 	strex	r3, r2, [r1]
 80060b8:	613b      	str	r3, [r7, #16]
   return(result);
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d1e5      	bne.n	800608c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80060ce:	bf00      	nop
 80060d0:	3754      	adds	r7, #84	@ 0x54
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060da:	b580      	push	{r7, lr}
 80060dc:	b084      	sub	sp, #16
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	f7ff fd52 	bl	8005b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060f4:	bf00      	nop
 80060f6:	3710      	adds	r7, #16
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b21      	cmp	r3, #33	@ 0x21
 800610e:	d13e      	bne.n	800618e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006118:	d114      	bne.n	8006144 <UART_Transmit_IT+0x48>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d110      	bne.n	8006144 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	881b      	ldrh	r3, [r3, #0]
 800612c:	461a      	mov	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006136:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	1c9a      	adds	r2, r3, #2
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	621a      	str	r2, [r3, #32]
 8006142:	e008      	b.n	8006156 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	1c59      	adds	r1, r3, #1
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	6211      	str	r1, [r2, #32]
 800614e:	781a      	ldrb	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800615a:	b29b      	uxth	r3, r3
 800615c:	3b01      	subs	r3, #1
 800615e:	b29b      	uxth	r3, r3
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	4619      	mov	r1, r3
 8006164:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10f      	bne.n	800618a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006178:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68da      	ldr	r2, [r3, #12]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006188:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800618a:	2300      	movs	r3, #0
 800618c:	e000      	b.n	8006190 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800618e:	2302      	movs	r3, #2
  }
}
 8006190:	4618      	mov	r0, r3
 8006192:	3714      	adds	r7, #20
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b082      	sub	sp, #8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68da      	ldr	r2, [r3, #12]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2220      	movs	r2, #32
 80061b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f7fc f8a9 	bl	8002314 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3708      	adds	r7, #8
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b08c      	sub	sp, #48	@ 0x30
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80061d4:	2300      	movs	r3, #0
 80061d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80061d8:	2300      	movs	r3, #0
 80061da:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b22      	cmp	r3, #34	@ 0x22
 80061e6:	f040 80aa 	bne.w	800633e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061f2:	d115      	bne.n	8006220 <UART_Receive_IT+0x54>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d111      	bne.n	8006220 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006200:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	b29b      	uxth	r3, r3
 800620a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800620e:	b29a      	uxth	r2, r3
 8006210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006212:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006218:	1c9a      	adds	r2, r3, #2
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	629a      	str	r2, [r3, #40]	@ 0x28
 800621e:	e024      	b.n	800626a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006224:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800622e:	d007      	beq.n	8006240 <UART_Receive_IT+0x74>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10a      	bne.n	800624e <UART_Receive_IT+0x82>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d106      	bne.n	800624e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	b2da      	uxtb	r2, r3
 8006248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624a:	701a      	strb	r2, [r3, #0]
 800624c:	e008      	b.n	8006260 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	b2db      	uxtb	r3, r3
 8006256:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800625a:	b2da      	uxtb	r2, r3
 800625c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006264:	1c5a      	adds	r2, r3, #1
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800626e:	b29b      	uxth	r3, r3
 8006270:	3b01      	subs	r3, #1
 8006272:	b29b      	uxth	r3, r3
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	4619      	mov	r1, r3
 8006278:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800627a:	2b00      	cmp	r3, #0
 800627c:	d15d      	bne.n	800633a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68da      	ldr	r2, [r3, #12]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0220 	bic.w	r2, r2, #32
 800628c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68da      	ldr	r2, [r3, #12]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800629c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	695a      	ldr	r2, [r3, #20]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f022 0201 	bic.w	r2, r2, #1
 80062ac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2220      	movs	r2, #32
 80062b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d135      	bne.n	8006330 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	330c      	adds	r3, #12
 80062d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	e853 3f00 	ldrex	r3, [r3]
 80062d8:	613b      	str	r3, [r7, #16]
   return(result);
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	f023 0310 	bic.w	r3, r3, #16
 80062e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	330c      	adds	r3, #12
 80062e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ea:	623a      	str	r2, [r7, #32]
 80062ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ee:	69f9      	ldr	r1, [r7, #28]
 80062f0:	6a3a      	ldr	r2, [r7, #32]
 80062f2:	e841 2300 	strex	r3, r2, [r1]
 80062f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1e5      	bne.n	80062ca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 0310 	and.w	r3, r3, #16
 8006308:	2b10      	cmp	r3, #16
 800630a:	d10a      	bne.n	8006322 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800630c:	2300      	movs	r3, #0
 800630e:	60fb      	str	r3, [r7, #12]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	60fb      	str	r3, [r7, #12]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	60fb      	str	r3, [r7, #12]
 8006320:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006326:	4619      	mov	r1, r3
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7ff fc3f 	bl	8005bac <HAL_UARTEx_RxEventCallback>
 800632e:	e002      	b.n	8006336 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f7ff fc1d 	bl	8005b70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006336:	2300      	movs	r3, #0
 8006338:	e002      	b.n	8006340 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800633a:	2300      	movs	r3, #0
 800633c:	e000      	b.n	8006340 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800633e:	2302      	movs	r3, #2
  }
}
 8006340:	4618      	mov	r0, r3
 8006342:	3730      	adds	r7, #48	@ 0x30
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006348:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800634c:	b0c0      	sub	sp, #256	@ 0x100
 800634e:	af00      	add	r7, sp, #0
 8006350:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006364:	68d9      	ldr	r1, [r3, #12]
 8006366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	ea40 0301 	orr.w	r3, r0, r1
 8006370:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006376:	689a      	ldr	r2, [r3, #8]
 8006378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	431a      	orrs	r2, r3
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	431a      	orrs	r2, r3
 8006388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800638c:	69db      	ldr	r3, [r3, #28]
 800638e:	4313      	orrs	r3, r2
 8006390:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80063a0:	f021 010c 	bic.w	r1, r1, #12
 80063a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80063ae:	430b      	orrs	r3, r1
 80063b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80063b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80063be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063c2:	6999      	ldr	r1, [r3, #24]
 80063c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	ea40 0301 	orr.w	r3, r0, r1
 80063ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	4b8f      	ldr	r3, [pc, #572]	@ (8006614 <UART_SetConfig+0x2cc>)
 80063d8:	429a      	cmp	r2, r3
 80063da:	d005      	beq.n	80063e8 <UART_SetConfig+0xa0>
 80063dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	4b8d      	ldr	r3, [pc, #564]	@ (8006618 <UART_SetConfig+0x2d0>)
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d104      	bne.n	80063f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80063e8:	f7fe f9e6 	bl	80047b8 <HAL_RCC_GetPCLK2Freq>
 80063ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80063f0:	e003      	b.n	80063fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063f2:	f7fe f9cd 	bl	8004790 <HAL_RCC_GetPCLK1Freq>
 80063f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063fe:	69db      	ldr	r3, [r3, #28]
 8006400:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006404:	f040 810c 	bne.w	8006620 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006408:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800640c:	2200      	movs	r2, #0
 800640e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006412:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006416:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800641a:	4622      	mov	r2, r4
 800641c:	462b      	mov	r3, r5
 800641e:	1891      	adds	r1, r2, r2
 8006420:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006422:	415b      	adcs	r3, r3
 8006424:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006426:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800642a:	4621      	mov	r1, r4
 800642c:	eb12 0801 	adds.w	r8, r2, r1
 8006430:	4629      	mov	r1, r5
 8006432:	eb43 0901 	adc.w	r9, r3, r1
 8006436:	f04f 0200 	mov.w	r2, #0
 800643a:	f04f 0300 	mov.w	r3, #0
 800643e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006442:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006446:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800644a:	4690      	mov	r8, r2
 800644c:	4699      	mov	r9, r3
 800644e:	4623      	mov	r3, r4
 8006450:	eb18 0303 	adds.w	r3, r8, r3
 8006454:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006458:	462b      	mov	r3, r5
 800645a:	eb49 0303 	adc.w	r3, r9, r3
 800645e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800646e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006472:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006476:	460b      	mov	r3, r1
 8006478:	18db      	adds	r3, r3, r3
 800647a:	653b      	str	r3, [r7, #80]	@ 0x50
 800647c:	4613      	mov	r3, r2
 800647e:	eb42 0303 	adc.w	r3, r2, r3
 8006482:	657b      	str	r3, [r7, #84]	@ 0x54
 8006484:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006488:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800648c:	f7fa fc14 	bl	8000cb8 <__aeabi_uldivmod>
 8006490:	4602      	mov	r2, r0
 8006492:	460b      	mov	r3, r1
 8006494:	4b61      	ldr	r3, [pc, #388]	@ (800661c <UART_SetConfig+0x2d4>)
 8006496:	fba3 2302 	umull	r2, r3, r3, r2
 800649a:	095b      	lsrs	r3, r3, #5
 800649c:	011c      	lsls	r4, r3, #4
 800649e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064a2:	2200      	movs	r2, #0
 80064a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80064ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80064b0:	4642      	mov	r2, r8
 80064b2:	464b      	mov	r3, r9
 80064b4:	1891      	adds	r1, r2, r2
 80064b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80064b8:	415b      	adcs	r3, r3
 80064ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80064c0:	4641      	mov	r1, r8
 80064c2:	eb12 0a01 	adds.w	sl, r2, r1
 80064c6:	4649      	mov	r1, r9
 80064c8:	eb43 0b01 	adc.w	fp, r3, r1
 80064cc:	f04f 0200 	mov.w	r2, #0
 80064d0:	f04f 0300 	mov.w	r3, #0
 80064d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80064d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80064dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064e0:	4692      	mov	sl, r2
 80064e2:	469b      	mov	fp, r3
 80064e4:	4643      	mov	r3, r8
 80064e6:	eb1a 0303 	adds.w	r3, sl, r3
 80064ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80064ee:	464b      	mov	r3, r9
 80064f0:	eb4b 0303 	adc.w	r3, fp, r3
 80064f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80064f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006504:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006508:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800650c:	460b      	mov	r3, r1
 800650e:	18db      	adds	r3, r3, r3
 8006510:	643b      	str	r3, [r7, #64]	@ 0x40
 8006512:	4613      	mov	r3, r2
 8006514:	eb42 0303 	adc.w	r3, r2, r3
 8006518:	647b      	str	r3, [r7, #68]	@ 0x44
 800651a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800651e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006522:	f7fa fbc9 	bl	8000cb8 <__aeabi_uldivmod>
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	4611      	mov	r1, r2
 800652c:	4b3b      	ldr	r3, [pc, #236]	@ (800661c <UART_SetConfig+0x2d4>)
 800652e:	fba3 2301 	umull	r2, r3, r3, r1
 8006532:	095b      	lsrs	r3, r3, #5
 8006534:	2264      	movs	r2, #100	@ 0x64
 8006536:	fb02 f303 	mul.w	r3, r2, r3
 800653a:	1acb      	subs	r3, r1, r3
 800653c:	00db      	lsls	r3, r3, #3
 800653e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006542:	4b36      	ldr	r3, [pc, #216]	@ (800661c <UART_SetConfig+0x2d4>)
 8006544:	fba3 2302 	umull	r2, r3, r3, r2
 8006548:	095b      	lsrs	r3, r3, #5
 800654a:	005b      	lsls	r3, r3, #1
 800654c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006550:	441c      	add	r4, r3
 8006552:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006556:	2200      	movs	r2, #0
 8006558:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800655c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006560:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006564:	4642      	mov	r2, r8
 8006566:	464b      	mov	r3, r9
 8006568:	1891      	adds	r1, r2, r2
 800656a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800656c:	415b      	adcs	r3, r3
 800656e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006570:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006574:	4641      	mov	r1, r8
 8006576:	1851      	adds	r1, r2, r1
 8006578:	6339      	str	r1, [r7, #48]	@ 0x30
 800657a:	4649      	mov	r1, r9
 800657c:	414b      	adcs	r3, r1
 800657e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006580:	f04f 0200 	mov.w	r2, #0
 8006584:	f04f 0300 	mov.w	r3, #0
 8006588:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800658c:	4659      	mov	r1, fp
 800658e:	00cb      	lsls	r3, r1, #3
 8006590:	4651      	mov	r1, sl
 8006592:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006596:	4651      	mov	r1, sl
 8006598:	00ca      	lsls	r2, r1, #3
 800659a:	4610      	mov	r0, r2
 800659c:	4619      	mov	r1, r3
 800659e:	4603      	mov	r3, r0
 80065a0:	4642      	mov	r2, r8
 80065a2:	189b      	adds	r3, r3, r2
 80065a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80065a8:	464b      	mov	r3, r9
 80065aa:	460a      	mov	r2, r1
 80065ac:	eb42 0303 	adc.w	r3, r2, r3
 80065b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80065c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80065c8:	460b      	mov	r3, r1
 80065ca:	18db      	adds	r3, r3, r3
 80065cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065ce:	4613      	mov	r3, r2
 80065d0:	eb42 0303 	adc.w	r3, r2, r3
 80065d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80065da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80065de:	f7fa fb6b 	bl	8000cb8 <__aeabi_uldivmod>
 80065e2:	4602      	mov	r2, r0
 80065e4:	460b      	mov	r3, r1
 80065e6:	4b0d      	ldr	r3, [pc, #52]	@ (800661c <UART_SetConfig+0x2d4>)
 80065e8:	fba3 1302 	umull	r1, r3, r3, r2
 80065ec:	095b      	lsrs	r3, r3, #5
 80065ee:	2164      	movs	r1, #100	@ 0x64
 80065f0:	fb01 f303 	mul.w	r3, r1, r3
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	00db      	lsls	r3, r3, #3
 80065f8:	3332      	adds	r3, #50	@ 0x32
 80065fa:	4a08      	ldr	r2, [pc, #32]	@ (800661c <UART_SetConfig+0x2d4>)
 80065fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006600:	095b      	lsrs	r3, r3, #5
 8006602:	f003 0207 	and.w	r2, r3, #7
 8006606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4422      	add	r2, r4
 800660e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006610:	e106      	b.n	8006820 <UART_SetConfig+0x4d8>
 8006612:	bf00      	nop
 8006614:	40011000 	.word	0x40011000
 8006618:	40011400 	.word	0x40011400
 800661c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006620:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006624:	2200      	movs	r2, #0
 8006626:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800662a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800662e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006632:	4642      	mov	r2, r8
 8006634:	464b      	mov	r3, r9
 8006636:	1891      	adds	r1, r2, r2
 8006638:	6239      	str	r1, [r7, #32]
 800663a:	415b      	adcs	r3, r3
 800663c:	627b      	str	r3, [r7, #36]	@ 0x24
 800663e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006642:	4641      	mov	r1, r8
 8006644:	1854      	adds	r4, r2, r1
 8006646:	4649      	mov	r1, r9
 8006648:	eb43 0501 	adc.w	r5, r3, r1
 800664c:	f04f 0200 	mov.w	r2, #0
 8006650:	f04f 0300 	mov.w	r3, #0
 8006654:	00eb      	lsls	r3, r5, #3
 8006656:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800665a:	00e2      	lsls	r2, r4, #3
 800665c:	4614      	mov	r4, r2
 800665e:	461d      	mov	r5, r3
 8006660:	4643      	mov	r3, r8
 8006662:	18e3      	adds	r3, r4, r3
 8006664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006668:	464b      	mov	r3, r9
 800666a:	eb45 0303 	adc.w	r3, r5, r3
 800666e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800667e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006682:	f04f 0200 	mov.w	r2, #0
 8006686:	f04f 0300 	mov.w	r3, #0
 800668a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800668e:	4629      	mov	r1, r5
 8006690:	008b      	lsls	r3, r1, #2
 8006692:	4621      	mov	r1, r4
 8006694:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006698:	4621      	mov	r1, r4
 800669a:	008a      	lsls	r2, r1, #2
 800669c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80066a0:	f7fa fb0a 	bl	8000cb8 <__aeabi_uldivmod>
 80066a4:	4602      	mov	r2, r0
 80066a6:	460b      	mov	r3, r1
 80066a8:	4b60      	ldr	r3, [pc, #384]	@ (800682c <UART_SetConfig+0x4e4>)
 80066aa:	fba3 2302 	umull	r2, r3, r3, r2
 80066ae:	095b      	lsrs	r3, r3, #5
 80066b0:	011c      	lsls	r4, r3, #4
 80066b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066b6:	2200      	movs	r2, #0
 80066b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80066bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80066c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80066c4:	4642      	mov	r2, r8
 80066c6:	464b      	mov	r3, r9
 80066c8:	1891      	adds	r1, r2, r2
 80066ca:	61b9      	str	r1, [r7, #24]
 80066cc:	415b      	adcs	r3, r3
 80066ce:	61fb      	str	r3, [r7, #28]
 80066d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066d4:	4641      	mov	r1, r8
 80066d6:	1851      	adds	r1, r2, r1
 80066d8:	6139      	str	r1, [r7, #16]
 80066da:	4649      	mov	r1, r9
 80066dc:	414b      	adcs	r3, r1
 80066de:	617b      	str	r3, [r7, #20]
 80066e0:	f04f 0200 	mov.w	r2, #0
 80066e4:	f04f 0300 	mov.w	r3, #0
 80066e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066ec:	4659      	mov	r1, fp
 80066ee:	00cb      	lsls	r3, r1, #3
 80066f0:	4651      	mov	r1, sl
 80066f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066f6:	4651      	mov	r1, sl
 80066f8:	00ca      	lsls	r2, r1, #3
 80066fa:	4610      	mov	r0, r2
 80066fc:	4619      	mov	r1, r3
 80066fe:	4603      	mov	r3, r0
 8006700:	4642      	mov	r2, r8
 8006702:	189b      	adds	r3, r3, r2
 8006704:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006708:	464b      	mov	r3, r9
 800670a:	460a      	mov	r2, r1
 800670c:	eb42 0303 	adc.w	r3, r2, r3
 8006710:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800671e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006720:	f04f 0200 	mov.w	r2, #0
 8006724:	f04f 0300 	mov.w	r3, #0
 8006728:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800672c:	4649      	mov	r1, r9
 800672e:	008b      	lsls	r3, r1, #2
 8006730:	4641      	mov	r1, r8
 8006732:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006736:	4641      	mov	r1, r8
 8006738:	008a      	lsls	r2, r1, #2
 800673a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800673e:	f7fa fabb 	bl	8000cb8 <__aeabi_uldivmod>
 8006742:	4602      	mov	r2, r0
 8006744:	460b      	mov	r3, r1
 8006746:	4611      	mov	r1, r2
 8006748:	4b38      	ldr	r3, [pc, #224]	@ (800682c <UART_SetConfig+0x4e4>)
 800674a:	fba3 2301 	umull	r2, r3, r3, r1
 800674e:	095b      	lsrs	r3, r3, #5
 8006750:	2264      	movs	r2, #100	@ 0x64
 8006752:	fb02 f303 	mul.w	r3, r2, r3
 8006756:	1acb      	subs	r3, r1, r3
 8006758:	011b      	lsls	r3, r3, #4
 800675a:	3332      	adds	r3, #50	@ 0x32
 800675c:	4a33      	ldr	r2, [pc, #204]	@ (800682c <UART_SetConfig+0x4e4>)
 800675e:	fba2 2303 	umull	r2, r3, r2, r3
 8006762:	095b      	lsrs	r3, r3, #5
 8006764:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006768:	441c      	add	r4, r3
 800676a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800676e:	2200      	movs	r2, #0
 8006770:	673b      	str	r3, [r7, #112]	@ 0x70
 8006772:	677a      	str	r2, [r7, #116]	@ 0x74
 8006774:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006778:	4642      	mov	r2, r8
 800677a:	464b      	mov	r3, r9
 800677c:	1891      	adds	r1, r2, r2
 800677e:	60b9      	str	r1, [r7, #8]
 8006780:	415b      	adcs	r3, r3
 8006782:	60fb      	str	r3, [r7, #12]
 8006784:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006788:	4641      	mov	r1, r8
 800678a:	1851      	adds	r1, r2, r1
 800678c:	6039      	str	r1, [r7, #0]
 800678e:	4649      	mov	r1, r9
 8006790:	414b      	adcs	r3, r1
 8006792:	607b      	str	r3, [r7, #4]
 8006794:	f04f 0200 	mov.w	r2, #0
 8006798:	f04f 0300 	mov.w	r3, #0
 800679c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80067a0:	4659      	mov	r1, fp
 80067a2:	00cb      	lsls	r3, r1, #3
 80067a4:	4651      	mov	r1, sl
 80067a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067aa:	4651      	mov	r1, sl
 80067ac:	00ca      	lsls	r2, r1, #3
 80067ae:	4610      	mov	r0, r2
 80067b0:	4619      	mov	r1, r3
 80067b2:	4603      	mov	r3, r0
 80067b4:	4642      	mov	r2, r8
 80067b6:	189b      	adds	r3, r3, r2
 80067b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067ba:	464b      	mov	r3, r9
 80067bc:	460a      	mov	r2, r1
 80067be:	eb42 0303 	adc.w	r3, r2, r3
 80067c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80067c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80067ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80067d0:	f04f 0200 	mov.w	r2, #0
 80067d4:	f04f 0300 	mov.w	r3, #0
 80067d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80067dc:	4649      	mov	r1, r9
 80067de:	008b      	lsls	r3, r1, #2
 80067e0:	4641      	mov	r1, r8
 80067e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067e6:	4641      	mov	r1, r8
 80067e8:	008a      	lsls	r2, r1, #2
 80067ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80067ee:	f7fa fa63 	bl	8000cb8 <__aeabi_uldivmod>
 80067f2:	4602      	mov	r2, r0
 80067f4:	460b      	mov	r3, r1
 80067f6:	4b0d      	ldr	r3, [pc, #52]	@ (800682c <UART_SetConfig+0x4e4>)
 80067f8:	fba3 1302 	umull	r1, r3, r3, r2
 80067fc:	095b      	lsrs	r3, r3, #5
 80067fe:	2164      	movs	r1, #100	@ 0x64
 8006800:	fb01 f303 	mul.w	r3, r1, r3
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	011b      	lsls	r3, r3, #4
 8006808:	3332      	adds	r3, #50	@ 0x32
 800680a:	4a08      	ldr	r2, [pc, #32]	@ (800682c <UART_SetConfig+0x4e4>)
 800680c:	fba2 2303 	umull	r2, r3, r2, r3
 8006810:	095b      	lsrs	r3, r3, #5
 8006812:	f003 020f 	and.w	r2, r3, #15
 8006816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4422      	add	r2, r4
 800681e:	609a      	str	r2, [r3, #8]
}
 8006820:	bf00      	nop
 8006822:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006826:	46bd      	mov	sp, r7
 8006828:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800682c:	51eb851f 	.word	0x51eb851f

08006830 <__cvt>:
 8006830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006834:	ec57 6b10 	vmov	r6, r7, d0
 8006838:	2f00      	cmp	r7, #0
 800683a:	460c      	mov	r4, r1
 800683c:	4619      	mov	r1, r3
 800683e:	463b      	mov	r3, r7
 8006840:	bfbb      	ittet	lt
 8006842:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006846:	461f      	movlt	r7, r3
 8006848:	2300      	movge	r3, #0
 800684a:	232d      	movlt	r3, #45	@ 0x2d
 800684c:	700b      	strb	r3, [r1, #0]
 800684e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006850:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006854:	4691      	mov	r9, r2
 8006856:	f023 0820 	bic.w	r8, r3, #32
 800685a:	bfbc      	itt	lt
 800685c:	4632      	movlt	r2, r6
 800685e:	4616      	movlt	r6, r2
 8006860:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006864:	d005      	beq.n	8006872 <__cvt+0x42>
 8006866:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800686a:	d100      	bne.n	800686e <__cvt+0x3e>
 800686c:	3401      	adds	r4, #1
 800686e:	2102      	movs	r1, #2
 8006870:	e000      	b.n	8006874 <__cvt+0x44>
 8006872:	2103      	movs	r1, #3
 8006874:	ab03      	add	r3, sp, #12
 8006876:	9301      	str	r3, [sp, #4]
 8006878:	ab02      	add	r3, sp, #8
 800687a:	9300      	str	r3, [sp, #0]
 800687c:	ec47 6b10 	vmov	d0, r6, r7
 8006880:	4653      	mov	r3, sl
 8006882:	4622      	mov	r2, r4
 8006884:	f001 f8e8 	bl	8007a58 <_dtoa_r>
 8006888:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800688c:	4605      	mov	r5, r0
 800688e:	d119      	bne.n	80068c4 <__cvt+0x94>
 8006890:	f019 0f01 	tst.w	r9, #1
 8006894:	d00e      	beq.n	80068b4 <__cvt+0x84>
 8006896:	eb00 0904 	add.w	r9, r0, r4
 800689a:	2200      	movs	r2, #0
 800689c:	2300      	movs	r3, #0
 800689e:	4630      	mov	r0, r6
 80068a0:	4639      	mov	r1, r7
 80068a2:	f7fa f929 	bl	8000af8 <__aeabi_dcmpeq>
 80068a6:	b108      	cbz	r0, 80068ac <__cvt+0x7c>
 80068a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80068ac:	2230      	movs	r2, #48	@ 0x30
 80068ae:	9b03      	ldr	r3, [sp, #12]
 80068b0:	454b      	cmp	r3, r9
 80068b2:	d31e      	bcc.n	80068f2 <__cvt+0xc2>
 80068b4:	9b03      	ldr	r3, [sp, #12]
 80068b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80068b8:	1b5b      	subs	r3, r3, r5
 80068ba:	4628      	mov	r0, r5
 80068bc:	6013      	str	r3, [r2, #0]
 80068be:	b004      	add	sp, #16
 80068c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068c8:	eb00 0904 	add.w	r9, r0, r4
 80068cc:	d1e5      	bne.n	800689a <__cvt+0x6a>
 80068ce:	7803      	ldrb	r3, [r0, #0]
 80068d0:	2b30      	cmp	r3, #48	@ 0x30
 80068d2:	d10a      	bne.n	80068ea <__cvt+0xba>
 80068d4:	2200      	movs	r2, #0
 80068d6:	2300      	movs	r3, #0
 80068d8:	4630      	mov	r0, r6
 80068da:	4639      	mov	r1, r7
 80068dc:	f7fa f90c 	bl	8000af8 <__aeabi_dcmpeq>
 80068e0:	b918      	cbnz	r0, 80068ea <__cvt+0xba>
 80068e2:	f1c4 0401 	rsb	r4, r4, #1
 80068e6:	f8ca 4000 	str.w	r4, [sl]
 80068ea:	f8da 3000 	ldr.w	r3, [sl]
 80068ee:	4499      	add	r9, r3
 80068f0:	e7d3      	b.n	800689a <__cvt+0x6a>
 80068f2:	1c59      	adds	r1, r3, #1
 80068f4:	9103      	str	r1, [sp, #12]
 80068f6:	701a      	strb	r2, [r3, #0]
 80068f8:	e7d9      	b.n	80068ae <__cvt+0x7e>

080068fa <__exponent>:
 80068fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068fc:	2900      	cmp	r1, #0
 80068fe:	bfba      	itte	lt
 8006900:	4249      	neglt	r1, r1
 8006902:	232d      	movlt	r3, #45	@ 0x2d
 8006904:	232b      	movge	r3, #43	@ 0x2b
 8006906:	2909      	cmp	r1, #9
 8006908:	7002      	strb	r2, [r0, #0]
 800690a:	7043      	strb	r3, [r0, #1]
 800690c:	dd29      	ble.n	8006962 <__exponent+0x68>
 800690e:	f10d 0307 	add.w	r3, sp, #7
 8006912:	461d      	mov	r5, r3
 8006914:	270a      	movs	r7, #10
 8006916:	461a      	mov	r2, r3
 8006918:	fbb1 f6f7 	udiv	r6, r1, r7
 800691c:	fb07 1416 	mls	r4, r7, r6, r1
 8006920:	3430      	adds	r4, #48	@ 0x30
 8006922:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006926:	460c      	mov	r4, r1
 8006928:	2c63      	cmp	r4, #99	@ 0x63
 800692a:	f103 33ff 	add.w	r3, r3, #4294967295
 800692e:	4631      	mov	r1, r6
 8006930:	dcf1      	bgt.n	8006916 <__exponent+0x1c>
 8006932:	3130      	adds	r1, #48	@ 0x30
 8006934:	1e94      	subs	r4, r2, #2
 8006936:	f803 1c01 	strb.w	r1, [r3, #-1]
 800693a:	1c41      	adds	r1, r0, #1
 800693c:	4623      	mov	r3, r4
 800693e:	42ab      	cmp	r3, r5
 8006940:	d30a      	bcc.n	8006958 <__exponent+0x5e>
 8006942:	f10d 0309 	add.w	r3, sp, #9
 8006946:	1a9b      	subs	r3, r3, r2
 8006948:	42ac      	cmp	r4, r5
 800694a:	bf88      	it	hi
 800694c:	2300      	movhi	r3, #0
 800694e:	3302      	adds	r3, #2
 8006950:	4403      	add	r3, r0
 8006952:	1a18      	subs	r0, r3, r0
 8006954:	b003      	add	sp, #12
 8006956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006958:	f813 6b01 	ldrb.w	r6, [r3], #1
 800695c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006960:	e7ed      	b.n	800693e <__exponent+0x44>
 8006962:	2330      	movs	r3, #48	@ 0x30
 8006964:	3130      	adds	r1, #48	@ 0x30
 8006966:	7083      	strb	r3, [r0, #2]
 8006968:	70c1      	strb	r1, [r0, #3]
 800696a:	1d03      	adds	r3, r0, #4
 800696c:	e7f1      	b.n	8006952 <__exponent+0x58>
	...

08006970 <_printf_float>:
 8006970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006974:	b08d      	sub	sp, #52	@ 0x34
 8006976:	460c      	mov	r4, r1
 8006978:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800697c:	4616      	mov	r6, r2
 800697e:	461f      	mov	r7, r3
 8006980:	4605      	mov	r5, r0
 8006982:	f000 ff53 	bl	800782c <_localeconv_r>
 8006986:	6803      	ldr	r3, [r0, #0]
 8006988:	9304      	str	r3, [sp, #16]
 800698a:	4618      	mov	r0, r3
 800698c:	f7f9 fc88 	bl	80002a0 <strlen>
 8006990:	2300      	movs	r3, #0
 8006992:	930a      	str	r3, [sp, #40]	@ 0x28
 8006994:	f8d8 3000 	ldr.w	r3, [r8]
 8006998:	9005      	str	r0, [sp, #20]
 800699a:	3307      	adds	r3, #7
 800699c:	f023 0307 	bic.w	r3, r3, #7
 80069a0:	f103 0208 	add.w	r2, r3, #8
 80069a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80069a8:	f8d4 b000 	ldr.w	fp, [r4]
 80069ac:	f8c8 2000 	str.w	r2, [r8]
 80069b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80069b8:	9307      	str	r3, [sp, #28]
 80069ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80069be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80069c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069c6:	4b9c      	ldr	r3, [pc, #624]	@ (8006c38 <_printf_float+0x2c8>)
 80069c8:	f04f 32ff 	mov.w	r2, #4294967295
 80069cc:	f7fa f8c6 	bl	8000b5c <__aeabi_dcmpun>
 80069d0:	bb70      	cbnz	r0, 8006a30 <_printf_float+0xc0>
 80069d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069d6:	4b98      	ldr	r3, [pc, #608]	@ (8006c38 <_printf_float+0x2c8>)
 80069d8:	f04f 32ff 	mov.w	r2, #4294967295
 80069dc:	f7fa f8a0 	bl	8000b20 <__aeabi_dcmple>
 80069e0:	bb30      	cbnz	r0, 8006a30 <_printf_float+0xc0>
 80069e2:	2200      	movs	r2, #0
 80069e4:	2300      	movs	r3, #0
 80069e6:	4640      	mov	r0, r8
 80069e8:	4649      	mov	r1, r9
 80069ea:	f7fa f88f 	bl	8000b0c <__aeabi_dcmplt>
 80069ee:	b110      	cbz	r0, 80069f6 <_printf_float+0x86>
 80069f0:	232d      	movs	r3, #45	@ 0x2d
 80069f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069f6:	4a91      	ldr	r2, [pc, #580]	@ (8006c3c <_printf_float+0x2cc>)
 80069f8:	4b91      	ldr	r3, [pc, #580]	@ (8006c40 <_printf_float+0x2d0>)
 80069fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80069fe:	bf8c      	ite	hi
 8006a00:	4690      	movhi	r8, r2
 8006a02:	4698      	movls	r8, r3
 8006a04:	2303      	movs	r3, #3
 8006a06:	6123      	str	r3, [r4, #16]
 8006a08:	f02b 0304 	bic.w	r3, fp, #4
 8006a0c:	6023      	str	r3, [r4, #0]
 8006a0e:	f04f 0900 	mov.w	r9, #0
 8006a12:	9700      	str	r7, [sp, #0]
 8006a14:	4633      	mov	r3, r6
 8006a16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006a18:	4621      	mov	r1, r4
 8006a1a:	4628      	mov	r0, r5
 8006a1c:	f000 f9d2 	bl	8006dc4 <_printf_common>
 8006a20:	3001      	adds	r0, #1
 8006a22:	f040 808d 	bne.w	8006b40 <_printf_float+0x1d0>
 8006a26:	f04f 30ff 	mov.w	r0, #4294967295
 8006a2a:	b00d      	add	sp, #52	@ 0x34
 8006a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a30:	4642      	mov	r2, r8
 8006a32:	464b      	mov	r3, r9
 8006a34:	4640      	mov	r0, r8
 8006a36:	4649      	mov	r1, r9
 8006a38:	f7fa f890 	bl	8000b5c <__aeabi_dcmpun>
 8006a3c:	b140      	cbz	r0, 8006a50 <_printf_float+0xe0>
 8006a3e:	464b      	mov	r3, r9
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	bfbc      	itt	lt
 8006a44:	232d      	movlt	r3, #45	@ 0x2d
 8006a46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8006c44 <_printf_float+0x2d4>)
 8006a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8006c48 <_printf_float+0x2d8>)
 8006a4e:	e7d4      	b.n	80069fa <_printf_float+0x8a>
 8006a50:	6863      	ldr	r3, [r4, #4]
 8006a52:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006a56:	9206      	str	r2, [sp, #24]
 8006a58:	1c5a      	adds	r2, r3, #1
 8006a5a:	d13b      	bne.n	8006ad4 <_printf_float+0x164>
 8006a5c:	2306      	movs	r3, #6
 8006a5e:	6063      	str	r3, [r4, #4]
 8006a60:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006a64:	2300      	movs	r3, #0
 8006a66:	6022      	str	r2, [r4, #0]
 8006a68:	9303      	str	r3, [sp, #12]
 8006a6a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006a6c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006a70:	ab09      	add	r3, sp, #36	@ 0x24
 8006a72:	9300      	str	r3, [sp, #0]
 8006a74:	6861      	ldr	r1, [r4, #4]
 8006a76:	ec49 8b10 	vmov	d0, r8, r9
 8006a7a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006a7e:	4628      	mov	r0, r5
 8006a80:	f7ff fed6 	bl	8006830 <__cvt>
 8006a84:	9b06      	ldr	r3, [sp, #24]
 8006a86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a88:	2b47      	cmp	r3, #71	@ 0x47
 8006a8a:	4680      	mov	r8, r0
 8006a8c:	d129      	bne.n	8006ae2 <_printf_float+0x172>
 8006a8e:	1cc8      	adds	r0, r1, #3
 8006a90:	db02      	blt.n	8006a98 <_printf_float+0x128>
 8006a92:	6863      	ldr	r3, [r4, #4]
 8006a94:	4299      	cmp	r1, r3
 8006a96:	dd41      	ble.n	8006b1c <_printf_float+0x1ac>
 8006a98:	f1aa 0a02 	sub.w	sl, sl, #2
 8006a9c:	fa5f fa8a 	uxtb.w	sl, sl
 8006aa0:	3901      	subs	r1, #1
 8006aa2:	4652      	mov	r2, sl
 8006aa4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006aa8:	9109      	str	r1, [sp, #36]	@ 0x24
 8006aaa:	f7ff ff26 	bl	80068fa <__exponent>
 8006aae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ab0:	1813      	adds	r3, r2, r0
 8006ab2:	2a01      	cmp	r2, #1
 8006ab4:	4681      	mov	r9, r0
 8006ab6:	6123      	str	r3, [r4, #16]
 8006ab8:	dc02      	bgt.n	8006ac0 <_printf_float+0x150>
 8006aba:	6822      	ldr	r2, [r4, #0]
 8006abc:	07d2      	lsls	r2, r2, #31
 8006abe:	d501      	bpl.n	8006ac4 <_printf_float+0x154>
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	6123      	str	r3, [r4, #16]
 8006ac4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0a2      	beq.n	8006a12 <_printf_float+0xa2>
 8006acc:	232d      	movs	r3, #45	@ 0x2d
 8006ace:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ad2:	e79e      	b.n	8006a12 <_printf_float+0xa2>
 8006ad4:	9a06      	ldr	r2, [sp, #24]
 8006ad6:	2a47      	cmp	r2, #71	@ 0x47
 8006ad8:	d1c2      	bne.n	8006a60 <_printf_float+0xf0>
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d1c0      	bne.n	8006a60 <_printf_float+0xf0>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e7bd      	b.n	8006a5e <_printf_float+0xee>
 8006ae2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ae6:	d9db      	bls.n	8006aa0 <_printf_float+0x130>
 8006ae8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006aec:	d118      	bne.n	8006b20 <_printf_float+0x1b0>
 8006aee:	2900      	cmp	r1, #0
 8006af0:	6863      	ldr	r3, [r4, #4]
 8006af2:	dd0b      	ble.n	8006b0c <_printf_float+0x19c>
 8006af4:	6121      	str	r1, [r4, #16]
 8006af6:	b913      	cbnz	r3, 8006afe <_printf_float+0x18e>
 8006af8:	6822      	ldr	r2, [r4, #0]
 8006afa:	07d0      	lsls	r0, r2, #31
 8006afc:	d502      	bpl.n	8006b04 <_printf_float+0x194>
 8006afe:	3301      	adds	r3, #1
 8006b00:	440b      	add	r3, r1
 8006b02:	6123      	str	r3, [r4, #16]
 8006b04:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006b06:	f04f 0900 	mov.w	r9, #0
 8006b0a:	e7db      	b.n	8006ac4 <_printf_float+0x154>
 8006b0c:	b913      	cbnz	r3, 8006b14 <_printf_float+0x1a4>
 8006b0e:	6822      	ldr	r2, [r4, #0]
 8006b10:	07d2      	lsls	r2, r2, #31
 8006b12:	d501      	bpl.n	8006b18 <_printf_float+0x1a8>
 8006b14:	3302      	adds	r3, #2
 8006b16:	e7f4      	b.n	8006b02 <_printf_float+0x192>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e7f2      	b.n	8006b02 <_printf_float+0x192>
 8006b1c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006b20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b22:	4299      	cmp	r1, r3
 8006b24:	db05      	blt.n	8006b32 <_printf_float+0x1c2>
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	6121      	str	r1, [r4, #16]
 8006b2a:	07d8      	lsls	r0, r3, #31
 8006b2c:	d5ea      	bpl.n	8006b04 <_printf_float+0x194>
 8006b2e:	1c4b      	adds	r3, r1, #1
 8006b30:	e7e7      	b.n	8006b02 <_printf_float+0x192>
 8006b32:	2900      	cmp	r1, #0
 8006b34:	bfd4      	ite	le
 8006b36:	f1c1 0202 	rsble	r2, r1, #2
 8006b3a:	2201      	movgt	r2, #1
 8006b3c:	4413      	add	r3, r2
 8006b3e:	e7e0      	b.n	8006b02 <_printf_float+0x192>
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	055a      	lsls	r2, r3, #21
 8006b44:	d407      	bmi.n	8006b56 <_printf_float+0x1e6>
 8006b46:	6923      	ldr	r3, [r4, #16]
 8006b48:	4642      	mov	r2, r8
 8006b4a:	4631      	mov	r1, r6
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	47b8      	blx	r7
 8006b50:	3001      	adds	r0, #1
 8006b52:	d12b      	bne.n	8006bac <_printf_float+0x23c>
 8006b54:	e767      	b.n	8006a26 <_printf_float+0xb6>
 8006b56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b5a:	f240 80dd 	bls.w	8006d18 <_printf_float+0x3a8>
 8006b5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b62:	2200      	movs	r2, #0
 8006b64:	2300      	movs	r3, #0
 8006b66:	f7f9 ffc7 	bl	8000af8 <__aeabi_dcmpeq>
 8006b6a:	2800      	cmp	r0, #0
 8006b6c:	d033      	beq.n	8006bd6 <_printf_float+0x266>
 8006b6e:	4a37      	ldr	r2, [pc, #220]	@ (8006c4c <_printf_float+0x2dc>)
 8006b70:	2301      	movs	r3, #1
 8006b72:	4631      	mov	r1, r6
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b8      	blx	r7
 8006b78:	3001      	adds	r0, #1
 8006b7a:	f43f af54 	beq.w	8006a26 <_printf_float+0xb6>
 8006b7e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006b82:	4543      	cmp	r3, r8
 8006b84:	db02      	blt.n	8006b8c <_printf_float+0x21c>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	07d8      	lsls	r0, r3, #31
 8006b8a:	d50f      	bpl.n	8006bac <_printf_float+0x23c>
 8006b8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b90:	4631      	mov	r1, r6
 8006b92:	4628      	mov	r0, r5
 8006b94:	47b8      	blx	r7
 8006b96:	3001      	adds	r0, #1
 8006b98:	f43f af45 	beq.w	8006a26 <_printf_float+0xb6>
 8006b9c:	f04f 0900 	mov.w	r9, #0
 8006ba0:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ba4:	f104 0a1a 	add.w	sl, r4, #26
 8006ba8:	45c8      	cmp	r8, r9
 8006baa:	dc09      	bgt.n	8006bc0 <_printf_float+0x250>
 8006bac:	6823      	ldr	r3, [r4, #0]
 8006bae:	079b      	lsls	r3, r3, #30
 8006bb0:	f100 8103 	bmi.w	8006dba <_printf_float+0x44a>
 8006bb4:	68e0      	ldr	r0, [r4, #12]
 8006bb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bb8:	4298      	cmp	r0, r3
 8006bba:	bfb8      	it	lt
 8006bbc:	4618      	movlt	r0, r3
 8006bbe:	e734      	b.n	8006a2a <_printf_float+0xba>
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	4652      	mov	r2, sl
 8006bc4:	4631      	mov	r1, r6
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	47b8      	blx	r7
 8006bca:	3001      	adds	r0, #1
 8006bcc:	f43f af2b 	beq.w	8006a26 <_printf_float+0xb6>
 8006bd0:	f109 0901 	add.w	r9, r9, #1
 8006bd4:	e7e8      	b.n	8006ba8 <_printf_float+0x238>
 8006bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	dc39      	bgt.n	8006c50 <_printf_float+0x2e0>
 8006bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8006c4c <_printf_float+0x2dc>)
 8006bde:	2301      	movs	r3, #1
 8006be0:	4631      	mov	r1, r6
 8006be2:	4628      	mov	r0, r5
 8006be4:	47b8      	blx	r7
 8006be6:	3001      	adds	r0, #1
 8006be8:	f43f af1d 	beq.w	8006a26 <_printf_float+0xb6>
 8006bec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006bf0:	ea59 0303 	orrs.w	r3, r9, r3
 8006bf4:	d102      	bne.n	8006bfc <_printf_float+0x28c>
 8006bf6:	6823      	ldr	r3, [r4, #0]
 8006bf8:	07d9      	lsls	r1, r3, #31
 8006bfa:	d5d7      	bpl.n	8006bac <_printf_float+0x23c>
 8006bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c00:	4631      	mov	r1, r6
 8006c02:	4628      	mov	r0, r5
 8006c04:	47b8      	blx	r7
 8006c06:	3001      	adds	r0, #1
 8006c08:	f43f af0d 	beq.w	8006a26 <_printf_float+0xb6>
 8006c0c:	f04f 0a00 	mov.w	sl, #0
 8006c10:	f104 0b1a 	add.w	fp, r4, #26
 8006c14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c16:	425b      	negs	r3, r3
 8006c18:	4553      	cmp	r3, sl
 8006c1a:	dc01      	bgt.n	8006c20 <_printf_float+0x2b0>
 8006c1c:	464b      	mov	r3, r9
 8006c1e:	e793      	b.n	8006b48 <_printf_float+0x1d8>
 8006c20:	2301      	movs	r3, #1
 8006c22:	465a      	mov	r2, fp
 8006c24:	4631      	mov	r1, r6
 8006c26:	4628      	mov	r0, r5
 8006c28:	47b8      	blx	r7
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	f43f aefb 	beq.w	8006a26 <_printf_float+0xb6>
 8006c30:	f10a 0a01 	add.w	sl, sl, #1
 8006c34:	e7ee      	b.n	8006c14 <_printf_float+0x2a4>
 8006c36:	bf00      	nop
 8006c38:	7fefffff 	.word	0x7fefffff
 8006c3c:	0800ba6c 	.word	0x0800ba6c
 8006c40:	0800ba68 	.word	0x0800ba68
 8006c44:	0800ba74 	.word	0x0800ba74
 8006c48:	0800ba70 	.word	0x0800ba70
 8006c4c:	0800bbae 	.word	0x0800bbae
 8006c50:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c52:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c56:	4553      	cmp	r3, sl
 8006c58:	bfa8      	it	ge
 8006c5a:	4653      	movge	r3, sl
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	4699      	mov	r9, r3
 8006c60:	dc36      	bgt.n	8006cd0 <_printf_float+0x360>
 8006c62:	f04f 0b00 	mov.w	fp, #0
 8006c66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c6a:	f104 021a 	add.w	r2, r4, #26
 8006c6e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c70:	9306      	str	r3, [sp, #24]
 8006c72:	eba3 0309 	sub.w	r3, r3, r9
 8006c76:	455b      	cmp	r3, fp
 8006c78:	dc31      	bgt.n	8006cde <_printf_float+0x36e>
 8006c7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c7c:	459a      	cmp	sl, r3
 8006c7e:	dc3a      	bgt.n	8006cf6 <_printf_float+0x386>
 8006c80:	6823      	ldr	r3, [r4, #0]
 8006c82:	07da      	lsls	r2, r3, #31
 8006c84:	d437      	bmi.n	8006cf6 <_printf_float+0x386>
 8006c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c88:	ebaa 0903 	sub.w	r9, sl, r3
 8006c8c:	9b06      	ldr	r3, [sp, #24]
 8006c8e:	ebaa 0303 	sub.w	r3, sl, r3
 8006c92:	4599      	cmp	r9, r3
 8006c94:	bfa8      	it	ge
 8006c96:	4699      	movge	r9, r3
 8006c98:	f1b9 0f00 	cmp.w	r9, #0
 8006c9c:	dc33      	bgt.n	8006d06 <_printf_float+0x396>
 8006c9e:	f04f 0800 	mov.w	r8, #0
 8006ca2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ca6:	f104 0b1a 	add.w	fp, r4, #26
 8006caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cac:	ebaa 0303 	sub.w	r3, sl, r3
 8006cb0:	eba3 0309 	sub.w	r3, r3, r9
 8006cb4:	4543      	cmp	r3, r8
 8006cb6:	f77f af79 	ble.w	8006bac <_printf_float+0x23c>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	465a      	mov	r2, fp
 8006cbe:	4631      	mov	r1, r6
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	47b8      	blx	r7
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	f43f aeae 	beq.w	8006a26 <_printf_float+0xb6>
 8006cca:	f108 0801 	add.w	r8, r8, #1
 8006cce:	e7ec      	b.n	8006caa <_printf_float+0x33a>
 8006cd0:	4642      	mov	r2, r8
 8006cd2:	4631      	mov	r1, r6
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	47b8      	blx	r7
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d1c2      	bne.n	8006c62 <_printf_float+0x2f2>
 8006cdc:	e6a3      	b.n	8006a26 <_printf_float+0xb6>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	4631      	mov	r1, r6
 8006ce2:	4628      	mov	r0, r5
 8006ce4:	9206      	str	r2, [sp, #24]
 8006ce6:	47b8      	blx	r7
 8006ce8:	3001      	adds	r0, #1
 8006cea:	f43f ae9c 	beq.w	8006a26 <_printf_float+0xb6>
 8006cee:	9a06      	ldr	r2, [sp, #24]
 8006cf0:	f10b 0b01 	add.w	fp, fp, #1
 8006cf4:	e7bb      	b.n	8006c6e <_printf_float+0x2fe>
 8006cf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cfa:	4631      	mov	r1, r6
 8006cfc:	4628      	mov	r0, r5
 8006cfe:	47b8      	blx	r7
 8006d00:	3001      	adds	r0, #1
 8006d02:	d1c0      	bne.n	8006c86 <_printf_float+0x316>
 8006d04:	e68f      	b.n	8006a26 <_printf_float+0xb6>
 8006d06:	9a06      	ldr	r2, [sp, #24]
 8006d08:	464b      	mov	r3, r9
 8006d0a:	4442      	add	r2, r8
 8006d0c:	4631      	mov	r1, r6
 8006d0e:	4628      	mov	r0, r5
 8006d10:	47b8      	blx	r7
 8006d12:	3001      	adds	r0, #1
 8006d14:	d1c3      	bne.n	8006c9e <_printf_float+0x32e>
 8006d16:	e686      	b.n	8006a26 <_printf_float+0xb6>
 8006d18:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d1c:	f1ba 0f01 	cmp.w	sl, #1
 8006d20:	dc01      	bgt.n	8006d26 <_printf_float+0x3b6>
 8006d22:	07db      	lsls	r3, r3, #31
 8006d24:	d536      	bpl.n	8006d94 <_printf_float+0x424>
 8006d26:	2301      	movs	r3, #1
 8006d28:	4642      	mov	r2, r8
 8006d2a:	4631      	mov	r1, r6
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	47b8      	blx	r7
 8006d30:	3001      	adds	r0, #1
 8006d32:	f43f ae78 	beq.w	8006a26 <_printf_float+0xb6>
 8006d36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d3a:	4631      	mov	r1, r6
 8006d3c:	4628      	mov	r0, r5
 8006d3e:	47b8      	blx	r7
 8006d40:	3001      	adds	r0, #1
 8006d42:	f43f ae70 	beq.w	8006a26 <_printf_float+0xb6>
 8006d46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d52:	f7f9 fed1 	bl	8000af8 <__aeabi_dcmpeq>
 8006d56:	b9c0      	cbnz	r0, 8006d8a <_printf_float+0x41a>
 8006d58:	4653      	mov	r3, sl
 8006d5a:	f108 0201 	add.w	r2, r8, #1
 8006d5e:	4631      	mov	r1, r6
 8006d60:	4628      	mov	r0, r5
 8006d62:	47b8      	blx	r7
 8006d64:	3001      	adds	r0, #1
 8006d66:	d10c      	bne.n	8006d82 <_printf_float+0x412>
 8006d68:	e65d      	b.n	8006a26 <_printf_float+0xb6>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	465a      	mov	r2, fp
 8006d6e:	4631      	mov	r1, r6
 8006d70:	4628      	mov	r0, r5
 8006d72:	47b8      	blx	r7
 8006d74:	3001      	adds	r0, #1
 8006d76:	f43f ae56 	beq.w	8006a26 <_printf_float+0xb6>
 8006d7a:	f108 0801 	add.w	r8, r8, #1
 8006d7e:	45d0      	cmp	r8, sl
 8006d80:	dbf3      	blt.n	8006d6a <_printf_float+0x3fa>
 8006d82:	464b      	mov	r3, r9
 8006d84:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006d88:	e6df      	b.n	8006b4a <_printf_float+0x1da>
 8006d8a:	f04f 0800 	mov.w	r8, #0
 8006d8e:	f104 0b1a 	add.w	fp, r4, #26
 8006d92:	e7f4      	b.n	8006d7e <_printf_float+0x40e>
 8006d94:	2301      	movs	r3, #1
 8006d96:	4642      	mov	r2, r8
 8006d98:	e7e1      	b.n	8006d5e <_printf_float+0x3ee>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	464a      	mov	r2, r9
 8006d9e:	4631      	mov	r1, r6
 8006da0:	4628      	mov	r0, r5
 8006da2:	47b8      	blx	r7
 8006da4:	3001      	adds	r0, #1
 8006da6:	f43f ae3e 	beq.w	8006a26 <_printf_float+0xb6>
 8006daa:	f108 0801 	add.w	r8, r8, #1
 8006dae:	68e3      	ldr	r3, [r4, #12]
 8006db0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006db2:	1a5b      	subs	r3, r3, r1
 8006db4:	4543      	cmp	r3, r8
 8006db6:	dcf0      	bgt.n	8006d9a <_printf_float+0x42a>
 8006db8:	e6fc      	b.n	8006bb4 <_printf_float+0x244>
 8006dba:	f04f 0800 	mov.w	r8, #0
 8006dbe:	f104 0919 	add.w	r9, r4, #25
 8006dc2:	e7f4      	b.n	8006dae <_printf_float+0x43e>

08006dc4 <_printf_common>:
 8006dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dc8:	4616      	mov	r6, r2
 8006dca:	4698      	mov	r8, r3
 8006dcc:	688a      	ldr	r2, [r1, #8]
 8006dce:	690b      	ldr	r3, [r1, #16]
 8006dd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	bfb8      	it	lt
 8006dd8:	4613      	movlt	r3, r2
 8006dda:	6033      	str	r3, [r6, #0]
 8006ddc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006de0:	4607      	mov	r7, r0
 8006de2:	460c      	mov	r4, r1
 8006de4:	b10a      	cbz	r2, 8006dea <_printf_common+0x26>
 8006de6:	3301      	adds	r3, #1
 8006de8:	6033      	str	r3, [r6, #0]
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	0699      	lsls	r1, r3, #26
 8006dee:	bf42      	ittt	mi
 8006df0:	6833      	ldrmi	r3, [r6, #0]
 8006df2:	3302      	addmi	r3, #2
 8006df4:	6033      	strmi	r3, [r6, #0]
 8006df6:	6825      	ldr	r5, [r4, #0]
 8006df8:	f015 0506 	ands.w	r5, r5, #6
 8006dfc:	d106      	bne.n	8006e0c <_printf_common+0x48>
 8006dfe:	f104 0a19 	add.w	sl, r4, #25
 8006e02:	68e3      	ldr	r3, [r4, #12]
 8006e04:	6832      	ldr	r2, [r6, #0]
 8006e06:	1a9b      	subs	r3, r3, r2
 8006e08:	42ab      	cmp	r3, r5
 8006e0a:	dc26      	bgt.n	8006e5a <_printf_common+0x96>
 8006e0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e10:	6822      	ldr	r2, [r4, #0]
 8006e12:	3b00      	subs	r3, #0
 8006e14:	bf18      	it	ne
 8006e16:	2301      	movne	r3, #1
 8006e18:	0692      	lsls	r2, r2, #26
 8006e1a:	d42b      	bmi.n	8006e74 <_printf_common+0xb0>
 8006e1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e20:	4641      	mov	r1, r8
 8006e22:	4638      	mov	r0, r7
 8006e24:	47c8      	blx	r9
 8006e26:	3001      	adds	r0, #1
 8006e28:	d01e      	beq.n	8006e68 <_printf_common+0xa4>
 8006e2a:	6823      	ldr	r3, [r4, #0]
 8006e2c:	6922      	ldr	r2, [r4, #16]
 8006e2e:	f003 0306 	and.w	r3, r3, #6
 8006e32:	2b04      	cmp	r3, #4
 8006e34:	bf02      	ittt	eq
 8006e36:	68e5      	ldreq	r5, [r4, #12]
 8006e38:	6833      	ldreq	r3, [r6, #0]
 8006e3a:	1aed      	subeq	r5, r5, r3
 8006e3c:	68a3      	ldr	r3, [r4, #8]
 8006e3e:	bf0c      	ite	eq
 8006e40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e44:	2500      	movne	r5, #0
 8006e46:	4293      	cmp	r3, r2
 8006e48:	bfc4      	itt	gt
 8006e4a:	1a9b      	subgt	r3, r3, r2
 8006e4c:	18ed      	addgt	r5, r5, r3
 8006e4e:	2600      	movs	r6, #0
 8006e50:	341a      	adds	r4, #26
 8006e52:	42b5      	cmp	r5, r6
 8006e54:	d11a      	bne.n	8006e8c <_printf_common+0xc8>
 8006e56:	2000      	movs	r0, #0
 8006e58:	e008      	b.n	8006e6c <_printf_common+0xa8>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	4652      	mov	r2, sl
 8006e5e:	4641      	mov	r1, r8
 8006e60:	4638      	mov	r0, r7
 8006e62:	47c8      	blx	r9
 8006e64:	3001      	adds	r0, #1
 8006e66:	d103      	bne.n	8006e70 <_printf_common+0xac>
 8006e68:	f04f 30ff 	mov.w	r0, #4294967295
 8006e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e70:	3501      	adds	r5, #1
 8006e72:	e7c6      	b.n	8006e02 <_printf_common+0x3e>
 8006e74:	18e1      	adds	r1, r4, r3
 8006e76:	1c5a      	adds	r2, r3, #1
 8006e78:	2030      	movs	r0, #48	@ 0x30
 8006e7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e7e:	4422      	add	r2, r4
 8006e80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e88:	3302      	adds	r3, #2
 8006e8a:	e7c7      	b.n	8006e1c <_printf_common+0x58>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	4622      	mov	r2, r4
 8006e90:	4641      	mov	r1, r8
 8006e92:	4638      	mov	r0, r7
 8006e94:	47c8      	blx	r9
 8006e96:	3001      	adds	r0, #1
 8006e98:	d0e6      	beq.n	8006e68 <_printf_common+0xa4>
 8006e9a:	3601      	adds	r6, #1
 8006e9c:	e7d9      	b.n	8006e52 <_printf_common+0x8e>
	...

08006ea0 <_printf_i>:
 8006ea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea4:	7e0f      	ldrb	r7, [r1, #24]
 8006ea6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ea8:	2f78      	cmp	r7, #120	@ 0x78
 8006eaa:	4691      	mov	r9, r2
 8006eac:	4680      	mov	r8, r0
 8006eae:	460c      	mov	r4, r1
 8006eb0:	469a      	mov	sl, r3
 8006eb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006eb6:	d807      	bhi.n	8006ec8 <_printf_i+0x28>
 8006eb8:	2f62      	cmp	r7, #98	@ 0x62
 8006eba:	d80a      	bhi.n	8006ed2 <_printf_i+0x32>
 8006ebc:	2f00      	cmp	r7, #0
 8006ebe:	f000 80d1 	beq.w	8007064 <_printf_i+0x1c4>
 8006ec2:	2f58      	cmp	r7, #88	@ 0x58
 8006ec4:	f000 80b8 	beq.w	8007038 <_printf_i+0x198>
 8006ec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ecc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ed0:	e03a      	b.n	8006f48 <_printf_i+0xa8>
 8006ed2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ed6:	2b15      	cmp	r3, #21
 8006ed8:	d8f6      	bhi.n	8006ec8 <_printf_i+0x28>
 8006eda:	a101      	add	r1, pc, #4	@ (adr r1, 8006ee0 <_printf_i+0x40>)
 8006edc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ee0:	08006f39 	.word	0x08006f39
 8006ee4:	08006f4d 	.word	0x08006f4d
 8006ee8:	08006ec9 	.word	0x08006ec9
 8006eec:	08006ec9 	.word	0x08006ec9
 8006ef0:	08006ec9 	.word	0x08006ec9
 8006ef4:	08006ec9 	.word	0x08006ec9
 8006ef8:	08006f4d 	.word	0x08006f4d
 8006efc:	08006ec9 	.word	0x08006ec9
 8006f00:	08006ec9 	.word	0x08006ec9
 8006f04:	08006ec9 	.word	0x08006ec9
 8006f08:	08006ec9 	.word	0x08006ec9
 8006f0c:	0800704b 	.word	0x0800704b
 8006f10:	08006f77 	.word	0x08006f77
 8006f14:	08007005 	.word	0x08007005
 8006f18:	08006ec9 	.word	0x08006ec9
 8006f1c:	08006ec9 	.word	0x08006ec9
 8006f20:	0800706d 	.word	0x0800706d
 8006f24:	08006ec9 	.word	0x08006ec9
 8006f28:	08006f77 	.word	0x08006f77
 8006f2c:	08006ec9 	.word	0x08006ec9
 8006f30:	08006ec9 	.word	0x08006ec9
 8006f34:	0800700d 	.word	0x0800700d
 8006f38:	6833      	ldr	r3, [r6, #0]
 8006f3a:	1d1a      	adds	r2, r3, #4
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	6032      	str	r2, [r6, #0]
 8006f40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e09c      	b.n	8007086 <_printf_i+0x1e6>
 8006f4c:	6833      	ldr	r3, [r6, #0]
 8006f4e:	6820      	ldr	r0, [r4, #0]
 8006f50:	1d19      	adds	r1, r3, #4
 8006f52:	6031      	str	r1, [r6, #0]
 8006f54:	0606      	lsls	r6, r0, #24
 8006f56:	d501      	bpl.n	8006f5c <_printf_i+0xbc>
 8006f58:	681d      	ldr	r5, [r3, #0]
 8006f5a:	e003      	b.n	8006f64 <_printf_i+0xc4>
 8006f5c:	0645      	lsls	r5, r0, #25
 8006f5e:	d5fb      	bpl.n	8006f58 <_printf_i+0xb8>
 8006f60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f64:	2d00      	cmp	r5, #0
 8006f66:	da03      	bge.n	8006f70 <_printf_i+0xd0>
 8006f68:	232d      	movs	r3, #45	@ 0x2d
 8006f6a:	426d      	negs	r5, r5
 8006f6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f70:	4858      	ldr	r0, [pc, #352]	@ (80070d4 <_printf_i+0x234>)
 8006f72:	230a      	movs	r3, #10
 8006f74:	e011      	b.n	8006f9a <_printf_i+0xfa>
 8006f76:	6821      	ldr	r1, [r4, #0]
 8006f78:	6833      	ldr	r3, [r6, #0]
 8006f7a:	0608      	lsls	r0, r1, #24
 8006f7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f80:	d402      	bmi.n	8006f88 <_printf_i+0xe8>
 8006f82:	0649      	lsls	r1, r1, #25
 8006f84:	bf48      	it	mi
 8006f86:	b2ad      	uxthmi	r5, r5
 8006f88:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f8a:	4852      	ldr	r0, [pc, #328]	@ (80070d4 <_printf_i+0x234>)
 8006f8c:	6033      	str	r3, [r6, #0]
 8006f8e:	bf14      	ite	ne
 8006f90:	230a      	movne	r3, #10
 8006f92:	2308      	moveq	r3, #8
 8006f94:	2100      	movs	r1, #0
 8006f96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f9a:	6866      	ldr	r6, [r4, #4]
 8006f9c:	60a6      	str	r6, [r4, #8]
 8006f9e:	2e00      	cmp	r6, #0
 8006fa0:	db05      	blt.n	8006fae <_printf_i+0x10e>
 8006fa2:	6821      	ldr	r1, [r4, #0]
 8006fa4:	432e      	orrs	r6, r5
 8006fa6:	f021 0104 	bic.w	r1, r1, #4
 8006faa:	6021      	str	r1, [r4, #0]
 8006fac:	d04b      	beq.n	8007046 <_printf_i+0x1a6>
 8006fae:	4616      	mov	r6, r2
 8006fb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fb4:	fb03 5711 	mls	r7, r3, r1, r5
 8006fb8:	5dc7      	ldrb	r7, [r0, r7]
 8006fba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fbe:	462f      	mov	r7, r5
 8006fc0:	42bb      	cmp	r3, r7
 8006fc2:	460d      	mov	r5, r1
 8006fc4:	d9f4      	bls.n	8006fb0 <_printf_i+0x110>
 8006fc6:	2b08      	cmp	r3, #8
 8006fc8:	d10b      	bne.n	8006fe2 <_printf_i+0x142>
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	07df      	lsls	r7, r3, #31
 8006fce:	d508      	bpl.n	8006fe2 <_printf_i+0x142>
 8006fd0:	6923      	ldr	r3, [r4, #16]
 8006fd2:	6861      	ldr	r1, [r4, #4]
 8006fd4:	4299      	cmp	r1, r3
 8006fd6:	bfde      	ittt	le
 8006fd8:	2330      	movle	r3, #48	@ 0x30
 8006fda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fde:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006fe2:	1b92      	subs	r2, r2, r6
 8006fe4:	6122      	str	r2, [r4, #16]
 8006fe6:	f8cd a000 	str.w	sl, [sp]
 8006fea:	464b      	mov	r3, r9
 8006fec:	aa03      	add	r2, sp, #12
 8006fee:	4621      	mov	r1, r4
 8006ff0:	4640      	mov	r0, r8
 8006ff2:	f7ff fee7 	bl	8006dc4 <_printf_common>
 8006ff6:	3001      	adds	r0, #1
 8006ff8:	d14a      	bne.n	8007090 <_printf_i+0x1f0>
 8006ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8006ffe:	b004      	add	sp, #16
 8007000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	f043 0320 	orr.w	r3, r3, #32
 800700a:	6023      	str	r3, [r4, #0]
 800700c:	4832      	ldr	r0, [pc, #200]	@ (80070d8 <_printf_i+0x238>)
 800700e:	2778      	movs	r7, #120	@ 0x78
 8007010:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007014:	6823      	ldr	r3, [r4, #0]
 8007016:	6831      	ldr	r1, [r6, #0]
 8007018:	061f      	lsls	r7, r3, #24
 800701a:	f851 5b04 	ldr.w	r5, [r1], #4
 800701e:	d402      	bmi.n	8007026 <_printf_i+0x186>
 8007020:	065f      	lsls	r7, r3, #25
 8007022:	bf48      	it	mi
 8007024:	b2ad      	uxthmi	r5, r5
 8007026:	6031      	str	r1, [r6, #0]
 8007028:	07d9      	lsls	r1, r3, #31
 800702a:	bf44      	itt	mi
 800702c:	f043 0320 	orrmi.w	r3, r3, #32
 8007030:	6023      	strmi	r3, [r4, #0]
 8007032:	b11d      	cbz	r5, 800703c <_printf_i+0x19c>
 8007034:	2310      	movs	r3, #16
 8007036:	e7ad      	b.n	8006f94 <_printf_i+0xf4>
 8007038:	4826      	ldr	r0, [pc, #152]	@ (80070d4 <_printf_i+0x234>)
 800703a:	e7e9      	b.n	8007010 <_printf_i+0x170>
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	f023 0320 	bic.w	r3, r3, #32
 8007042:	6023      	str	r3, [r4, #0]
 8007044:	e7f6      	b.n	8007034 <_printf_i+0x194>
 8007046:	4616      	mov	r6, r2
 8007048:	e7bd      	b.n	8006fc6 <_printf_i+0x126>
 800704a:	6833      	ldr	r3, [r6, #0]
 800704c:	6825      	ldr	r5, [r4, #0]
 800704e:	6961      	ldr	r1, [r4, #20]
 8007050:	1d18      	adds	r0, r3, #4
 8007052:	6030      	str	r0, [r6, #0]
 8007054:	062e      	lsls	r6, r5, #24
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	d501      	bpl.n	800705e <_printf_i+0x1be>
 800705a:	6019      	str	r1, [r3, #0]
 800705c:	e002      	b.n	8007064 <_printf_i+0x1c4>
 800705e:	0668      	lsls	r0, r5, #25
 8007060:	d5fb      	bpl.n	800705a <_printf_i+0x1ba>
 8007062:	8019      	strh	r1, [r3, #0]
 8007064:	2300      	movs	r3, #0
 8007066:	6123      	str	r3, [r4, #16]
 8007068:	4616      	mov	r6, r2
 800706a:	e7bc      	b.n	8006fe6 <_printf_i+0x146>
 800706c:	6833      	ldr	r3, [r6, #0]
 800706e:	1d1a      	adds	r2, r3, #4
 8007070:	6032      	str	r2, [r6, #0]
 8007072:	681e      	ldr	r6, [r3, #0]
 8007074:	6862      	ldr	r2, [r4, #4]
 8007076:	2100      	movs	r1, #0
 8007078:	4630      	mov	r0, r6
 800707a:	f7f9 f8c1 	bl	8000200 <memchr>
 800707e:	b108      	cbz	r0, 8007084 <_printf_i+0x1e4>
 8007080:	1b80      	subs	r0, r0, r6
 8007082:	6060      	str	r0, [r4, #4]
 8007084:	6863      	ldr	r3, [r4, #4]
 8007086:	6123      	str	r3, [r4, #16]
 8007088:	2300      	movs	r3, #0
 800708a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800708e:	e7aa      	b.n	8006fe6 <_printf_i+0x146>
 8007090:	6923      	ldr	r3, [r4, #16]
 8007092:	4632      	mov	r2, r6
 8007094:	4649      	mov	r1, r9
 8007096:	4640      	mov	r0, r8
 8007098:	47d0      	blx	sl
 800709a:	3001      	adds	r0, #1
 800709c:	d0ad      	beq.n	8006ffa <_printf_i+0x15a>
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	079b      	lsls	r3, r3, #30
 80070a2:	d413      	bmi.n	80070cc <_printf_i+0x22c>
 80070a4:	68e0      	ldr	r0, [r4, #12]
 80070a6:	9b03      	ldr	r3, [sp, #12]
 80070a8:	4298      	cmp	r0, r3
 80070aa:	bfb8      	it	lt
 80070ac:	4618      	movlt	r0, r3
 80070ae:	e7a6      	b.n	8006ffe <_printf_i+0x15e>
 80070b0:	2301      	movs	r3, #1
 80070b2:	4632      	mov	r2, r6
 80070b4:	4649      	mov	r1, r9
 80070b6:	4640      	mov	r0, r8
 80070b8:	47d0      	blx	sl
 80070ba:	3001      	adds	r0, #1
 80070bc:	d09d      	beq.n	8006ffa <_printf_i+0x15a>
 80070be:	3501      	adds	r5, #1
 80070c0:	68e3      	ldr	r3, [r4, #12]
 80070c2:	9903      	ldr	r1, [sp, #12]
 80070c4:	1a5b      	subs	r3, r3, r1
 80070c6:	42ab      	cmp	r3, r5
 80070c8:	dcf2      	bgt.n	80070b0 <_printf_i+0x210>
 80070ca:	e7eb      	b.n	80070a4 <_printf_i+0x204>
 80070cc:	2500      	movs	r5, #0
 80070ce:	f104 0619 	add.w	r6, r4, #25
 80070d2:	e7f5      	b.n	80070c0 <_printf_i+0x220>
 80070d4:	0800ba78 	.word	0x0800ba78
 80070d8:	0800ba89 	.word	0x0800ba89

080070dc <_scanf_float>:
 80070dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e0:	b087      	sub	sp, #28
 80070e2:	4691      	mov	r9, r2
 80070e4:	9303      	str	r3, [sp, #12]
 80070e6:	688b      	ldr	r3, [r1, #8]
 80070e8:	1e5a      	subs	r2, r3, #1
 80070ea:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80070ee:	bf81      	itttt	hi
 80070f0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80070f4:	eb03 0b05 	addhi.w	fp, r3, r5
 80070f8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80070fc:	608b      	strhi	r3, [r1, #8]
 80070fe:	680b      	ldr	r3, [r1, #0]
 8007100:	460a      	mov	r2, r1
 8007102:	f04f 0500 	mov.w	r5, #0
 8007106:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800710a:	f842 3b1c 	str.w	r3, [r2], #28
 800710e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007112:	4680      	mov	r8, r0
 8007114:	460c      	mov	r4, r1
 8007116:	bf98      	it	ls
 8007118:	f04f 0b00 	movls.w	fp, #0
 800711c:	9201      	str	r2, [sp, #4]
 800711e:	4616      	mov	r6, r2
 8007120:	46aa      	mov	sl, r5
 8007122:	462f      	mov	r7, r5
 8007124:	9502      	str	r5, [sp, #8]
 8007126:	68a2      	ldr	r2, [r4, #8]
 8007128:	b15a      	cbz	r2, 8007142 <_scanf_float+0x66>
 800712a:	f8d9 3000 	ldr.w	r3, [r9]
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	2b4e      	cmp	r3, #78	@ 0x4e
 8007132:	d863      	bhi.n	80071fc <_scanf_float+0x120>
 8007134:	2b40      	cmp	r3, #64	@ 0x40
 8007136:	d83b      	bhi.n	80071b0 <_scanf_float+0xd4>
 8007138:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800713c:	b2c8      	uxtb	r0, r1
 800713e:	280e      	cmp	r0, #14
 8007140:	d939      	bls.n	80071b6 <_scanf_float+0xda>
 8007142:	b11f      	cbz	r7, 800714c <_scanf_float+0x70>
 8007144:	6823      	ldr	r3, [r4, #0]
 8007146:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800714a:	6023      	str	r3, [r4, #0]
 800714c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007150:	f1ba 0f01 	cmp.w	sl, #1
 8007154:	f200 8114 	bhi.w	8007380 <_scanf_float+0x2a4>
 8007158:	9b01      	ldr	r3, [sp, #4]
 800715a:	429e      	cmp	r6, r3
 800715c:	f200 8105 	bhi.w	800736a <_scanf_float+0x28e>
 8007160:	2001      	movs	r0, #1
 8007162:	b007      	add	sp, #28
 8007164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007168:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800716c:	2a0d      	cmp	r2, #13
 800716e:	d8e8      	bhi.n	8007142 <_scanf_float+0x66>
 8007170:	a101      	add	r1, pc, #4	@ (adr r1, 8007178 <_scanf_float+0x9c>)
 8007172:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007176:	bf00      	nop
 8007178:	080072c1 	.word	0x080072c1
 800717c:	08007143 	.word	0x08007143
 8007180:	08007143 	.word	0x08007143
 8007184:	08007143 	.word	0x08007143
 8007188:	0800731d 	.word	0x0800731d
 800718c:	080072f7 	.word	0x080072f7
 8007190:	08007143 	.word	0x08007143
 8007194:	08007143 	.word	0x08007143
 8007198:	080072cf 	.word	0x080072cf
 800719c:	08007143 	.word	0x08007143
 80071a0:	08007143 	.word	0x08007143
 80071a4:	08007143 	.word	0x08007143
 80071a8:	08007143 	.word	0x08007143
 80071ac:	0800728b 	.word	0x0800728b
 80071b0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80071b4:	e7da      	b.n	800716c <_scanf_float+0x90>
 80071b6:	290e      	cmp	r1, #14
 80071b8:	d8c3      	bhi.n	8007142 <_scanf_float+0x66>
 80071ba:	a001      	add	r0, pc, #4	@ (adr r0, 80071c0 <_scanf_float+0xe4>)
 80071bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80071c0:	0800727b 	.word	0x0800727b
 80071c4:	08007143 	.word	0x08007143
 80071c8:	0800727b 	.word	0x0800727b
 80071cc:	0800730b 	.word	0x0800730b
 80071d0:	08007143 	.word	0x08007143
 80071d4:	0800721d 	.word	0x0800721d
 80071d8:	08007261 	.word	0x08007261
 80071dc:	08007261 	.word	0x08007261
 80071e0:	08007261 	.word	0x08007261
 80071e4:	08007261 	.word	0x08007261
 80071e8:	08007261 	.word	0x08007261
 80071ec:	08007261 	.word	0x08007261
 80071f0:	08007261 	.word	0x08007261
 80071f4:	08007261 	.word	0x08007261
 80071f8:	08007261 	.word	0x08007261
 80071fc:	2b6e      	cmp	r3, #110	@ 0x6e
 80071fe:	d809      	bhi.n	8007214 <_scanf_float+0x138>
 8007200:	2b60      	cmp	r3, #96	@ 0x60
 8007202:	d8b1      	bhi.n	8007168 <_scanf_float+0x8c>
 8007204:	2b54      	cmp	r3, #84	@ 0x54
 8007206:	d07b      	beq.n	8007300 <_scanf_float+0x224>
 8007208:	2b59      	cmp	r3, #89	@ 0x59
 800720a:	d19a      	bne.n	8007142 <_scanf_float+0x66>
 800720c:	2d07      	cmp	r5, #7
 800720e:	d198      	bne.n	8007142 <_scanf_float+0x66>
 8007210:	2508      	movs	r5, #8
 8007212:	e02f      	b.n	8007274 <_scanf_float+0x198>
 8007214:	2b74      	cmp	r3, #116	@ 0x74
 8007216:	d073      	beq.n	8007300 <_scanf_float+0x224>
 8007218:	2b79      	cmp	r3, #121	@ 0x79
 800721a:	e7f6      	b.n	800720a <_scanf_float+0x12e>
 800721c:	6821      	ldr	r1, [r4, #0]
 800721e:	05c8      	lsls	r0, r1, #23
 8007220:	d51e      	bpl.n	8007260 <_scanf_float+0x184>
 8007222:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007226:	6021      	str	r1, [r4, #0]
 8007228:	3701      	adds	r7, #1
 800722a:	f1bb 0f00 	cmp.w	fp, #0
 800722e:	d003      	beq.n	8007238 <_scanf_float+0x15c>
 8007230:	3201      	adds	r2, #1
 8007232:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007236:	60a2      	str	r2, [r4, #8]
 8007238:	68a3      	ldr	r3, [r4, #8]
 800723a:	3b01      	subs	r3, #1
 800723c:	60a3      	str	r3, [r4, #8]
 800723e:	6923      	ldr	r3, [r4, #16]
 8007240:	3301      	adds	r3, #1
 8007242:	6123      	str	r3, [r4, #16]
 8007244:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007248:	3b01      	subs	r3, #1
 800724a:	2b00      	cmp	r3, #0
 800724c:	f8c9 3004 	str.w	r3, [r9, #4]
 8007250:	f340 8082 	ble.w	8007358 <_scanf_float+0x27c>
 8007254:	f8d9 3000 	ldr.w	r3, [r9]
 8007258:	3301      	adds	r3, #1
 800725a:	f8c9 3000 	str.w	r3, [r9]
 800725e:	e762      	b.n	8007126 <_scanf_float+0x4a>
 8007260:	eb1a 0105 	adds.w	r1, sl, r5
 8007264:	f47f af6d 	bne.w	8007142 <_scanf_float+0x66>
 8007268:	6822      	ldr	r2, [r4, #0]
 800726a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800726e:	6022      	str	r2, [r4, #0]
 8007270:	460d      	mov	r5, r1
 8007272:	468a      	mov	sl, r1
 8007274:	f806 3b01 	strb.w	r3, [r6], #1
 8007278:	e7de      	b.n	8007238 <_scanf_float+0x15c>
 800727a:	6822      	ldr	r2, [r4, #0]
 800727c:	0610      	lsls	r0, r2, #24
 800727e:	f57f af60 	bpl.w	8007142 <_scanf_float+0x66>
 8007282:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007286:	6022      	str	r2, [r4, #0]
 8007288:	e7f4      	b.n	8007274 <_scanf_float+0x198>
 800728a:	f1ba 0f00 	cmp.w	sl, #0
 800728e:	d10c      	bne.n	80072aa <_scanf_float+0x1ce>
 8007290:	b977      	cbnz	r7, 80072b0 <_scanf_float+0x1d4>
 8007292:	6822      	ldr	r2, [r4, #0]
 8007294:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007298:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800729c:	d108      	bne.n	80072b0 <_scanf_float+0x1d4>
 800729e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80072a2:	6022      	str	r2, [r4, #0]
 80072a4:	f04f 0a01 	mov.w	sl, #1
 80072a8:	e7e4      	b.n	8007274 <_scanf_float+0x198>
 80072aa:	f1ba 0f02 	cmp.w	sl, #2
 80072ae:	d050      	beq.n	8007352 <_scanf_float+0x276>
 80072b0:	2d01      	cmp	r5, #1
 80072b2:	d002      	beq.n	80072ba <_scanf_float+0x1de>
 80072b4:	2d04      	cmp	r5, #4
 80072b6:	f47f af44 	bne.w	8007142 <_scanf_float+0x66>
 80072ba:	3501      	adds	r5, #1
 80072bc:	b2ed      	uxtb	r5, r5
 80072be:	e7d9      	b.n	8007274 <_scanf_float+0x198>
 80072c0:	f1ba 0f01 	cmp.w	sl, #1
 80072c4:	f47f af3d 	bne.w	8007142 <_scanf_float+0x66>
 80072c8:	f04f 0a02 	mov.w	sl, #2
 80072cc:	e7d2      	b.n	8007274 <_scanf_float+0x198>
 80072ce:	b975      	cbnz	r5, 80072ee <_scanf_float+0x212>
 80072d0:	2f00      	cmp	r7, #0
 80072d2:	f47f af37 	bne.w	8007144 <_scanf_float+0x68>
 80072d6:	6822      	ldr	r2, [r4, #0]
 80072d8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80072dc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80072e0:	f040 8103 	bne.w	80074ea <_scanf_float+0x40e>
 80072e4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80072e8:	6022      	str	r2, [r4, #0]
 80072ea:	2501      	movs	r5, #1
 80072ec:	e7c2      	b.n	8007274 <_scanf_float+0x198>
 80072ee:	2d03      	cmp	r5, #3
 80072f0:	d0e3      	beq.n	80072ba <_scanf_float+0x1de>
 80072f2:	2d05      	cmp	r5, #5
 80072f4:	e7df      	b.n	80072b6 <_scanf_float+0x1da>
 80072f6:	2d02      	cmp	r5, #2
 80072f8:	f47f af23 	bne.w	8007142 <_scanf_float+0x66>
 80072fc:	2503      	movs	r5, #3
 80072fe:	e7b9      	b.n	8007274 <_scanf_float+0x198>
 8007300:	2d06      	cmp	r5, #6
 8007302:	f47f af1e 	bne.w	8007142 <_scanf_float+0x66>
 8007306:	2507      	movs	r5, #7
 8007308:	e7b4      	b.n	8007274 <_scanf_float+0x198>
 800730a:	6822      	ldr	r2, [r4, #0]
 800730c:	0591      	lsls	r1, r2, #22
 800730e:	f57f af18 	bpl.w	8007142 <_scanf_float+0x66>
 8007312:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007316:	6022      	str	r2, [r4, #0]
 8007318:	9702      	str	r7, [sp, #8]
 800731a:	e7ab      	b.n	8007274 <_scanf_float+0x198>
 800731c:	6822      	ldr	r2, [r4, #0]
 800731e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007322:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007326:	d005      	beq.n	8007334 <_scanf_float+0x258>
 8007328:	0550      	lsls	r0, r2, #21
 800732a:	f57f af0a 	bpl.w	8007142 <_scanf_float+0x66>
 800732e:	2f00      	cmp	r7, #0
 8007330:	f000 80db 	beq.w	80074ea <_scanf_float+0x40e>
 8007334:	0591      	lsls	r1, r2, #22
 8007336:	bf58      	it	pl
 8007338:	9902      	ldrpl	r1, [sp, #8]
 800733a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800733e:	bf58      	it	pl
 8007340:	1a79      	subpl	r1, r7, r1
 8007342:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007346:	bf58      	it	pl
 8007348:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800734c:	6022      	str	r2, [r4, #0]
 800734e:	2700      	movs	r7, #0
 8007350:	e790      	b.n	8007274 <_scanf_float+0x198>
 8007352:	f04f 0a03 	mov.w	sl, #3
 8007356:	e78d      	b.n	8007274 <_scanf_float+0x198>
 8007358:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800735c:	4649      	mov	r1, r9
 800735e:	4640      	mov	r0, r8
 8007360:	4798      	blx	r3
 8007362:	2800      	cmp	r0, #0
 8007364:	f43f aedf 	beq.w	8007126 <_scanf_float+0x4a>
 8007368:	e6eb      	b.n	8007142 <_scanf_float+0x66>
 800736a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800736e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007372:	464a      	mov	r2, r9
 8007374:	4640      	mov	r0, r8
 8007376:	4798      	blx	r3
 8007378:	6923      	ldr	r3, [r4, #16]
 800737a:	3b01      	subs	r3, #1
 800737c:	6123      	str	r3, [r4, #16]
 800737e:	e6eb      	b.n	8007158 <_scanf_float+0x7c>
 8007380:	1e6b      	subs	r3, r5, #1
 8007382:	2b06      	cmp	r3, #6
 8007384:	d824      	bhi.n	80073d0 <_scanf_float+0x2f4>
 8007386:	2d02      	cmp	r5, #2
 8007388:	d836      	bhi.n	80073f8 <_scanf_float+0x31c>
 800738a:	9b01      	ldr	r3, [sp, #4]
 800738c:	429e      	cmp	r6, r3
 800738e:	f67f aee7 	bls.w	8007160 <_scanf_float+0x84>
 8007392:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007396:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800739a:	464a      	mov	r2, r9
 800739c:	4640      	mov	r0, r8
 800739e:	4798      	blx	r3
 80073a0:	6923      	ldr	r3, [r4, #16]
 80073a2:	3b01      	subs	r3, #1
 80073a4:	6123      	str	r3, [r4, #16]
 80073a6:	e7f0      	b.n	800738a <_scanf_float+0x2ae>
 80073a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80073ac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80073b0:	464a      	mov	r2, r9
 80073b2:	4640      	mov	r0, r8
 80073b4:	4798      	blx	r3
 80073b6:	6923      	ldr	r3, [r4, #16]
 80073b8:	3b01      	subs	r3, #1
 80073ba:	6123      	str	r3, [r4, #16]
 80073bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073c0:	fa5f fa8a 	uxtb.w	sl, sl
 80073c4:	f1ba 0f02 	cmp.w	sl, #2
 80073c8:	d1ee      	bne.n	80073a8 <_scanf_float+0x2cc>
 80073ca:	3d03      	subs	r5, #3
 80073cc:	b2ed      	uxtb	r5, r5
 80073ce:	1b76      	subs	r6, r6, r5
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	05da      	lsls	r2, r3, #23
 80073d4:	d530      	bpl.n	8007438 <_scanf_float+0x35c>
 80073d6:	055b      	lsls	r3, r3, #21
 80073d8:	d511      	bpl.n	80073fe <_scanf_float+0x322>
 80073da:	9b01      	ldr	r3, [sp, #4]
 80073dc:	429e      	cmp	r6, r3
 80073de:	f67f aebf 	bls.w	8007160 <_scanf_float+0x84>
 80073e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80073e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80073ea:	464a      	mov	r2, r9
 80073ec:	4640      	mov	r0, r8
 80073ee:	4798      	blx	r3
 80073f0:	6923      	ldr	r3, [r4, #16]
 80073f2:	3b01      	subs	r3, #1
 80073f4:	6123      	str	r3, [r4, #16]
 80073f6:	e7f0      	b.n	80073da <_scanf_float+0x2fe>
 80073f8:	46aa      	mov	sl, r5
 80073fa:	46b3      	mov	fp, r6
 80073fc:	e7de      	b.n	80073bc <_scanf_float+0x2e0>
 80073fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007402:	6923      	ldr	r3, [r4, #16]
 8007404:	2965      	cmp	r1, #101	@ 0x65
 8007406:	f103 33ff 	add.w	r3, r3, #4294967295
 800740a:	f106 35ff 	add.w	r5, r6, #4294967295
 800740e:	6123      	str	r3, [r4, #16]
 8007410:	d00c      	beq.n	800742c <_scanf_float+0x350>
 8007412:	2945      	cmp	r1, #69	@ 0x45
 8007414:	d00a      	beq.n	800742c <_scanf_float+0x350>
 8007416:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800741a:	464a      	mov	r2, r9
 800741c:	4640      	mov	r0, r8
 800741e:	4798      	blx	r3
 8007420:	6923      	ldr	r3, [r4, #16]
 8007422:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007426:	3b01      	subs	r3, #1
 8007428:	1eb5      	subs	r5, r6, #2
 800742a:	6123      	str	r3, [r4, #16]
 800742c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007430:	464a      	mov	r2, r9
 8007432:	4640      	mov	r0, r8
 8007434:	4798      	blx	r3
 8007436:	462e      	mov	r6, r5
 8007438:	6822      	ldr	r2, [r4, #0]
 800743a:	f012 0210 	ands.w	r2, r2, #16
 800743e:	d001      	beq.n	8007444 <_scanf_float+0x368>
 8007440:	2000      	movs	r0, #0
 8007442:	e68e      	b.n	8007162 <_scanf_float+0x86>
 8007444:	7032      	strb	r2, [r6, #0]
 8007446:	6823      	ldr	r3, [r4, #0]
 8007448:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800744c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007450:	d125      	bne.n	800749e <_scanf_float+0x3c2>
 8007452:	9b02      	ldr	r3, [sp, #8]
 8007454:	429f      	cmp	r7, r3
 8007456:	d00a      	beq.n	800746e <_scanf_float+0x392>
 8007458:	1bda      	subs	r2, r3, r7
 800745a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800745e:	429e      	cmp	r6, r3
 8007460:	bf28      	it	cs
 8007462:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007466:	4922      	ldr	r1, [pc, #136]	@ (80074f0 <_scanf_float+0x414>)
 8007468:	4630      	mov	r0, r6
 800746a:	f000 f907 	bl	800767c <siprintf>
 800746e:	9901      	ldr	r1, [sp, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	4640      	mov	r0, r8
 8007474:	f002 fc6c 	bl	8009d50 <_strtod_r>
 8007478:	9b03      	ldr	r3, [sp, #12]
 800747a:	6821      	ldr	r1, [r4, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f011 0f02 	tst.w	r1, #2
 8007482:	ec57 6b10 	vmov	r6, r7, d0
 8007486:	f103 0204 	add.w	r2, r3, #4
 800748a:	d015      	beq.n	80074b8 <_scanf_float+0x3dc>
 800748c:	9903      	ldr	r1, [sp, #12]
 800748e:	600a      	str	r2, [r1, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	e9c3 6700 	strd	r6, r7, [r3]
 8007496:	68e3      	ldr	r3, [r4, #12]
 8007498:	3301      	adds	r3, #1
 800749a:	60e3      	str	r3, [r4, #12]
 800749c:	e7d0      	b.n	8007440 <_scanf_float+0x364>
 800749e:	9b04      	ldr	r3, [sp, #16]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d0e4      	beq.n	800746e <_scanf_float+0x392>
 80074a4:	9905      	ldr	r1, [sp, #20]
 80074a6:	230a      	movs	r3, #10
 80074a8:	3101      	adds	r1, #1
 80074aa:	4640      	mov	r0, r8
 80074ac:	f002 fcd0 	bl	8009e50 <_strtol_r>
 80074b0:	9b04      	ldr	r3, [sp, #16]
 80074b2:	9e05      	ldr	r6, [sp, #20]
 80074b4:	1ac2      	subs	r2, r0, r3
 80074b6:	e7d0      	b.n	800745a <_scanf_float+0x37e>
 80074b8:	f011 0f04 	tst.w	r1, #4
 80074bc:	9903      	ldr	r1, [sp, #12]
 80074be:	600a      	str	r2, [r1, #0]
 80074c0:	d1e6      	bne.n	8007490 <_scanf_float+0x3b4>
 80074c2:	681d      	ldr	r5, [r3, #0]
 80074c4:	4632      	mov	r2, r6
 80074c6:	463b      	mov	r3, r7
 80074c8:	4630      	mov	r0, r6
 80074ca:	4639      	mov	r1, r7
 80074cc:	f7f9 fb46 	bl	8000b5c <__aeabi_dcmpun>
 80074d0:	b128      	cbz	r0, 80074de <_scanf_float+0x402>
 80074d2:	4808      	ldr	r0, [pc, #32]	@ (80074f4 <_scanf_float+0x418>)
 80074d4:	f000 fa30 	bl	8007938 <nanf>
 80074d8:	ed85 0a00 	vstr	s0, [r5]
 80074dc:	e7db      	b.n	8007496 <_scanf_float+0x3ba>
 80074de:	4630      	mov	r0, r6
 80074e0:	4639      	mov	r1, r7
 80074e2:	f7f9 fb99 	bl	8000c18 <__aeabi_d2f>
 80074e6:	6028      	str	r0, [r5, #0]
 80074e8:	e7d5      	b.n	8007496 <_scanf_float+0x3ba>
 80074ea:	2700      	movs	r7, #0
 80074ec:	e62e      	b.n	800714c <_scanf_float+0x70>
 80074ee:	bf00      	nop
 80074f0:	0800ba9a 	.word	0x0800ba9a
 80074f4:	0800bbf6 	.word	0x0800bbf6

080074f8 <std>:
 80074f8:	2300      	movs	r3, #0
 80074fa:	b510      	push	{r4, lr}
 80074fc:	4604      	mov	r4, r0
 80074fe:	e9c0 3300 	strd	r3, r3, [r0]
 8007502:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007506:	6083      	str	r3, [r0, #8]
 8007508:	8181      	strh	r1, [r0, #12]
 800750a:	6643      	str	r3, [r0, #100]	@ 0x64
 800750c:	81c2      	strh	r2, [r0, #14]
 800750e:	6183      	str	r3, [r0, #24]
 8007510:	4619      	mov	r1, r3
 8007512:	2208      	movs	r2, #8
 8007514:	305c      	adds	r0, #92	@ 0x5c
 8007516:	f000 f981 	bl	800781c <memset>
 800751a:	4b0d      	ldr	r3, [pc, #52]	@ (8007550 <std+0x58>)
 800751c:	6263      	str	r3, [r4, #36]	@ 0x24
 800751e:	4b0d      	ldr	r3, [pc, #52]	@ (8007554 <std+0x5c>)
 8007520:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007522:	4b0d      	ldr	r3, [pc, #52]	@ (8007558 <std+0x60>)
 8007524:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007526:	4b0d      	ldr	r3, [pc, #52]	@ (800755c <std+0x64>)
 8007528:	6323      	str	r3, [r4, #48]	@ 0x30
 800752a:	4b0d      	ldr	r3, [pc, #52]	@ (8007560 <std+0x68>)
 800752c:	6224      	str	r4, [r4, #32]
 800752e:	429c      	cmp	r4, r3
 8007530:	d006      	beq.n	8007540 <std+0x48>
 8007532:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007536:	4294      	cmp	r4, r2
 8007538:	d002      	beq.n	8007540 <std+0x48>
 800753a:	33d0      	adds	r3, #208	@ 0xd0
 800753c:	429c      	cmp	r4, r3
 800753e:	d105      	bne.n	800754c <std+0x54>
 8007540:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007548:	f000 b9e4 	b.w	8007914 <__retarget_lock_init_recursive>
 800754c:	bd10      	pop	{r4, pc}
 800754e:	bf00      	nop
 8007550:	08007719 	.word	0x08007719
 8007554:	0800773f 	.word	0x0800773f
 8007558:	08007777 	.word	0x08007777
 800755c:	0800779b 	.word	0x0800779b
 8007560:	20000b04 	.word	0x20000b04

08007564 <stdio_exit_handler>:
 8007564:	4a02      	ldr	r2, [pc, #8]	@ (8007570 <stdio_exit_handler+0xc>)
 8007566:	4903      	ldr	r1, [pc, #12]	@ (8007574 <stdio_exit_handler+0x10>)
 8007568:	4803      	ldr	r0, [pc, #12]	@ (8007578 <stdio_exit_handler+0x14>)
 800756a:	f000 b869 	b.w	8007640 <_fwalk_sglue>
 800756e:	bf00      	nop
 8007570:	20000014 	.word	0x20000014
 8007574:	0800a849 	.word	0x0800a849
 8007578:	20000024 	.word	0x20000024

0800757c <cleanup_stdio>:
 800757c:	6841      	ldr	r1, [r0, #4]
 800757e:	4b0c      	ldr	r3, [pc, #48]	@ (80075b0 <cleanup_stdio+0x34>)
 8007580:	4299      	cmp	r1, r3
 8007582:	b510      	push	{r4, lr}
 8007584:	4604      	mov	r4, r0
 8007586:	d001      	beq.n	800758c <cleanup_stdio+0x10>
 8007588:	f003 f95e 	bl	800a848 <_fflush_r>
 800758c:	68a1      	ldr	r1, [r4, #8]
 800758e:	4b09      	ldr	r3, [pc, #36]	@ (80075b4 <cleanup_stdio+0x38>)
 8007590:	4299      	cmp	r1, r3
 8007592:	d002      	beq.n	800759a <cleanup_stdio+0x1e>
 8007594:	4620      	mov	r0, r4
 8007596:	f003 f957 	bl	800a848 <_fflush_r>
 800759a:	68e1      	ldr	r1, [r4, #12]
 800759c:	4b06      	ldr	r3, [pc, #24]	@ (80075b8 <cleanup_stdio+0x3c>)
 800759e:	4299      	cmp	r1, r3
 80075a0:	d004      	beq.n	80075ac <cleanup_stdio+0x30>
 80075a2:	4620      	mov	r0, r4
 80075a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075a8:	f003 b94e 	b.w	800a848 <_fflush_r>
 80075ac:	bd10      	pop	{r4, pc}
 80075ae:	bf00      	nop
 80075b0:	20000b04 	.word	0x20000b04
 80075b4:	20000b6c 	.word	0x20000b6c
 80075b8:	20000bd4 	.word	0x20000bd4

080075bc <global_stdio_init.part.0>:
 80075bc:	b510      	push	{r4, lr}
 80075be:	4b0b      	ldr	r3, [pc, #44]	@ (80075ec <global_stdio_init.part.0+0x30>)
 80075c0:	4c0b      	ldr	r4, [pc, #44]	@ (80075f0 <global_stdio_init.part.0+0x34>)
 80075c2:	4a0c      	ldr	r2, [pc, #48]	@ (80075f4 <global_stdio_init.part.0+0x38>)
 80075c4:	601a      	str	r2, [r3, #0]
 80075c6:	4620      	mov	r0, r4
 80075c8:	2200      	movs	r2, #0
 80075ca:	2104      	movs	r1, #4
 80075cc:	f7ff ff94 	bl	80074f8 <std>
 80075d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80075d4:	2201      	movs	r2, #1
 80075d6:	2109      	movs	r1, #9
 80075d8:	f7ff ff8e 	bl	80074f8 <std>
 80075dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80075e0:	2202      	movs	r2, #2
 80075e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075e6:	2112      	movs	r1, #18
 80075e8:	f7ff bf86 	b.w	80074f8 <std>
 80075ec:	20000c3c 	.word	0x20000c3c
 80075f0:	20000b04 	.word	0x20000b04
 80075f4:	08007565 	.word	0x08007565

080075f8 <__sfp_lock_acquire>:
 80075f8:	4801      	ldr	r0, [pc, #4]	@ (8007600 <__sfp_lock_acquire+0x8>)
 80075fa:	f000 b98c 	b.w	8007916 <__retarget_lock_acquire_recursive>
 80075fe:	bf00      	nop
 8007600:	20000c45 	.word	0x20000c45

08007604 <__sfp_lock_release>:
 8007604:	4801      	ldr	r0, [pc, #4]	@ (800760c <__sfp_lock_release+0x8>)
 8007606:	f000 b987 	b.w	8007918 <__retarget_lock_release_recursive>
 800760a:	bf00      	nop
 800760c:	20000c45 	.word	0x20000c45

08007610 <__sinit>:
 8007610:	b510      	push	{r4, lr}
 8007612:	4604      	mov	r4, r0
 8007614:	f7ff fff0 	bl	80075f8 <__sfp_lock_acquire>
 8007618:	6a23      	ldr	r3, [r4, #32]
 800761a:	b11b      	cbz	r3, 8007624 <__sinit+0x14>
 800761c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007620:	f7ff bff0 	b.w	8007604 <__sfp_lock_release>
 8007624:	4b04      	ldr	r3, [pc, #16]	@ (8007638 <__sinit+0x28>)
 8007626:	6223      	str	r3, [r4, #32]
 8007628:	4b04      	ldr	r3, [pc, #16]	@ (800763c <__sinit+0x2c>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1f5      	bne.n	800761c <__sinit+0xc>
 8007630:	f7ff ffc4 	bl	80075bc <global_stdio_init.part.0>
 8007634:	e7f2      	b.n	800761c <__sinit+0xc>
 8007636:	bf00      	nop
 8007638:	0800757d 	.word	0x0800757d
 800763c:	20000c3c 	.word	0x20000c3c

08007640 <_fwalk_sglue>:
 8007640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007644:	4607      	mov	r7, r0
 8007646:	4688      	mov	r8, r1
 8007648:	4614      	mov	r4, r2
 800764a:	2600      	movs	r6, #0
 800764c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007650:	f1b9 0901 	subs.w	r9, r9, #1
 8007654:	d505      	bpl.n	8007662 <_fwalk_sglue+0x22>
 8007656:	6824      	ldr	r4, [r4, #0]
 8007658:	2c00      	cmp	r4, #0
 800765a:	d1f7      	bne.n	800764c <_fwalk_sglue+0xc>
 800765c:	4630      	mov	r0, r6
 800765e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007662:	89ab      	ldrh	r3, [r5, #12]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d907      	bls.n	8007678 <_fwalk_sglue+0x38>
 8007668:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800766c:	3301      	adds	r3, #1
 800766e:	d003      	beq.n	8007678 <_fwalk_sglue+0x38>
 8007670:	4629      	mov	r1, r5
 8007672:	4638      	mov	r0, r7
 8007674:	47c0      	blx	r8
 8007676:	4306      	orrs	r6, r0
 8007678:	3568      	adds	r5, #104	@ 0x68
 800767a:	e7e9      	b.n	8007650 <_fwalk_sglue+0x10>

0800767c <siprintf>:
 800767c:	b40e      	push	{r1, r2, r3}
 800767e:	b510      	push	{r4, lr}
 8007680:	b09d      	sub	sp, #116	@ 0x74
 8007682:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007684:	9002      	str	r0, [sp, #8]
 8007686:	9006      	str	r0, [sp, #24]
 8007688:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800768c:	480a      	ldr	r0, [pc, #40]	@ (80076b8 <siprintf+0x3c>)
 800768e:	9107      	str	r1, [sp, #28]
 8007690:	9104      	str	r1, [sp, #16]
 8007692:	490a      	ldr	r1, [pc, #40]	@ (80076bc <siprintf+0x40>)
 8007694:	f853 2b04 	ldr.w	r2, [r3], #4
 8007698:	9105      	str	r1, [sp, #20]
 800769a:	2400      	movs	r4, #0
 800769c:	a902      	add	r1, sp, #8
 800769e:	6800      	ldr	r0, [r0, #0]
 80076a0:	9301      	str	r3, [sp, #4]
 80076a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80076a4:	f002 fc32 	bl	8009f0c <_svfiprintf_r>
 80076a8:	9b02      	ldr	r3, [sp, #8]
 80076aa:	701c      	strb	r4, [r3, #0]
 80076ac:	b01d      	add	sp, #116	@ 0x74
 80076ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076b2:	b003      	add	sp, #12
 80076b4:	4770      	bx	lr
 80076b6:	bf00      	nop
 80076b8:	20000020 	.word	0x20000020
 80076bc:	ffff0208 	.word	0xffff0208

080076c0 <siscanf>:
 80076c0:	b40e      	push	{r1, r2, r3}
 80076c2:	b570      	push	{r4, r5, r6, lr}
 80076c4:	b09d      	sub	sp, #116	@ 0x74
 80076c6:	ac21      	add	r4, sp, #132	@ 0x84
 80076c8:	2500      	movs	r5, #0
 80076ca:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80076ce:	f854 6b04 	ldr.w	r6, [r4], #4
 80076d2:	f8ad 2014 	strh.w	r2, [sp, #20]
 80076d6:	951b      	str	r5, [sp, #108]	@ 0x6c
 80076d8:	9002      	str	r0, [sp, #8]
 80076da:	9006      	str	r0, [sp, #24]
 80076dc:	f7f8 fde0 	bl	80002a0 <strlen>
 80076e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007710 <siscanf+0x50>)
 80076e2:	9003      	str	r0, [sp, #12]
 80076e4:	9007      	str	r0, [sp, #28]
 80076e6:	480b      	ldr	r0, [pc, #44]	@ (8007714 <siscanf+0x54>)
 80076e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80076ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80076f2:	4632      	mov	r2, r6
 80076f4:	4623      	mov	r3, r4
 80076f6:	a902      	add	r1, sp, #8
 80076f8:	6800      	ldr	r0, [r0, #0]
 80076fa:	950f      	str	r5, [sp, #60]	@ 0x3c
 80076fc:	9514      	str	r5, [sp, #80]	@ 0x50
 80076fe:	9401      	str	r4, [sp, #4]
 8007700:	f002 fd5a 	bl	800a1b8 <__ssvfiscanf_r>
 8007704:	b01d      	add	sp, #116	@ 0x74
 8007706:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800770a:	b003      	add	sp, #12
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	0800773b 	.word	0x0800773b
 8007714:	20000020 	.word	0x20000020

08007718 <__sread>:
 8007718:	b510      	push	{r4, lr}
 800771a:	460c      	mov	r4, r1
 800771c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007720:	f000 f8aa 	bl	8007878 <_read_r>
 8007724:	2800      	cmp	r0, #0
 8007726:	bfab      	itete	ge
 8007728:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800772a:	89a3      	ldrhlt	r3, [r4, #12]
 800772c:	181b      	addge	r3, r3, r0
 800772e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007732:	bfac      	ite	ge
 8007734:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007736:	81a3      	strhlt	r3, [r4, #12]
 8007738:	bd10      	pop	{r4, pc}

0800773a <__seofread>:
 800773a:	2000      	movs	r0, #0
 800773c:	4770      	bx	lr

0800773e <__swrite>:
 800773e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007742:	461f      	mov	r7, r3
 8007744:	898b      	ldrh	r3, [r1, #12]
 8007746:	05db      	lsls	r3, r3, #23
 8007748:	4605      	mov	r5, r0
 800774a:	460c      	mov	r4, r1
 800774c:	4616      	mov	r6, r2
 800774e:	d505      	bpl.n	800775c <__swrite+0x1e>
 8007750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007754:	2302      	movs	r3, #2
 8007756:	2200      	movs	r2, #0
 8007758:	f000 f87c 	bl	8007854 <_lseek_r>
 800775c:	89a3      	ldrh	r3, [r4, #12]
 800775e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007762:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007766:	81a3      	strh	r3, [r4, #12]
 8007768:	4632      	mov	r2, r6
 800776a:	463b      	mov	r3, r7
 800776c:	4628      	mov	r0, r5
 800776e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007772:	f000 b893 	b.w	800789c <_write_r>

08007776 <__sseek>:
 8007776:	b510      	push	{r4, lr}
 8007778:	460c      	mov	r4, r1
 800777a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800777e:	f000 f869 	bl	8007854 <_lseek_r>
 8007782:	1c43      	adds	r3, r0, #1
 8007784:	89a3      	ldrh	r3, [r4, #12]
 8007786:	bf15      	itete	ne
 8007788:	6560      	strne	r0, [r4, #84]	@ 0x54
 800778a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800778e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007792:	81a3      	strheq	r3, [r4, #12]
 8007794:	bf18      	it	ne
 8007796:	81a3      	strhne	r3, [r4, #12]
 8007798:	bd10      	pop	{r4, pc}

0800779a <__sclose>:
 800779a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800779e:	f000 b849 	b.w	8007834 <_close_r>

080077a2 <_vsniprintf_r>:
 80077a2:	b530      	push	{r4, r5, lr}
 80077a4:	4614      	mov	r4, r2
 80077a6:	2c00      	cmp	r4, #0
 80077a8:	b09b      	sub	sp, #108	@ 0x6c
 80077aa:	4605      	mov	r5, r0
 80077ac:	461a      	mov	r2, r3
 80077ae:	da05      	bge.n	80077bc <_vsniprintf_r+0x1a>
 80077b0:	238b      	movs	r3, #139	@ 0x8b
 80077b2:	6003      	str	r3, [r0, #0]
 80077b4:	f04f 30ff 	mov.w	r0, #4294967295
 80077b8:	b01b      	add	sp, #108	@ 0x6c
 80077ba:	bd30      	pop	{r4, r5, pc}
 80077bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80077c0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80077c4:	f04f 0300 	mov.w	r3, #0
 80077c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80077ca:	bf14      	ite	ne
 80077cc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80077d0:	4623      	moveq	r3, r4
 80077d2:	9302      	str	r3, [sp, #8]
 80077d4:	9305      	str	r3, [sp, #20]
 80077d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80077da:	9100      	str	r1, [sp, #0]
 80077dc:	9104      	str	r1, [sp, #16]
 80077de:	f8ad 300e 	strh.w	r3, [sp, #14]
 80077e2:	4669      	mov	r1, sp
 80077e4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80077e6:	f002 fb91 	bl	8009f0c <_svfiprintf_r>
 80077ea:	1c43      	adds	r3, r0, #1
 80077ec:	bfbc      	itt	lt
 80077ee:	238b      	movlt	r3, #139	@ 0x8b
 80077f0:	602b      	strlt	r3, [r5, #0]
 80077f2:	2c00      	cmp	r4, #0
 80077f4:	d0e0      	beq.n	80077b8 <_vsniprintf_r+0x16>
 80077f6:	9b00      	ldr	r3, [sp, #0]
 80077f8:	2200      	movs	r2, #0
 80077fa:	701a      	strb	r2, [r3, #0]
 80077fc:	e7dc      	b.n	80077b8 <_vsniprintf_r+0x16>
	...

08007800 <vsniprintf>:
 8007800:	b507      	push	{r0, r1, r2, lr}
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	4613      	mov	r3, r2
 8007806:	460a      	mov	r2, r1
 8007808:	4601      	mov	r1, r0
 800780a:	4803      	ldr	r0, [pc, #12]	@ (8007818 <vsniprintf+0x18>)
 800780c:	6800      	ldr	r0, [r0, #0]
 800780e:	f7ff ffc8 	bl	80077a2 <_vsniprintf_r>
 8007812:	b003      	add	sp, #12
 8007814:	f85d fb04 	ldr.w	pc, [sp], #4
 8007818:	20000020 	.word	0x20000020

0800781c <memset>:
 800781c:	4402      	add	r2, r0
 800781e:	4603      	mov	r3, r0
 8007820:	4293      	cmp	r3, r2
 8007822:	d100      	bne.n	8007826 <memset+0xa>
 8007824:	4770      	bx	lr
 8007826:	f803 1b01 	strb.w	r1, [r3], #1
 800782a:	e7f9      	b.n	8007820 <memset+0x4>

0800782c <_localeconv_r>:
 800782c:	4800      	ldr	r0, [pc, #0]	@ (8007830 <_localeconv_r+0x4>)
 800782e:	4770      	bx	lr
 8007830:	20000160 	.word	0x20000160

08007834 <_close_r>:
 8007834:	b538      	push	{r3, r4, r5, lr}
 8007836:	4d06      	ldr	r5, [pc, #24]	@ (8007850 <_close_r+0x1c>)
 8007838:	2300      	movs	r3, #0
 800783a:	4604      	mov	r4, r0
 800783c:	4608      	mov	r0, r1
 800783e:	602b      	str	r3, [r5, #0]
 8007840:	f7fa ff18 	bl	8002674 <_close>
 8007844:	1c43      	adds	r3, r0, #1
 8007846:	d102      	bne.n	800784e <_close_r+0x1a>
 8007848:	682b      	ldr	r3, [r5, #0]
 800784a:	b103      	cbz	r3, 800784e <_close_r+0x1a>
 800784c:	6023      	str	r3, [r4, #0]
 800784e:	bd38      	pop	{r3, r4, r5, pc}
 8007850:	20000c40 	.word	0x20000c40

08007854 <_lseek_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4d07      	ldr	r5, [pc, #28]	@ (8007874 <_lseek_r+0x20>)
 8007858:	4604      	mov	r4, r0
 800785a:	4608      	mov	r0, r1
 800785c:	4611      	mov	r1, r2
 800785e:	2200      	movs	r2, #0
 8007860:	602a      	str	r2, [r5, #0]
 8007862:	461a      	mov	r2, r3
 8007864:	f7fa ff2d 	bl	80026c2 <_lseek>
 8007868:	1c43      	adds	r3, r0, #1
 800786a:	d102      	bne.n	8007872 <_lseek_r+0x1e>
 800786c:	682b      	ldr	r3, [r5, #0]
 800786e:	b103      	cbz	r3, 8007872 <_lseek_r+0x1e>
 8007870:	6023      	str	r3, [r4, #0]
 8007872:	bd38      	pop	{r3, r4, r5, pc}
 8007874:	20000c40 	.word	0x20000c40

08007878 <_read_r>:
 8007878:	b538      	push	{r3, r4, r5, lr}
 800787a:	4d07      	ldr	r5, [pc, #28]	@ (8007898 <_read_r+0x20>)
 800787c:	4604      	mov	r4, r0
 800787e:	4608      	mov	r0, r1
 8007880:	4611      	mov	r1, r2
 8007882:	2200      	movs	r2, #0
 8007884:	602a      	str	r2, [r5, #0]
 8007886:	461a      	mov	r2, r3
 8007888:	f7fa febb 	bl	8002602 <_read>
 800788c:	1c43      	adds	r3, r0, #1
 800788e:	d102      	bne.n	8007896 <_read_r+0x1e>
 8007890:	682b      	ldr	r3, [r5, #0]
 8007892:	b103      	cbz	r3, 8007896 <_read_r+0x1e>
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	bd38      	pop	{r3, r4, r5, pc}
 8007898:	20000c40 	.word	0x20000c40

0800789c <_write_r>:
 800789c:	b538      	push	{r3, r4, r5, lr}
 800789e:	4d07      	ldr	r5, [pc, #28]	@ (80078bc <_write_r+0x20>)
 80078a0:	4604      	mov	r4, r0
 80078a2:	4608      	mov	r0, r1
 80078a4:	4611      	mov	r1, r2
 80078a6:	2200      	movs	r2, #0
 80078a8:	602a      	str	r2, [r5, #0]
 80078aa:	461a      	mov	r2, r3
 80078ac:	f7fa fec6 	bl	800263c <_write>
 80078b0:	1c43      	adds	r3, r0, #1
 80078b2:	d102      	bne.n	80078ba <_write_r+0x1e>
 80078b4:	682b      	ldr	r3, [r5, #0]
 80078b6:	b103      	cbz	r3, 80078ba <_write_r+0x1e>
 80078b8:	6023      	str	r3, [r4, #0]
 80078ba:	bd38      	pop	{r3, r4, r5, pc}
 80078bc:	20000c40 	.word	0x20000c40

080078c0 <__errno>:
 80078c0:	4b01      	ldr	r3, [pc, #4]	@ (80078c8 <__errno+0x8>)
 80078c2:	6818      	ldr	r0, [r3, #0]
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	20000020 	.word	0x20000020

080078cc <__libc_init_array>:
 80078cc:	b570      	push	{r4, r5, r6, lr}
 80078ce:	4d0d      	ldr	r5, [pc, #52]	@ (8007904 <__libc_init_array+0x38>)
 80078d0:	4c0d      	ldr	r4, [pc, #52]	@ (8007908 <__libc_init_array+0x3c>)
 80078d2:	1b64      	subs	r4, r4, r5
 80078d4:	10a4      	asrs	r4, r4, #2
 80078d6:	2600      	movs	r6, #0
 80078d8:	42a6      	cmp	r6, r4
 80078da:	d109      	bne.n	80078f0 <__libc_init_array+0x24>
 80078dc:	4d0b      	ldr	r5, [pc, #44]	@ (800790c <__libc_init_array+0x40>)
 80078de:	4c0c      	ldr	r4, [pc, #48]	@ (8007910 <__libc_init_array+0x44>)
 80078e0:	f003 ff7a 	bl	800b7d8 <_init>
 80078e4:	1b64      	subs	r4, r4, r5
 80078e6:	10a4      	asrs	r4, r4, #2
 80078e8:	2600      	movs	r6, #0
 80078ea:	42a6      	cmp	r6, r4
 80078ec:	d105      	bne.n	80078fa <__libc_init_array+0x2e>
 80078ee:	bd70      	pop	{r4, r5, r6, pc}
 80078f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80078f4:	4798      	blx	r3
 80078f6:	3601      	adds	r6, #1
 80078f8:	e7ee      	b.n	80078d8 <__libc_init_array+0xc>
 80078fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80078fe:	4798      	blx	r3
 8007900:	3601      	adds	r6, #1
 8007902:	e7f2      	b.n	80078ea <__libc_init_array+0x1e>
 8007904:	0800beb4 	.word	0x0800beb4
 8007908:	0800beb4 	.word	0x0800beb4
 800790c:	0800beb4 	.word	0x0800beb4
 8007910:	0800beb8 	.word	0x0800beb8

08007914 <__retarget_lock_init_recursive>:
 8007914:	4770      	bx	lr

08007916 <__retarget_lock_acquire_recursive>:
 8007916:	4770      	bx	lr

08007918 <__retarget_lock_release_recursive>:
 8007918:	4770      	bx	lr

0800791a <memcpy>:
 800791a:	440a      	add	r2, r1
 800791c:	4291      	cmp	r1, r2
 800791e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007922:	d100      	bne.n	8007926 <memcpy+0xc>
 8007924:	4770      	bx	lr
 8007926:	b510      	push	{r4, lr}
 8007928:	f811 4b01 	ldrb.w	r4, [r1], #1
 800792c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007930:	4291      	cmp	r1, r2
 8007932:	d1f9      	bne.n	8007928 <memcpy+0xe>
 8007934:	bd10      	pop	{r4, pc}
	...

08007938 <nanf>:
 8007938:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007940 <nanf+0x8>
 800793c:	4770      	bx	lr
 800793e:	bf00      	nop
 8007940:	7fc00000 	.word	0x7fc00000

08007944 <quorem>:
 8007944:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007948:	6903      	ldr	r3, [r0, #16]
 800794a:	690c      	ldr	r4, [r1, #16]
 800794c:	42a3      	cmp	r3, r4
 800794e:	4607      	mov	r7, r0
 8007950:	db7e      	blt.n	8007a50 <quorem+0x10c>
 8007952:	3c01      	subs	r4, #1
 8007954:	f101 0814 	add.w	r8, r1, #20
 8007958:	00a3      	lsls	r3, r4, #2
 800795a:	f100 0514 	add.w	r5, r0, #20
 800795e:	9300      	str	r3, [sp, #0]
 8007960:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007964:	9301      	str	r3, [sp, #4]
 8007966:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800796a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800796e:	3301      	adds	r3, #1
 8007970:	429a      	cmp	r2, r3
 8007972:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007976:	fbb2 f6f3 	udiv	r6, r2, r3
 800797a:	d32e      	bcc.n	80079da <quorem+0x96>
 800797c:	f04f 0a00 	mov.w	sl, #0
 8007980:	46c4      	mov	ip, r8
 8007982:	46ae      	mov	lr, r5
 8007984:	46d3      	mov	fp, sl
 8007986:	f85c 3b04 	ldr.w	r3, [ip], #4
 800798a:	b298      	uxth	r0, r3
 800798c:	fb06 a000 	mla	r0, r6, r0, sl
 8007990:	0c02      	lsrs	r2, r0, #16
 8007992:	0c1b      	lsrs	r3, r3, #16
 8007994:	fb06 2303 	mla	r3, r6, r3, r2
 8007998:	f8de 2000 	ldr.w	r2, [lr]
 800799c:	b280      	uxth	r0, r0
 800799e:	b292      	uxth	r2, r2
 80079a0:	1a12      	subs	r2, r2, r0
 80079a2:	445a      	add	r2, fp
 80079a4:	f8de 0000 	ldr.w	r0, [lr]
 80079a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80079b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80079b6:	b292      	uxth	r2, r2
 80079b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80079bc:	45e1      	cmp	r9, ip
 80079be:	f84e 2b04 	str.w	r2, [lr], #4
 80079c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80079c6:	d2de      	bcs.n	8007986 <quorem+0x42>
 80079c8:	9b00      	ldr	r3, [sp, #0]
 80079ca:	58eb      	ldr	r3, [r5, r3]
 80079cc:	b92b      	cbnz	r3, 80079da <quorem+0x96>
 80079ce:	9b01      	ldr	r3, [sp, #4]
 80079d0:	3b04      	subs	r3, #4
 80079d2:	429d      	cmp	r5, r3
 80079d4:	461a      	mov	r2, r3
 80079d6:	d32f      	bcc.n	8007a38 <quorem+0xf4>
 80079d8:	613c      	str	r4, [r7, #16]
 80079da:	4638      	mov	r0, r7
 80079dc:	f001 f9c8 	bl	8008d70 <__mcmp>
 80079e0:	2800      	cmp	r0, #0
 80079e2:	db25      	blt.n	8007a30 <quorem+0xec>
 80079e4:	4629      	mov	r1, r5
 80079e6:	2000      	movs	r0, #0
 80079e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80079ec:	f8d1 c000 	ldr.w	ip, [r1]
 80079f0:	fa1f fe82 	uxth.w	lr, r2
 80079f4:	fa1f f38c 	uxth.w	r3, ip
 80079f8:	eba3 030e 	sub.w	r3, r3, lr
 80079fc:	4403      	add	r3, r0
 80079fe:	0c12      	lsrs	r2, r2, #16
 8007a00:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a04:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a0e:	45c1      	cmp	r9, r8
 8007a10:	f841 3b04 	str.w	r3, [r1], #4
 8007a14:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a18:	d2e6      	bcs.n	80079e8 <quorem+0xa4>
 8007a1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a22:	b922      	cbnz	r2, 8007a2e <quorem+0xea>
 8007a24:	3b04      	subs	r3, #4
 8007a26:	429d      	cmp	r5, r3
 8007a28:	461a      	mov	r2, r3
 8007a2a:	d30b      	bcc.n	8007a44 <quorem+0x100>
 8007a2c:	613c      	str	r4, [r7, #16]
 8007a2e:	3601      	adds	r6, #1
 8007a30:	4630      	mov	r0, r6
 8007a32:	b003      	add	sp, #12
 8007a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a38:	6812      	ldr	r2, [r2, #0]
 8007a3a:	3b04      	subs	r3, #4
 8007a3c:	2a00      	cmp	r2, #0
 8007a3e:	d1cb      	bne.n	80079d8 <quorem+0x94>
 8007a40:	3c01      	subs	r4, #1
 8007a42:	e7c6      	b.n	80079d2 <quorem+0x8e>
 8007a44:	6812      	ldr	r2, [r2, #0]
 8007a46:	3b04      	subs	r3, #4
 8007a48:	2a00      	cmp	r2, #0
 8007a4a:	d1ef      	bne.n	8007a2c <quorem+0xe8>
 8007a4c:	3c01      	subs	r4, #1
 8007a4e:	e7ea      	b.n	8007a26 <quorem+0xe2>
 8007a50:	2000      	movs	r0, #0
 8007a52:	e7ee      	b.n	8007a32 <quorem+0xee>
 8007a54:	0000      	movs	r0, r0
	...

08007a58 <_dtoa_r>:
 8007a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a5c:	69c7      	ldr	r7, [r0, #28]
 8007a5e:	b097      	sub	sp, #92	@ 0x5c
 8007a60:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007a64:	ec55 4b10 	vmov	r4, r5, d0
 8007a68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007a6a:	9107      	str	r1, [sp, #28]
 8007a6c:	4681      	mov	r9, r0
 8007a6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007a70:	9311      	str	r3, [sp, #68]	@ 0x44
 8007a72:	b97f      	cbnz	r7, 8007a94 <_dtoa_r+0x3c>
 8007a74:	2010      	movs	r0, #16
 8007a76:	f000 fe09 	bl	800868c <malloc>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007a80:	b920      	cbnz	r0, 8007a8c <_dtoa_r+0x34>
 8007a82:	4ba9      	ldr	r3, [pc, #676]	@ (8007d28 <_dtoa_r+0x2d0>)
 8007a84:	21ef      	movs	r1, #239	@ 0xef
 8007a86:	48a9      	ldr	r0, [pc, #676]	@ (8007d2c <_dtoa_r+0x2d4>)
 8007a88:	f002 ffbe 	bl	800aa08 <__assert_func>
 8007a8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007a90:	6007      	str	r7, [r0, #0]
 8007a92:	60c7      	str	r7, [r0, #12]
 8007a94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007a98:	6819      	ldr	r1, [r3, #0]
 8007a9a:	b159      	cbz	r1, 8007ab4 <_dtoa_r+0x5c>
 8007a9c:	685a      	ldr	r2, [r3, #4]
 8007a9e:	604a      	str	r2, [r1, #4]
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	4093      	lsls	r3, r2
 8007aa4:	608b      	str	r3, [r1, #8]
 8007aa6:	4648      	mov	r0, r9
 8007aa8:	f000 fee6 	bl	8008878 <_Bfree>
 8007aac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	601a      	str	r2, [r3, #0]
 8007ab4:	1e2b      	subs	r3, r5, #0
 8007ab6:	bfb9      	ittee	lt
 8007ab8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007abc:	9305      	strlt	r3, [sp, #20]
 8007abe:	2300      	movge	r3, #0
 8007ac0:	6033      	strge	r3, [r6, #0]
 8007ac2:	9f05      	ldr	r7, [sp, #20]
 8007ac4:	4b9a      	ldr	r3, [pc, #616]	@ (8007d30 <_dtoa_r+0x2d8>)
 8007ac6:	bfbc      	itt	lt
 8007ac8:	2201      	movlt	r2, #1
 8007aca:	6032      	strlt	r2, [r6, #0]
 8007acc:	43bb      	bics	r3, r7
 8007ace:	d112      	bne.n	8007af6 <_dtoa_r+0x9e>
 8007ad0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ad2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007ad6:	6013      	str	r3, [r2, #0]
 8007ad8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007adc:	4323      	orrs	r3, r4
 8007ade:	f000 855a 	beq.w	8008596 <_dtoa_r+0xb3e>
 8007ae2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ae4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007d44 <_dtoa_r+0x2ec>
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	f000 855c 	beq.w	80085a6 <_dtoa_r+0xb4e>
 8007aee:	f10a 0303 	add.w	r3, sl, #3
 8007af2:	f000 bd56 	b.w	80085a2 <_dtoa_r+0xb4a>
 8007af6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007afa:	2200      	movs	r2, #0
 8007afc:	ec51 0b17 	vmov	r0, r1, d7
 8007b00:	2300      	movs	r3, #0
 8007b02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b06:	f7f8 fff7 	bl	8000af8 <__aeabi_dcmpeq>
 8007b0a:	4680      	mov	r8, r0
 8007b0c:	b158      	cbz	r0, 8007b26 <_dtoa_r+0xce>
 8007b0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b10:	2301      	movs	r3, #1
 8007b12:	6013      	str	r3, [r2, #0]
 8007b14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b16:	b113      	cbz	r3, 8007b1e <_dtoa_r+0xc6>
 8007b18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007b1a:	4b86      	ldr	r3, [pc, #536]	@ (8007d34 <_dtoa_r+0x2dc>)
 8007b1c:	6013      	str	r3, [r2, #0]
 8007b1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007d48 <_dtoa_r+0x2f0>
 8007b22:	f000 bd40 	b.w	80085a6 <_dtoa_r+0xb4e>
 8007b26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007b2a:	aa14      	add	r2, sp, #80	@ 0x50
 8007b2c:	a915      	add	r1, sp, #84	@ 0x54
 8007b2e:	4648      	mov	r0, r9
 8007b30:	f001 fa3e 	bl	8008fb0 <__d2b>
 8007b34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007b38:	9002      	str	r0, [sp, #8]
 8007b3a:	2e00      	cmp	r6, #0
 8007b3c:	d078      	beq.n	8007c30 <_dtoa_r+0x1d8>
 8007b3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007b50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007b54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007b58:	4619      	mov	r1, r3
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	4b76      	ldr	r3, [pc, #472]	@ (8007d38 <_dtoa_r+0x2e0>)
 8007b5e:	f7f8 fbab 	bl	80002b8 <__aeabi_dsub>
 8007b62:	a36b      	add	r3, pc, #428	@ (adr r3, 8007d10 <_dtoa_r+0x2b8>)
 8007b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b68:	f7f8 fd5e 	bl	8000628 <__aeabi_dmul>
 8007b6c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007d18 <_dtoa_r+0x2c0>)
 8007b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b72:	f7f8 fba3 	bl	80002bc <__adddf3>
 8007b76:	4604      	mov	r4, r0
 8007b78:	4630      	mov	r0, r6
 8007b7a:	460d      	mov	r5, r1
 8007b7c:	f7f8 fcea 	bl	8000554 <__aeabi_i2d>
 8007b80:	a367      	add	r3, pc, #412	@ (adr r3, 8007d20 <_dtoa_r+0x2c8>)
 8007b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b86:	f7f8 fd4f 	bl	8000628 <__aeabi_dmul>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	4620      	mov	r0, r4
 8007b90:	4629      	mov	r1, r5
 8007b92:	f7f8 fb93 	bl	80002bc <__adddf3>
 8007b96:	4604      	mov	r4, r0
 8007b98:	460d      	mov	r5, r1
 8007b9a:	f7f8 fff5 	bl	8000b88 <__aeabi_d2iz>
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	4607      	mov	r7, r0
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	f7f8 ffb0 	bl	8000b0c <__aeabi_dcmplt>
 8007bac:	b140      	cbz	r0, 8007bc0 <_dtoa_r+0x168>
 8007bae:	4638      	mov	r0, r7
 8007bb0:	f7f8 fcd0 	bl	8000554 <__aeabi_i2d>
 8007bb4:	4622      	mov	r2, r4
 8007bb6:	462b      	mov	r3, r5
 8007bb8:	f7f8 ff9e 	bl	8000af8 <__aeabi_dcmpeq>
 8007bbc:	b900      	cbnz	r0, 8007bc0 <_dtoa_r+0x168>
 8007bbe:	3f01      	subs	r7, #1
 8007bc0:	2f16      	cmp	r7, #22
 8007bc2:	d852      	bhi.n	8007c6a <_dtoa_r+0x212>
 8007bc4:	4b5d      	ldr	r3, [pc, #372]	@ (8007d3c <_dtoa_r+0x2e4>)
 8007bc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bd2:	f7f8 ff9b 	bl	8000b0c <__aeabi_dcmplt>
 8007bd6:	2800      	cmp	r0, #0
 8007bd8:	d049      	beq.n	8007c6e <_dtoa_r+0x216>
 8007bda:	3f01      	subs	r7, #1
 8007bdc:	2300      	movs	r3, #0
 8007bde:	9310      	str	r3, [sp, #64]	@ 0x40
 8007be0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007be2:	1b9b      	subs	r3, r3, r6
 8007be4:	1e5a      	subs	r2, r3, #1
 8007be6:	bf45      	ittet	mi
 8007be8:	f1c3 0301 	rsbmi	r3, r3, #1
 8007bec:	9300      	strmi	r3, [sp, #0]
 8007bee:	2300      	movpl	r3, #0
 8007bf0:	2300      	movmi	r3, #0
 8007bf2:	9206      	str	r2, [sp, #24]
 8007bf4:	bf54      	ite	pl
 8007bf6:	9300      	strpl	r3, [sp, #0]
 8007bf8:	9306      	strmi	r3, [sp, #24]
 8007bfa:	2f00      	cmp	r7, #0
 8007bfc:	db39      	blt.n	8007c72 <_dtoa_r+0x21a>
 8007bfe:	9b06      	ldr	r3, [sp, #24]
 8007c00:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c02:	443b      	add	r3, r7
 8007c04:	9306      	str	r3, [sp, #24]
 8007c06:	2300      	movs	r3, #0
 8007c08:	9308      	str	r3, [sp, #32]
 8007c0a:	9b07      	ldr	r3, [sp, #28]
 8007c0c:	2b09      	cmp	r3, #9
 8007c0e:	d863      	bhi.n	8007cd8 <_dtoa_r+0x280>
 8007c10:	2b05      	cmp	r3, #5
 8007c12:	bfc4      	itt	gt
 8007c14:	3b04      	subgt	r3, #4
 8007c16:	9307      	strgt	r3, [sp, #28]
 8007c18:	9b07      	ldr	r3, [sp, #28]
 8007c1a:	f1a3 0302 	sub.w	r3, r3, #2
 8007c1e:	bfcc      	ite	gt
 8007c20:	2400      	movgt	r4, #0
 8007c22:	2401      	movle	r4, #1
 8007c24:	2b03      	cmp	r3, #3
 8007c26:	d863      	bhi.n	8007cf0 <_dtoa_r+0x298>
 8007c28:	e8df f003 	tbb	[pc, r3]
 8007c2c:	2b375452 	.word	0x2b375452
 8007c30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007c34:	441e      	add	r6, r3
 8007c36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007c3a:	2b20      	cmp	r3, #32
 8007c3c:	bfc1      	itttt	gt
 8007c3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007c42:	409f      	lslgt	r7, r3
 8007c44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007c48:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007c4c:	bfd6      	itet	le
 8007c4e:	f1c3 0320 	rsble	r3, r3, #32
 8007c52:	ea47 0003 	orrgt.w	r0, r7, r3
 8007c56:	fa04 f003 	lslle.w	r0, r4, r3
 8007c5a:	f7f8 fc6b 	bl	8000534 <__aeabi_ui2d>
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007c64:	3e01      	subs	r6, #1
 8007c66:	9212      	str	r2, [sp, #72]	@ 0x48
 8007c68:	e776      	b.n	8007b58 <_dtoa_r+0x100>
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e7b7      	b.n	8007bde <_dtoa_r+0x186>
 8007c6e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007c70:	e7b6      	b.n	8007be0 <_dtoa_r+0x188>
 8007c72:	9b00      	ldr	r3, [sp, #0]
 8007c74:	1bdb      	subs	r3, r3, r7
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	427b      	negs	r3, r7
 8007c7a:	9308      	str	r3, [sp, #32]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007c80:	e7c3      	b.n	8007c0a <_dtoa_r+0x1b2>
 8007c82:	2301      	movs	r3, #1
 8007c84:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c88:	eb07 0b03 	add.w	fp, r7, r3
 8007c8c:	f10b 0301 	add.w	r3, fp, #1
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	9303      	str	r3, [sp, #12]
 8007c94:	bfb8      	it	lt
 8007c96:	2301      	movlt	r3, #1
 8007c98:	e006      	b.n	8007ca8 <_dtoa_r+0x250>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	dd28      	ble.n	8007cf6 <_dtoa_r+0x29e>
 8007ca4:	469b      	mov	fp, r3
 8007ca6:	9303      	str	r3, [sp, #12]
 8007ca8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007cac:	2100      	movs	r1, #0
 8007cae:	2204      	movs	r2, #4
 8007cb0:	f102 0514 	add.w	r5, r2, #20
 8007cb4:	429d      	cmp	r5, r3
 8007cb6:	d926      	bls.n	8007d06 <_dtoa_r+0x2ae>
 8007cb8:	6041      	str	r1, [r0, #4]
 8007cba:	4648      	mov	r0, r9
 8007cbc:	f000 fd9c 	bl	80087f8 <_Balloc>
 8007cc0:	4682      	mov	sl, r0
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	d142      	bne.n	8007d4c <_dtoa_r+0x2f4>
 8007cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8007d40 <_dtoa_r+0x2e8>)
 8007cc8:	4602      	mov	r2, r0
 8007cca:	f240 11af 	movw	r1, #431	@ 0x1af
 8007cce:	e6da      	b.n	8007a86 <_dtoa_r+0x2e>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	e7e3      	b.n	8007c9c <_dtoa_r+0x244>
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e7d5      	b.n	8007c84 <_dtoa_r+0x22c>
 8007cd8:	2401      	movs	r4, #1
 8007cda:	2300      	movs	r3, #0
 8007cdc:	9307      	str	r3, [sp, #28]
 8007cde:	9409      	str	r4, [sp, #36]	@ 0x24
 8007ce0:	f04f 3bff 	mov.w	fp, #4294967295
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f8cd b00c 	str.w	fp, [sp, #12]
 8007cea:	2312      	movs	r3, #18
 8007cec:	920c      	str	r2, [sp, #48]	@ 0x30
 8007cee:	e7db      	b.n	8007ca8 <_dtoa_r+0x250>
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cf4:	e7f4      	b.n	8007ce0 <_dtoa_r+0x288>
 8007cf6:	f04f 0b01 	mov.w	fp, #1
 8007cfa:	f8cd b00c 	str.w	fp, [sp, #12]
 8007cfe:	465b      	mov	r3, fp
 8007d00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d04:	e7d0      	b.n	8007ca8 <_dtoa_r+0x250>
 8007d06:	3101      	adds	r1, #1
 8007d08:	0052      	lsls	r2, r2, #1
 8007d0a:	e7d1      	b.n	8007cb0 <_dtoa_r+0x258>
 8007d0c:	f3af 8000 	nop.w
 8007d10:	636f4361 	.word	0x636f4361
 8007d14:	3fd287a7 	.word	0x3fd287a7
 8007d18:	8b60c8b3 	.word	0x8b60c8b3
 8007d1c:	3fc68a28 	.word	0x3fc68a28
 8007d20:	509f79fb 	.word	0x509f79fb
 8007d24:	3fd34413 	.word	0x3fd34413
 8007d28:	0800baac 	.word	0x0800baac
 8007d2c:	0800bac3 	.word	0x0800bac3
 8007d30:	7ff00000 	.word	0x7ff00000
 8007d34:	0800bbaf 	.word	0x0800bbaf
 8007d38:	3ff80000 	.word	0x3ff80000
 8007d3c:	0800bc90 	.word	0x0800bc90
 8007d40:	0800bb1b 	.word	0x0800bb1b
 8007d44:	0800baa8 	.word	0x0800baa8
 8007d48:	0800bbae 	.word	0x0800bbae
 8007d4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d50:	6018      	str	r0, [r3, #0]
 8007d52:	9b03      	ldr	r3, [sp, #12]
 8007d54:	2b0e      	cmp	r3, #14
 8007d56:	f200 80a1 	bhi.w	8007e9c <_dtoa_r+0x444>
 8007d5a:	2c00      	cmp	r4, #0
 8007d5c:	f000 809e 	beq.w	8007e9c <_dtoa_r+0x444>
 8007d60:	2f00      	cmp	r7, #0
 8007d62:	dd33      	ble.n	8007dcc <_dtoa_r+0x374>
 8007d64:	4b9c      	ldr	r3, [pc, #624]	@ (8007fd8 <_dtoa_r+0x580>)
 8007d66:	f007 020f 	and.w	r2, r7, #15
 8007d6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d6e:	ed93 7b00 	vldr	d7, [r3]
 8007d72:	05f8      	lsls	r0, r7, #23
 8007d74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007d78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007d7c:	d516      	bpl.n	8007dac <_dtoa_r+0x354>
 8007d7e:	4b97      	ldr	r3, [pc, #604]	@ (8007fdc <_dtoa_r+0x584>)
 8007d80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007d88:	f7f8 fd78 	bl	800087c <__aeabi_ddiv>
 8007d8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d90:	f004 040f 	and.w	r4, r4, #15
 8007d94:	2603      	movs	r6, #3
 8007d96:	4d91      	ldr	r5, [pc, #580]	@ (8007fdc <_dtoa_r+0x584>)
 8007d98:	b954      	cbnz	r4, 8007db0 <_dtoa_r+0x358>
 8007d9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007da2:	f7f8 fd6b 	bl	800087c <__aeabi_ddiv>
 8007da6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007daa:	e028      	b.n	8007dfe <_dtoa_r+0x3a6>
 8007dac:	2602      	movs	r6, #2
 8007dae:	e7f2      	b.n	8007d96 <_dtoa_r+0x33e>
 8007db0:	07e1      	lsls	r1, r4, #31
 8007db2:	d508      	bpl.n	8007dc6 <_dtoa_r+0x36e>
 8007db4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007db8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007dbc:	f7f8 fc34 	bl	8000628 <__aeabi_dmul>
 8007dc0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007dc4:	3601      	adds	r6, #1
 8007dc6:	1064      	asrs	r4, r4, #1
 8007dc8:	3508      	adds	r5, #8
 8007dca:	e7e5      	b.n	8007d98 <_dtoa_r+0x340>
 8007dcc:	f000 80af 	beq.w	8007f2e <_dtoa_r+0x4d6>
 8007dd0:	427c      	negs	r4, r7
 8007dd2:	4b81      	ldr	r3, [pc, #516]	@ (8007fd8 <_dtoa_r+0x580>)
 8007dd4:	4d81      	ldr	r5, [pc, #516]	@ (8007fdc <_dtoa_r+0x584>)
 8007dd6:	f004 020f 	and.w	r2, r4, #15
 8007dda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007de6:	f7f8 fc1f 	bl	8000628 <__aeabi_dmul>
 8007dea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dee:	1124      	asrs	r4, r4, #4
 8007df0:	2300      	movs	r3, #0
 8007df2:	2602      	movs	r6, #2
 8007df4:	2c00      	cmp	r4, #0
 8007df6:	f040 808f 	bne.w	8007f18 <_dtoa_r+0x4c0>
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1d3      	bne.n	8007da6 <_dtoa_r+0x34e>
 8007dfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 8094 	beq.w	8007f32 <_dtoa_r+0x4da>
 8007e0a:	4b75      	ldr	r3, [pc, #468]	@ (8007fe0 <_dtoa_r+0x588>)
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	4620      	mov	r0, r4
 8007e10:	4629      	mov	r1, r5
 8007e12:	f7f8 fe7b 	bl	8000b0c <__aeabi_dcmplt>
 8007e16:	2800      	cmp	r0, #0
 8007e18:	f000 808b 	beq.w	8007f32 <_dtoa_r+0x4da>
 8007e1c:	9b03      	ldr	r3, [sp, #12]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f000 8087 	beq.w	8007f32 <_dtoa_r+0x4da>
 8007e24:	f1bb 0f00 	cmp.w	fp, #0
 8007e28:	dd34      	ble.n	8007e94 <_dtoa_r+0x43c>
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	4b6d      	ldr	r3, [pc, #436]	@ (8007fe4 <_dtoa_r+0x58c>)
 8007e2e:	2200      	movs	r2, #0
 8007e30:	4629      	mov	r1, r5
 8007e32:	f7f8 fbf9 	bl	8000628 <__aeabi_dmul>
 8007e36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e3a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e3e:	3601      	adds	r6, #1
 8007e40:	465c      	mov	r4, fp
 8007e42:	4630      	mov	r0, r6
 8007e44:	f7f8 fb86 	bl	8000554 <__aeabi_i2d>
 8007e48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e4c:	f7f8 fbec 	bl	8000628 <__aeabi_dmul>
 8007e50:	4b65      	ldr	r3, [pc, #404]	@ (8007fe8 <_dtoa_r+0x590>)
 8007e52:	2200      	movs	r2, #0
 8007e54:	f7f8 fa32 	bl	80002bc <__adddf3>
 8007e58:	4605      	mov	r5, r0
 8007e5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007e5e:	2c00      	cmp	r4, #0
 8007e60:	d16a      	bne.n	8007f38 <_dtoa_r+0x4e0>
 8007e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e66:	4b61      	ldr	r3, [pc, #388]	@ (8007fec <_dtoa_r+0x594>)
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f7f8 fa25 	bl	80002b8 <__aeabi_dsub>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	460b      	mov	r3, r1
 8007e72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e76:	462a      	mov	r2, r5
 8007e78:	4633      	mov	r3, r6
 8007e7a:	f7f8 fe65 	bl	8000b48 <__aeabi_dcmpgt>
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	f040 8298 	bne.w	80083b4 <_dtoa_r+0x95c>
 8007e84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e88:	462a      	mov	r2, r5
 8007e8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007e8e:	f7f8 fe3d 	bl	8000b0c <__aeabi_dcmplt>
 8007e92:	bb38      	cbnz	r0, 8007ee4 <_dtoa_r+0x48c>
 8007e94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007e98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007e9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f2c0 8157 	blt.w	8008152 <_dtoa_r+0x6fa>
 8007ea4:	2f0e      	cmp	r7, #14
 8007ea6:	f300 8154 	bgt.w	8008152 <_dtoa_r+0x6fa>
 8007eaa:	4b4b      	ldr	r3, [pc, #300]	@ (8007fd8 <_dtoa_r+0x580>)
 8007eac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007eb0:	ed93 7b00 	vldr	d7, [r3]
 8007eb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	ed8d 7b00 	vstr	d7, [sp]
 8007ebc:	f280 80e5 	bge.w	800808a <_dtoa_r+0x632>
 8007ec0:	9b03      	ldr	r3, [sp, #12]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f300 80e1 	bgt.w	800808a <_dtoa_r+0x632>
 8007ec8:	d10c      	bne.n	8007ee4 <_dtoa_r+0x48c>
 8007eca:	4b48      	ldr	r3, [pc, #288]	@ (8007fec <_dtoa_r+0x594>)
 8007ecc:	2200      	movs	r2, #0
 8007ece:	ec51 0b17 	vmov	r0, r1, d7
 8007ed2:	f7f8 fba9 	bl	8000628 <__aeabi_dmul>
 8007ed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007eda:	f7f8 fe2b 	bl	8000b34 <__aeabi_dcmpge>
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	f000 8266 	beq.w	80083b0 <_dtoa_r+0x958>
 8007ee4:	2400      	movs	r4, #0
 8007ee6:	4625      	mov	r5, r4
 8007ee8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007eea:	4656      	mov	r6, sl
 8007eec:	ea6f 0803 	mvn.w	r8, r3
 8007ef0:	2700      	movs	r7, #0
 8007ef2:	4621      	mov	r1, r4
 8007ef4:	4648      	mov	r0, r9
 8007ef6:	f000 fcbf 	bl	8008878 <_Bfree>
 8007efa:	2d00      	cmp	r5, #0
 8007efc:	f000 80bd 	beq.w	800807a <_dtoa_r+0x622>
 8007f00:	b12f      	cbz	r7, 8007f0e <_dtoa_r+0x4b6>
 8007f02:	42af      	cmp	r7, r5
 8007f04:	d003      	beq.n	8007f0e <_dtoa_r+0x4b6>
 8007f06:	4639      	mov	r1, r7
 8007f08:	4648      	mov	r0, r9
 8007f0a:	f000 fcb5 	bl	8008878 <_Bfree>
 8007f0e:	4629      	mov	r1, r5
 8007f10:	4648      	mov	r0, r9
 8007f12:	f000 fcb1 	bl	8008878 <_Bfree>
 8007f16:	e0b0      	b.n	800807a <_dtoa_r+0x622>
 8007f18:	07e2      	lsls	r2, r4, #31
 8007f1a:	d505      	bpl.n	8007f28 <_dtoa_r+0x4d0>
 8007f1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f20:	f7f8 fb82 	bl	8000628 <__aeabi_dmul>
 8007f24:	3601      	adds	r6, #1
 8007f26:	2301      	movs	r3, #1
 8007f28:	1064      	asrs	r4, r4, #1
 8007f2a:	3508      	adds	r5, #8
 8007f2c:	e762      	b.n	8007df4 <_dtoa_r+0x39c>
 8007f2e:	2602      	movs	r6, #2
 8007f30:	e765      	b.n	8007dfe <_dtoa_r+0x3a6>
 8007f32:	9c03      	ldr	r4, [sp, #12]
 8007f34:	46b8      	mov	r8, r7
 8007f36:	e784      	b.n	8007e42 <_dtoa_r+0x3ea>
 8007f38:	4b27      	ldr	r3, [pc, #156]	@ (8007fd8 <_dtoa_r+0x580>)
 8007f3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f44:	4454      	add	r4, sl
 8007f46:	2900      	cmp	r1, #0
 8007f48:	d054      	beq.n	8007ff4 <_dtoa_r+0x59c>
 8007f4a:	4929      	ldr	r1, [pc, #164]	@ (8007ff0 <_dtoa_r+0x598>)
 8007f4c:	2000      	movs	r0, #0
 8007f4e:	f7f8 fc95 	bl	800087c <__aeabi_ddiv>
 8007f52:	4633      	mov	r3, r6
 8007f54:	462a      	mov	r2, r5
 8007f56:	f7f8 f9af 	bl	80002b8 <__aeabi_dsub>
 8007f5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f5e:	4656      	mov	r6, sl
 8007f60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f64:	f7f8 fe10 	bl	8000b88 <__aeabi_d2iz>
 8007f68:	4605      	mov	r5, r0
 8007f6a:	f7f8 faf3 	bl	8000554 <__aeabi_i2d>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	460b      	mov	r3, r1
 8007f72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f76:	f7f8 f99f 	bl	80002b8 <__aeabi_dsub>
 8007f7a:	3530      	adds	r5, #48	@ 0x30
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	460b      	mov	r3, r1
 8007f80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f84:	f806 5b01 	strb.w	r5, [r6], #1
 8007f88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007f8c:	f7f8 fdbe 	bl	8000b0c <__aeabi_dcmplt>
 8007f90:	2800      	cmp	r0, #0
 8007f92:	d172      	bne.n	800807a <_dtoa_r+0x622>
 8007f94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f98:	4911      	ldr	r1, [pc, #68]	@ (8007fe0 <_dtoa_r+0x588>)
 8007f9a:	2000      	movs	r0, #0
 8007f9c:	f7f8 f98c 	bl	80002b8 <__aeabi_dsub>
 8007fa0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fa4:	f7f8 fdb2 	bl	8000b0c <__aeabi_dcmplt>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	f040 80b4 	bne.w	8008116 <_dtoa_r+0x6be>
 8007fae:	42a6      	cmp	r6, r4
 8007fb0:	f43f af70 	beq.w	8007e94 <_dtoa_r+0x43c>
 8007fb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8007fe4 <_dtoa_r+0x58c>)
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f7f8 fb34 	bl	8000628 <__aeabi_dmul>
 8007fc0:	4b08      	ldr	r3, [pc, #32]	@ (8007fe4 <_dtoa_r+0x58c>)
 8007fc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fcc:	f7f8 fb2c 	bl	8000628 <__aeabi_dmul>
 8007fd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fd4:	e7c4      	b.n	8007f60 <_dtoa_r+0x508>
 8007fd6:	bf00      	nop
 8007fd8:	0800bc90 	.word	0x0800bc90
 8007fdc:	0800bc68 	.word	0x0800bc68
 8007fe0:	3ff00000 	.word	0x3ff00000
 8007fe4:	40240000 	.word	0x40240000
 8007fe8:	401c0000 	.word	0x401c0000
 8007fec:	40140000 	.word	0x40140000
 8007ff0:	3fe00000 	.word	0x3fe00000
 8007ff4:	4631      	mov	r1, r6
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	f7f8 fb16 	bl	8000628 <__aeabi_dmul>
 8007ffc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008000:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008002:	4656      	mov	r6, sl
 8008004:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008008:	f7f8 fdbe 	bl	8000b88 <__aeabi_d2iz>
 800800c:	4605      	mov	r5, r0
 800800e:	f7f8 faa1 	bl	8000554 <__aeabi_i2d>
 8008012:	4602      	mov	r2, r0
 8008014:	460b      	mov	r3, r1
 8008016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800801a:	f7f8 f94d 	bl	80002b8 <__aeabi_dsub>
 800801e:	3530      	adds	r5, #48	@ 0x30
 8008020:	f806 5b01 	strb.w	r5, [r6], #1
 8008024:	4602      	mov	r2, r0
 8008026:	460b      	mov	r3, r1
 8008028:	42a6      	cmp	r6, r4
 800802a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800802e:	f04f 0200 	mov.w	r2, #0
 8008032:	d124      	bne.n	800807e <_dtoa_r+0x626>
 8008034:	4baf      	ldr	r3, [pc, #700]	@ (80082f4 <_dtoa_r+0x89c>)
 8008036:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800803a:	f7f8 f93f 	bl	80002bc <__adddf3>
 800803e:	4602      	mov	r2, r0
 8008040:	460b      	mov	r3, r1
 8008042:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008046:	f7f8 fd7f 	bl	8000b48 <__aeabi_dcmpgt>
 800804a:	2800      	cmp	r0, #0
 800804c:	d163      	bne.n	8008116 <_dtoa_r+0x6be>
 800804e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008052:	49a8      	ldr	r1, [pc, #672]	@ (80082f4 <_dtoa_r+0x89c>)
 8008054:	2000      	movs	r0, #0
 8008056:	f7f8 f92f 	bl	80002b8 <__aeabi_dsub>
 800805a:	4602      	mov	r2, r0
 800805c:	460b      	mov	r3, r1
 800805e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008062:	f7f8 fd53 	bl	8000b0c <__aeabi_dcmplt>
 8008066:	2800      	cmp	r0, #0
 8008068:	f43f af14 	beq.w	8007e94 <_dtoa_r+0x43c>
 800806c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800806e:	1e73      	subs	r3, r6, #1
 8008070:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008072:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008076:	2b30      	cmp	r3, #48	@ 0x30
 8008078:	d0f8      	beq.n	800806c <_dtoa_r+0x614>
 800807a:	4647      	mov	r7, r8
 800807c:	e03b      	b.n	80080f6 <_dtoa_r+0x69e>
 800807e:	4b9e      	ldr	r3, [pc, #632]	@ (80082f8 <_dtoa_r+0x8a0>)
 8008080:	f7f8 fad2 	bl	8000628 <__aeabi_dmul>
 8008084:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008088:	e7bc      	b.n	8008004 <_dtoa_r+0x5ac>
 800808a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800808e:	4656      	mov	r6, sl
 8008090:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008094:	4620      	mov	r0, r4
 8008096:	4629      	mov	r1, r5
 8008098:	f7f8 fbf0 	bl	800087c <__aeabi_ddiv>
 800809c:	f7f8 fd74 	bl	8000b88 <__aeabi_d2iz>
 80080a0:	4680      	mov	r8, r0
 80080a2:	f7f8 fa57 	bl	8000554 <__aeabi_i2d>
 80080a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080aa:	f7f8 fabd 	bl	8000628 <__aeabi_dmul>
 80080ae:	4602      	mov	r2, r0
 80080b0:	460b      	mov	r3, r1
 80080b2:	4620      	mov	r0, r4
 80080b4:	4629      	mov	r1, r5
 80080b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80080ba:	f7f8 f8fd 	bl	80002b8 <__aeabi_dsub>
 80080be:	f806 4b01 	strb.w	r4, [r6], #1
 80080c2:	9d03      	ldr	r5, [sp, #12]
 80080c4:	eba6 040a 	sub.w	r4, r6, sl
 80080c8:	42a5      	cmp	r5, r4
 80080ca:	4602      	mov	r2, r0
 80080cc:	460b      	mov	r3, r1
 80080ce:	d133      	bne.n	8008138 <_dtoa_r+0x6e0>
 80080d0:	f7f8 f8f4 	bl	80002bc <__adddf3>
 80080d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080d8:	4604      	mov	r4, r0
 80080da:	460d      	mov	r5, r1
 80080dc:	f7f8 fd34 	bl	8000b48 <__aeabi_dcmpgt>
 80080e0:	b9c0      	cbnz	r0, 8008114 <_dtoa_r+0x6bc>
 80080e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080e6:	4620      	mov	r0, r4
 80080e8:	4629      	mov	r1, r5
 80080ea:	f7f8 fd05 	bl	8000af8 <__aeabi_dcmpeq>
 80080ee:	b110      	cbz	r0, 80080f6 <_dtoa_r+0x69e>
 80080f0:	f018 0f01 	tst.w	r8, #1
 80080f4:	d10e      	bne.n	8008114 <_dtoa_r+0x6bc>
 80080f6:	9902      	ldr	r1, [sp, #8]
 80080f8:	4648      	mov	r0, r9
 80080fa:	f000 fbbd 	bl	8008878 <_Bfree>
 80080fe:	2300      	movs	r3, #0
 8008100:	7033      	strb	r3, [r6, #0]
 8008102:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008104:	3701      	adds	r7, #1
 8008106:	601f      	str	r7, [r3, #0]
 8008108:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800810a:	2b00      	cmp	r3, #0
 800810c:	f000 824b 	beq.w	80085a6 <_dtoa_r+0xb4e>
 8008110:	601e      	str	r6, [r3, #0]
 8008112:	e248      	b.n	80085a6 <_dtoa_r+0xb4e>
 8008114:	46b8      	mov	r8, r7
 8008116:	4633      	mov	r3, r6
 8008118:	461e      	mov	r6, r3
 800811a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800811e:	2a39      	cmp	r2, #57	@ 0x39
 8008120:	d106      	bne.n	8008130 <_dtoa_r+0x6d8>
 8008122:	459a      	cmp	sl, r3
 8008124:	d1f8      	bne.n	8008118 <_dtoa_r+0x6c0>
 8008126:	2230      	movs	r2, #48	@ 0x30
 8008128:	f108 0801 	add.w	r8, r8, #1
 800812c:	f88a 2000 	strb.w	r2, [sl]
 8008130:	781a      	ldrb	r2, [r3, #0]
 8008132:	3201      	adds	r2, #1
 8008134:	701a      	strb	r2, [r3, #0]
 8008136:	e7a0      	b.n	800807a <_dtoa_r+0x622>
 8008138:	4b6f      	ldr	r3, [pc, #444]	@ (80082f8 <_dtoa_r+0x8a0>)
 800813a:	2200      	movs	r2, #0
 800813c:	f7f8 fa74 	bl	8000628 <__aeabi_dmul>
 8008140:	2200      	movs	r2, #0
 8008142:	2300      	movs	r3, #0
 8008144:	4604      	mov	r4, r0
 8008146:	460d      	mov	r5, r1
 8008148:	f7f8 fcd6 	bl	8000af8 <__aeabi_dcmpeq>
 800814c:	2800      	cmp	r0, #0
 800814e:	d09f      	beq.n	8008090 <_dtoa_r+0x638>
 8008150:	e7d1      	b.n	80080f6 <_dtoa_r+0x69e>
 8008152:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008154:	2a00      	cmp	r2, #0
 8008156:	f000 80ea 	beq.w	800832e <_dtoa_r+0x8d6>
 800815a:	9a07      	ldr	r2, [sp, #28]
 800815c:	2a01      	cmp	r2, #1
 800815e:	f300 80cd 	bgt.w	80082fc <_dtoa_r+0x8a4>
 8008162:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008164:	2a00      	cmp	r2, #0
 8008166:	f000 80c1 	beq.w	80082ec <_dtoa_r+0x894>
 800816a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800816e:	9c08      	ldr	r4, [sp, #32]
 8008170:	9e00      	ldr	r6, [sp, #0]
 8008172:	9a00      	ldr	r2, [sp, #0]
 8008174:	441a      	add	r2, r3
 8008176:	9200      	str	r2, [sp, #0]
 8008178:	9a06      	ldr	r2, [sp, #24]
 800817a:	2101      	movs	r1, #1
 800817c:	441a      	add	r2, r3
 800817e:	4648      	mov	r0, r9
 8008180:	9206      	str	r2, [sp, #24]
 8008182:	f000 fc77 	bl	8008a74 <__i2b>
 8008186:	4605      	mov	r5, r0
 8008188:	b166      	cbz	r6, 80081a4 <_dtoa_r+0x74c>
 800818a:	9b06      	ldr	r3, [sp, #24]
 800818c:	2b00      	cmp	r3, #0
 800818e:	dd09      	ble.n	80081a4 <_dtoa_r+0x74c>
 8008190:	42b3      	cmp	r3, r6
 8008192:	9a00      	ldr	r2, [sp, #0]
 8008194:	bfa8      	it	ge
 8008196:	4633      	movge	r3, r6
 8008198:	1ad2      	subs	r2, r2, r3
 800819a:	9200      	str	r2, [sp, #0]
 800819c:	9a06      	ldr	r2, [sp, #24]
 800819e:	1af6      	subs	r6, r6, r3
 80081a0:	1ad3      	subs	r3, r2, r3
 80081a2:	9306      	str	r3, [sp, #24]
 80081a4:	9b08      	ldr	r3, [sp, #32]
 80081a6:	b30b      	cbz	r3, 80081ec <_dtoa_r+0x794>
 80081a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	f000 80c6 	beq.w	800833c <_dtoa_r+0x8e4>
 80081b0:	2c00      	cmp	r4, #0
 80081b2:	f000 80c0 	beq.w	8008336 <_dtoa_r+0x8de>
 80081b6:	4629      	mov	r1, r5
 80081b8:	4622      	mov	r2, r4
 80081ba:	4648      	mov	r0, r9
 80081bc:	f000 fd12 	bl	8008be4 <__pow5mult>
 80081c0:	9a02      	ldr	r2, [sp, #8]
 80081c2:	4601      	mov	r1, r0
 80081c4:	4605      	mov	r5, r0
 80081c6:	4648      	mov	r0, r9
 80081c8:	f000 fc6a 	bl	8008aa0 <__multiply>
 80081cc:	9902      	ldr	r1, [sp, #8]
 80081ce:	4680      	mov	r8, r0
 80081d0:	4648      	mov	r0, r9
 80081d2:	f000 fb51 	bl	8008878 <_Bfree>
 80081d6:	9b08      	ldr	r3, [sp, #32]
 80081d8:	1b1b      	subs	r3, r3, r4
 80081da:	9308      	str	r3, [sp, #32]
 80081dc:	f000 80b1 	beq.w	8008342 <_dtoa_r+0x8ea>
 80081e0:	9a08      	ldr	r2, [sp, #32]
 80081e2:	4641      	mov	r1, r8
 80081e4:	4648      	mov	r0, r9
 80081e6:	f000 fcfd 	bl	8008be4 <__pow5mult>
 80081ea:	9002      	str	r0, [sp, #8]
 80081ec:	2101      	movs	r1, #1
 80081ee:	4648      	mov	r0, r9
 80081f0:	f000 fc40 	bl	8008a74 <__i2b>
 80081f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081f6:	4604      	mov	r4, r0
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 81d8 	beq.w	80085ae <_dtoa_r+0xb56>
 80081fe:	461a      	mov	r2, r3
 8008200:	4601      	mov	r1, r0
 8008202:	4648      	mov	r0, r9
 8008204:	f000 fcee 	bl	8008be4 <__pow5mult>
 8008208:	9b07      	ldr	r3, [sp, #28]
 800820a:	2b01      	cmp	r3, #1
 800820c:	4604      	mov	r4, r0
 800820e:	f300 809f 	bgt.w	8008350 <_dtoa_r+0x8f8>
 8008212:	9b04      	ldr	r3, [sp, #16]
 8008214:	2b00      	cmp	r3, #0
 8008216:	f040 8097 	bne.w	8008348 <_dtoa_r+0x8f0>
 800821a:	9b05      	ldr	r3, [sp, #20]
 800821c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008220:	2b00      	cmp	r3, #0
 8008222:	f040 8093 	bne.w	800834c <_dtoa_r+0x8f4>
 8008226:	9b05      	ldr	r3, [sp, #20]
 8008228:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800822c:	0d1b      	lsrs	r3, r3, #20
 800822e:	051b      	lsls	r3, r3, #20
 8008230:	b133      	cbz	r3, 8008240 <_dtoa_r+0x7e8>
 8008232:	9b00      	ldr	r3, [sp, #0]
 8008234:	3301      	adds	r3, #1
 8008236:	9300      	str	r3, [sp, #0]
 8008238:	9b06      	ldr	r3, [sp, #24]
 800823a:	3301      	adds	r3, #1
 800823c:	9306      	str	r3, [sp, #24]
 800823e:	2301      	movs	r3, #1
 8008240:	9308      	str	r3, [sp, #32]
 8008242:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008244:	2b00      	cmp	r3, #0
 8008246:	f000 81b8 	beq.w	80085ba <_dtoa_r+0xb62>
 800824a:	6923      	ldr	r3, [r4, #16]
 800824c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008250:	6918      	ldr	r0, [r3, #16]
 8008252:	f000 fbc3 	bl	80089dc <__hi0bits>
 8008256:	f1c0 0020 	rsb	r0, r0, #32
 800825a:	9b06      	ldr	r3, [sp, #24]
 800825c:	4418      	add	r0, r3
 800825e:	f010 001f 	ands.w	r0, r0, #31
 8008262:	f000 8082 	beq.w	800836a <_dtoa_r+0x912>
 8008266:	f1c0 0320 	rsb	r3, r0, #32
 800826a:	2b04      	cmp	r3, #4
 800826c:	dd73      	ble.n	8008356 <_dtoa_r+0x8fe>
 800826e:	9b00      	ldr	r3, [sp, #0]
 8008270:	f1c0 001c 	rsb	r0, r0, #28
 8008274:	4403      	add	r3, r0
 8008276:	9300      	str	r3, [sp, #0]
 8008278:	9b06      	ldr	r3, [sp, #24]
 800827a:	4403      	add	r3, r0
 800827c:	4406      	add	r6, r0
 800827e:	9306      	str	r3, [sp, #24]
 8008280:	9b00      	ldr	r3, [sp, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	dd05      	ble.n	8008292 <_dtoa_r+0x83a>
 8008286:	9902      	ldr	r1, [sp, #8]
 8008288:	461a      	mov	r2, r3
 800828a:	4648      	mov	r0, r9
 800828c:	f000 fd04 	bl	8008c98 <__lshift>
 8008290:	9002      	str	r0, [sp, #8]
 8008292:	9b06      	ldr	r3, [sp, #24]
 8008294:	2b00      	cmp	r3, #0
 8008296:	dd05      	ble.n	80082a4 <_dtoa_r+0x84c>
 8008298:	4621      	mov	r1, r4
 800829a:	461a      	mov	r2, r3
 800829c:	4648      	mov	r0, r9
 800829e:	f000 fcfb 	bl	8008c98 <__lshift>
 80082a2:	4604      	mov	r4, r0
 80082a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d061      	beq.n	800836e <_dtoa_r+0x916>
 80082aa:	9802      	ldr	r0, [sp, #8]
 80082ac:	4621      	mov	r1, r4
 80082ae:	f000 fd5f 	bl	8008d70 <__mcmp>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	da5b      	bge.n	800836e <_dtoa_r+0x916>
 80082b6:	2300      	movs	r3, #0
 80082b8:	9902      	ldr	r1, [sp, #8]
 80082ba:	220a      	movs	r2, #10
 80082bc:	4648      	mov	r0, r9
 80082be:	f000 fafd 	bl	80088bc <__multadd>
 80082c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082c4:	9002      	str	r0, [sp, #8]
 80082c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f000 8177 	beq.w	80085be <_dtoa_r+0xb66>
 80082d0:	4629      	mov	r1, r5
 80082d2:	2300      	movs	r3, #0
 80082d4:	220a      	movs	r2, #10
 80082d6:	4648      	mov	r0, r9
 80082d8:	f000 faf0 	bl	80088bc <__multadd>
 80082dc:	f1bb 0f00 	cmp.w	fp, #0
 80082e0:	4605      	mov	r5, r0
 80082e2:	dc6f      	bgt.n	80083c4 <_dtoa_r+0x96c>
 80082e4:	9b07      	ldr	r3, [sp, #28]
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	dc49      	bgt.n	800837e <_dtoa_r+0x926>
 80082ea:	e06b      	b.n	80083c4 <_dtoa_r+0x96c>
 80082ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80082f2:	e73c      	b.n	800816e <_dtoa_r+0x716>
 80082f4:	3fe00000 	.word	0x3fe00000
 80082f8:	40240000 	.word	0x40240000
 80082fc:	9b03      	ldr	r3, [sp, #12]
 80082fe:	1e5c      	subs	r4, r3, #1
 8008300:	9b08      	ldr	r3, [sp, #32]
 8008302:	42a3      	cmp	r3, r4
 8008304:	db09      	blt.n	800831a <_dtoa_r+0x8c2>
 8008306:	1b1c      	subs	r4, r3, r4
 8008308:	9b03      	ldr	r3, [sp, #12]
 800830a:	2b00      	cmp	r3, #0
 800830c:	f6bf af30 	bge.w	8008170 <_dtoa_r+0x718>
 8008310:	9b00      	ldr	r3, [sp, #0]
 8008312:	9a03      	ldr	r2, [sp, #12]
 8008314:	1a9e      	subs	r6, r3, r2
 8008316:	2300      	movs	r3, #0
 8008318:	e72b      	b.n	8008172 <_dtoa_r+0x71a>
 800831a:	9b08      	ldr	r3, [sp, #32]
 800831c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800831e:	9408      	str	r4, [sp, #32]
 8008320:	1ae3      	subs	r3, r4, r3
 8008322:	441a      	add	r2, r3
 8008324:	9e00      	ldr	r6, [sp, #0]
 8008326:	9b03      	ldr	r3, [sp, #12]
 8008328:	920d      	str	r2, [sp, #52]	@ 0x34
 800832a:	2400      	movs	r4, #0
 800832c:	e721      	b.n	8008172 <_dtoa_r+0x71a>
 800832e:	9c08      	ldr	r4, [sp, #32]
 8008330:	9e00      	ldr	r6, [sp, #0]
 8008332:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008334:	e728      	b.n	8008188 <_dtoa_r+0x730>
 8008336:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800833a:	e751      	b.n	80081e0 <_dtoa_r+0x788>
 800833c:	9a08      	ldr	r2, [sp, #32]
 800833e:	9902      	ldr	r1, [sp, #8]
 8008340:	e750      	b.n	80081e4 <_dtoa_r+0x78c>
 8008342:	f8cd 8008 	str.w	r8, [sp, #8]
 8008346:	e751      	b.n	80081ec <_dtoa_r+0x794>
 8008348:	2300      	movs	r3, #0
 800834a:	e779      	b.n	8008240 <_dtoa_r+0x7e8>
 800834c:	9b04      	ldr	r3, [sp, #16]
 800834e:	e777      	b.n	8008240 <_dtoa_r+0x7e8>
 8008350:	2300      	movs	r3, #0
 8008352:	9308      	str	r3, [sp, #32]
 8008354:	e779      	b.n	800824a <_dtoa_r+0x7f2>
 8008356:	d093      	beq.n	8008280 <_dtoa_r+0x828>
 8008358:	9a00      	ldr	r2, [sp, #0]
 800835a:	331c      	adds	r3, #28
 800835c:	441a      	add	r2, r3
 800835e:	9200      	str	r2, [sp, #0]
 8008360:	9a06      	ldr	r2, [sp, #24]
 8008362:	441a      	add	r2, r3
 8008364:	441e      	add	r6, r3
 8008366:	9206      	str	r2, [sp, #24]
 8008368:	e78a      	b.n	8008280 <_dtoa_r+0x828>
 800836a:	4603      	mov	r3, r0
 800836c:	e7f4      	b.n	8008358 <_dtoa_r+0x900>
 800836e:	9b03      	ldr	r3, [sp, #12]
 8008370:	2b00      	cmp	r3, #0
 8008372:	46b8      	mov	r8, r7
 8008374:	dc20      	bgt.n	80083b8 <_dtoa_r+0x960>
 8008376:	469b      	mov	fp, r3
 8008378:	9b07      	ldr	r3, [sp, #28]
 800837a:	2b02      	cmp	r3, #2
 800837c:	dd1e      	ble.n	80083bc <_dtoa_r+0x964>
 800837e:	f1bb 0f00 	cmp.w	fp, #0
 8008382:	f47f adb1 	bne.w	8007ee8 <_dtoa_r+0x490>
 8008386:	4621      	mov	r1, r4
 8008388:	465b      	mov	r3, fp
 800838a:	2205      	movs	r2, #5
 800838c:	4648      	mov	r0, r9
 800838e:	f000 fa95 	bl	80088bc <__multadd>
 8008392:	4601      	mov	r1, r0
 8008394:	4604      	mov	r4, r0
 8008396:	9802      	ldr	r0, [sp, #8]
 8008398:	f000 fcea 	bl	8008d70 <__mcmp>
 800839c:	2800      	cmp	r0, #0
 800839e:	f77f ada3 	ble.w	8007ee8 <_dtoa_r+0x490>
 80083a2:	4656      	mov	r6, sl
 80083a4:	2331      	movs	r3, #49	@ 0x31
 80083a6:	f806 3b01 	strb.w	r3, [r6], #1
 80083aa:	f108 0801 	add.w	r8, r8, #1
 80083ae:	e59f      	b.n	8007ef0 <_dtoa_r+0x498>
 80083b0:	9c03      	ldr	r4, [sp, #12]
 80083b2:	46b8      	mov	r8, r7
 80083b4:	4625      	mov	r5, r4
 80083b6:	e7f4      	b.n	80083a2 <_dtoa_r+0x94a>
 80083b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80083bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f000 8101 	beq.w	80085c6 <_dtoa_r+0xb6e>
 80083c4:	2e00      	cmp	r6, #0
 80083c6:	dd05      	ble.n	80083d4 <_dtoa_r+0x97c>
 80083c8:	4629      	mov	r1, r5
 80083ca:	4632      	mov	r2, r6
 80083cc:	4648      	mov	r0, r9
 80083ce:	f000 fc63 	bl	8008c98 <__lshift>
 80083d2:	4605      	mov	r5, r0
 80083d4:	9b08      	ldr	r3, [sp, #32]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d05c      	beq.n	8008494 <_dtoa_r+0xa3c>
 80083da:	6869      	ldr	r1, [r5, #4]
 80083dc:	4648      	mov	r0, r9
 80083de:	f000 fa0b 	bl	80087f8 <_Balloc>
 80083e2:	4606      	mov	r6, r0
 80083e4:	b928      	cbnz	r0, 80083f2 <_dtoa_r+0x99a>
 80083e6:	4b82      	ldr	r3, [pc, #520]	@ (80085f0 <_dtoa_r+0xb98>)
 80083e8:	4602      	mov	r2, r0
 80083ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80083ee:	f7ff bb4a 	b.w	8007a86 <_dtoa_r+0x2e>
 80083f2:	692a      	ldr	r2, [r5, #16]
 80083f4:	3202      	adds	r2, #2
 80083f6:	0092      	lsls	r2, r2, #2
 80083f8:	f105 010c 	add.w	r1, r5, #12
 80083fc:	300c      	adds	r0, #12
 80083fe:	f7ff fa8c 	bl	800791a <memcpy>
 8008402:	2201      	movs	r2, #1
 8008404:	4631      	mov	r1, r6
 8008406:	4648      	mov	r0, r9
 8008408:	f000 fc46 	bl	8008c98 <__lshift>
 800840c:	f10a 0301 	add.w	r3, sl, #1
 8008410:	9300      	str	r3, [sp, #0]
 8008412:	eb0a 030b 	add.w	r3, sl, fp
 8008416:	9308      	str	r3, [sp, #32]
 8008418:	9b04      	ldr	r3, [sp, #16]
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	462f      	mov	r7, r5
 8008420:	9306      	str	r3, [sp, #24]
 8008422:	4605      	mov	r5, r0
 8008424:	9b00      	ldr	r3, [sp, #0]
 8008426:	9802      	ldr	r0, [sp, #8]
 8008428:	4621      	mov	r1, r4
 800842a:	f103 3bff 	add.w	fp, r3, #4294967295
 800842e:	f7ff fa89 	bl	8007944 <quorem>
 8008432:	4603      	mov	r3, r0
 8008434:	3330      	adds	r3, #48	@ 0x30
 8008436:	9003      	str	r0, [sp, #12]
 8008438:	4639      	mov	r1, r7
 800843a:	9802      	ldr	r0, [sp, #8]
 800843c:	9309      	str	r3, [sp, #36]	@ 0x24
 800843e:	f000 fc97 	bl	8008d70 <__mcmp>
 8008442:	462a      	mov	r2, r5
 8008444:	9004      	str	r0, [sp, #16]
 8008446:	4621      	mov	r1, r4
 8008448:	4648      	mov	r0, r9
 800844a:	f000 fcad 	bl	8008da8 <__mdiff>
 800844e:	68c2      	ldr	r2, [r0, #12]
 8008450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008452:	4606      	mov	r6, r0
 8008454:	bb02      	cbnz	r2, 8008498 <_dtoa_r+0xa40>
 8008456:	4601      	mov	r1, r0
 8008458:	9802      	ldr	r0, [sp, #8]
 800845a:	f000 fc89 	bl	8008d70 <__mcmp>
 800845e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008460:	4602      	mov	r2, r0
 8008462:	4631      	mov	r1, r6
 8008464:	4648      	mov	r0, r9
 8008466:	920c      	str	r2, [sp, #48]	@ 0x30
 8008468:	9309      	str	r3, [sp, #36]	@ 0x24
 800846a:	f000 fa05 	bl	8008878 <_Bfree>
 800846e:	9b07      	ldr	r3, [sp, #28]
 8008470:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008472:	9e00      	ldr	r6, [sp, #0]
 8008474:	ea42 0103 	orr.w	r1, r2, r3
 8008478:	9b06      	ldr	r3, [sp, #24]
 800847a:	4319      	orrs	r1, r3
 800847c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800847e:	d10d      	bne.n	800849c <_dtoa_r+0xa44>
 8008480:	2b39      	cmp	r3, #57	@ 0x39
 8008482:	d027      	beq.n	80084d4 <_dtoa_r+0xa7c>
 8008484:	9a04      	ldr	r2, [sp, #16]
 8008486:	2a00      	cmp	r2, #0
 8008488:	dd01      	ble.n	800848e <_dtoa_r+0xa36>
 800848a:	9b03      	ldr	r3, [sp, #12]
 800848c:	3331      	adds	r3, #49	@ 0x31
 800848e:	f88b 3000 	strb.w	r3, [fp]
 8008492:	e52e      	b.n	8007ef2 <_dtoa_r+0x49a>
 8008494:	4628      	mov	r0, r5
 8008496:	e7b9      	b.n	800840c <_dtoa_r+0x9b4>
 8008498:	2201      	movs	r2, #1
 800849a:	e7e2      	b.n	8008462 <_dtoa_r+0xa0a>
 800849c:	9904      	ldr	r1, [sp, #16]
 800849e:	2900      	cmp	r1, #0
 80084a0:	db04      	blt.n	80084ac <_dtoa_r+0xa54>
 80084a2:	9807      	ldr	r0, [sp, #28]
 80084a4:	4301      	orrs	r1, r0
 80084a6:	9806      	ldr	r0, [sp, #24]
 80084a8:	4301      	orrs	r1, r0
 80084aa:	d120      	bne.n	80084ee <_dtoa_r+0xa96>
 80084ac:	2a00      	cmp	r2, #0
 80084ae:	ddee      	ble.n	800848e <_dtoa_r+0xa36>
 80084b0:	9902      	ldr	r1, [sp, #8]
 80084b2:	9300      	str	r3, [sp, #0]
 80084b4:	2201      	movs	r2, #1
 80084b6:	4648      	mov	r0, r9
 80084b8:	f000 fbee 	bl	8008c98 <__lshift>
 80084bc:	4621      	mov	r1, r4
 80084be:	9002      	str	r0, [sp, #8]
 80084c0:	f000 fc56 	bl	8008d70 <__mcmp>
 80084c4:	2800      	cmp	r0, #0
 80084c6:	9b00      	ldr	r3, [sp, #0]
 80084c8:	dc02      	bgt.n	80084d0 <_dtoa_r+0xa78>
 80084ca:	d1e0      	bne.n	800848e <_dtoa_r+0xa36>
 80084cc:	07da      	lsls	r2, r3, #31
 80084ce:	d5de      	bpl.n	800848e <_dtoa_r+0xa36>
 80084d0:	2b39      	cmp	r3, #57	@ 0x39
 80084d2:	d1da      	bne.n	800848a <_dtoa_r+0xa32>
 80084d4:	2339      	movs	r3, #57	@ 0x39
 80084d6:	f88b 3000 	strb.w	r3, [fp]
 80084da:	4633      	mov	r3, r6
 80084dc:	461e      	mov	r6, r3
 80084de:	3b01      	subs	r3, #1
 80084e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80084e4:	2a39      	cmp	r2, #57	@ 0x39
 80084e6:	d04e      	beq.n	8008586 <_dtoa_r+0xb2e>
 80084e8:	3201      	adds	r2, #1
 80084ea:	701a      	strb	r2, [r3, #0]
 80084ec:	e501      	b.n	8007ef2 <_dtoa_r+0x49a>
 80084ee:	2a00      	cmp	r2, #0
 80084f0:	dd03      	ble.n	80084fa <_dtoa_r+0xaa2>
 80084f2:	2b39      	cmp	r3, #57	@ 0x39
 80084f4:	d0ee      	beq.n	80084d4 <_dtoa_r+0xa7c>
 80084f6:	3301      	adds	r3, #1
 80084f8:	e7c9      	b.n	800848e <_dtoa_r+0xa36>
 80084fa:	9a00      	ldr	r2, [sp, #0]
 80084fc:	9908      	ldr	r1, [sp, #32]
 80084fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008502:	428a      	cmp	r2, r1
 8008504:	d028      	beq.n	8008558 <_dtoa_r+0xb00>
 8008506:	9902      	ldr	r1, [sp, #8]
 8008508:	2300      	movs	r3, #0
 800850a:	220a      	movs	r2, #10
 800850c:	4648      	mov	r0, r9
 800850e:	f000 f9d5 	bl	80088bc <__multadd>
 8008512:	42af      	cmp	r7, r5
 8008514:	9002      	str	r0, [sp, #8]
 8008516:	f04f 0300 	mov.w	r3, #0
 800851a:	f04f 020a 	mov.w	r2, #10
 800851e:	4639      	mov	r1, r7
 8008520:	4648      	mov	r0, r9
 8008522:	d107      	bne.n	8008534 <_dtoa_r+0xadc>
 8008524:	f000 f9ca 	bl	80088bc <__multadd>
 8008528:	4607      	mov	r7, r0
 800852a:	4605      	mov	r5, r0
 800852c:	9b00      	ldr	r3, [sp, #0]
 800852e:	3301      	adds	r3, #1
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	e777      	b.n	8008424 <_dtoa_r+0x9cc>
 8008534:	f000 f9c2 	bl	80088bc <__multadd>
 8008538:	4629      	mov	r1, r5
 800853a:	4607      	mov	r7, r0
 800853c:	2300      	movs	r3, #0
 800853e:	220a      	movs	r2, #10
 8008540:	4648      	mov	r0, r9
 8008542:	f000 f9bb 	bl	80088bc <__multadd>
 8008546:	4605      	mov	r5, r0
 8008548:	e7f0      	b.n	800852c <_dtoa_r+0xad4>
 800854a:	f1bb 0f00 	cmp.w	fp, #0
 800854e:	bfcc      	ite	gt
 8008550:	465e      	movgt	r6, fp
 8008552:	2601      	movle	r6, #1
 8008554:	4456      	add	r6, sl
 8008556:	2700      	movs	r7, #0
 8008558:	9902      	ldr	r1, [sp, #8]
 800855a:	9300      	str	r3, [sp, #0]
 800855c:	2201      	movs	r2, #1
 800855e:	4648      	mov	r0, r9
 8008560:	f000 fb9a 	bl	8008c98 <__lshift>
 8008564:	4621      	mov	r1, r4
 8008566:	9002      	str	r0, [sp, #8]
 8008568:	f000 fc02 	bl	8008d70 <__mcmp>
 800856c:	2800      	cmp	r0, #0
 800856e:	dcb4      	bgt.n	80084da <_dtoa_r+0xa82>
 8008570:	d102      	bne.n	8008578 <_dtoa_r+0xb20>
 8008572:	9b00      	ldr	r3, [sp, #0]
 8008574:	07db      	lsls	r3, r3, #31
 8008576:	d4b0      	bmi.n	80084da <_dtoa_r+0xa82>
 8008578:	4633      	mov	r3, r6
 800857a:	461e      	mov	r6, r3
 800857c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008580:	2a30      	cmp	r2, #48	@ 0x30
 8008582:	d0fa      	beq.n	800857a <_dtoa_r+0xb22>
 8008584:	e4b5      	b.n	8007ef2 <_dtoa_r+0x49a>
 8008586:	459a      	cmp	sl, r3
 8008588:	d1a8      	bne.n	80084dc <_dtoa_r+0xa84>
 800858a:	2331      	movs	r3, #49	@ 0x31
 800858c:	f108 0801 	add.w	r8, r8, #1
 8008590:	f88a 3000 	strb.w	r3, [sl]
 8008594:	e4ad      	b.n	8007ef2 <_dtoa_r+0x49a>
 8008596:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008598:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80085f4 <_dtoa_r+0xb9c>
 800859c:	b11b      	cbz	r3, 80085a6 <_dtoa_r+0xb4e>
 800859e:	f10a 0308 	add.w	r3, sl, #8
 80085a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80085a4:	6013      	str	r3, [r2, #0]
 80085a6:	4650      	mov	r0, sl
 80085a8:	b017      	add	sp, #92	@ 0x5c
 80085aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ae:	9b07      	ldr	r3, [sp, #28]
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	f77f ae2e 	ble.w	8008212 <_dtoa_r+0x7ba>
 80085b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085b8:	9308      	str	r3, [sp, #32]
 80085ba:	2001      	movs	r0, #1
 80085bc:	e64d      	b.n	800825a <_dtoa_r+0x802>
 80085be:	f1bb 0f00 	cmp.w	fp, #0
 80085c2:	f77f aed9 	ble.w	8008378 <_dtoa_r+0x920>
 80085c6:	4656      	mov	r6, sl
 80085c8:	9802      	ldr	r0, [sp, #8]
 80085ca:	4621      	mov	r1, r4
 80085cc:	f7ff f9ba 	bl	8007944 <quorem>
 80085d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80085d4:	f806 3b01 	strb.w	r3, [r6], #1
 80085d8:	eba6 020a 	sub.w	r2, r6, sl
 80085dc:	4593      	cmp	fp, r2
 80085de:	ddb4      	ble.n	800854a <_dtoa_r+0xaf2>
 80085e0:	9902      	ldr	r1, [sp, #8]
 80085e2:	2300      	movs	r3, #0
 80085e4:	220a      	movs	r2, #10
 80085e6:	4648      	mov	r0, r9
 80085e8:	f000 f968 	bl	80088bc <__multadd>
 80085ec:	9002      	str	r0, [sp, #8]
 80085ee:	e7eb      	b.n	80085c8 <_dtoa_r+0xb70>
 80085f0:	0800bb1b 	.word	0x0800bb1b
 80085f4:	0800ba9f 	.word	0x0800ba9f

080085f8 <_free_r>:
 80085f8:	b538      	push	{r3, r4, r5, lr}
 80085fa:	4605      	mov	r5, r0
 80085fc:	2900      	cmp	r1, #0
 80085fe:	d041      	beq.n	8008684 <_free_r+0x8c>
 8008600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008604:	1f0c      	subs	r4, r1, #4
 8008606:	2b00      	cmp	r3, #0
 8008608:	bfb8      	it	lt
 800860a:	18e4      	addlt	r4, r4, r3
 800860c:	f000 f8e8 	bl	80087e0 <__malloc_lock>
 8008610:	4a1d      	ldr	r2, [pc, #116]	@ (8008688 <_free_r+0x90>)
 8008612:	6813      	ldr	r3, [r2, #0]
 8008614:	b933      	cbnz	r3, 8008624 <_free_r+0x2c>
 8008616:	6063      	str	r3, [r4, #4]
 8008618:	6014      	str	r4, [r2, #0]
 800861a:	4628      	mov	r0, r5
 800861c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008620:	f000 b8e4 	b.w	80087ec <__malloc_unlock>
 8008624:	42a3      	cmp	r3, r4
 8008626:	d908      	bls.n	800863a <_free_r+0x42>
 8008628:	6820      	ldr	r0, [r4, #0]
 800862a:	1821      	adds	r1, r4, r0
 800862c:	428b      	cmp	r3, r1
 800862e:	bf01      	itttt	eq
 8008630:	6819      	ldreq	r1, [r3, #0]
 8008632:	685b      	ldreq	r3, [r3, #4]
 8008634:	1809      	addeq	r1, r1, r0
 8008636:	6021      	streq	r1, [r4, #0]
 8008638:	e7ed      	b.n	8008616 <_free_r+0x1e>
 800863a:	461a      	mov	r2, r3
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	b10b      	cbz	r3, 8008644 <_free_r+0x4c>
 8008640:	42a3      	cmp	r3, r4
 8008642:	d9fa      	bls.n	800863a <_free_r+0x42>
 8008644:	6811      	ldr	r1, [r2, #0]
 8008646:	1850      	adds	r0, r2, r1
 8008648:	42a0      	cmp	r0, r4
 800864a:	d10b      	bne.n	8008664 <_free_r+0x6c>
 800864c:	6820      	ldr	r0, [r4, #0]
 800864e:	4401      	add	r1, r0
 8008650:	1850      	adds	r0, r2, r1
 8008652:	4283      	cmp	r3, r0
 8008654:	6011      	str	r1, [r2, #0]
 8008656:	d1e0      	bne.n	800861a <_free_r+0x22>
 8008658:	6818      	ldr	r0, [r3, #0]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	6053      	str	r3, [r2, #4]
 800865e:	4408      	add	r0, r1
 8008660:	6010      	str	r0, [r2, #0]
 8008662:	e7da      	b.n	800861a <_free_r+0x22>
 8008664:	d902      	bls.n	800866c <_free_r+0x74>
 8008666:	230c      	movs	r3, #12
 8008668:	602b      	str	r3, [r5, #0]
 800866a:	e7d6      	b.n	800861a <_free_r+0x22>
 800866c:	6820      	ldr	r0, [r4, #0]
 800866e:	1821      	adds	r1, r4, r0
 8008670:	428b      	cmp	r3, r1
 8008672:	bf04      	itt	eq
 8008674:	6819      	ldreq	r1, [r3, #0]
 8008676:	685b      	ldreq	r3, [r3, #4]
 8008678:	6063      	str	r3, [r4, #4]
 800867a:	bf04      	itt	eq
 800867c:	1809      	addeq	r1, r1, r0
 800867e:	6021      	streq	r1, [r4, #0]
 8008680:	6054      	str	r4, [r2, #4]
 8008682:	e7ca      	b.n	800861a <_free_r+0x22>
 8008684:	bd38      	pop	{r3, r4, r5, pc}
 8008686:	bf00      	nop
 8008688:	20000c4c 	.word	0x20000c4c

0800868c <malloc>:
 800868c:	4b02      	ldr	r3, [pc, #8]	@ (8008698 <malloc+0xc>)
 800868e:	4601      	mov	r1, r0
 8008690:	6818      	ldr	r0, [r3, #0]
 8008692:	f000 b825 	b.w	80086e0 <_malloc_r>
 8008696:	bf00      	nop
 8008698:	20000020 	.word	0x20000020

0800869c <sbrk_aligned>:
 800869c:	b570      	push	{r4, r5, r6, lr}
 800869e:	4e0f      	ldr	r6, [pc, #60]	@ (80086dc <sbrk_aligned+0x40>)
 80086a0:	460c      	mov	r4, r1
 80086a2:	6831      	ldr	r1, [r6, #0]
 80086a4:	4605      	mov	r5, r0
 80086a6:	b911      	cbnz	r1, 80086ae <sbrk_aligned+0x12>
 80086a8:	f002 f996 	bl	800a9d8 <_sbrk_r>
 80086ac:	6030      	str	r0, [r6, #0]
 80086ae:	4621      	mov	r1, r4
 80086b0:	4628      	mov	r0, r5
 80086b2:	f002 f991 	bl	800a9d8 <_sbrk_r>
 80086b6:	1c43      	adds	r3, r0, #1
 80086b8:	d103      	bne.n	80086c2 <sbrk_aligned+0x26>
 80086ba:	f04f 34ff 	mov.w	r4, #4294967295
 80086be:	4620      	mov	r0, r4
 80086c0:	bd70      	pop	{r4, r5, r6, pc}
 80086c2:	1cc4      	adds	r4, r0, #3
 80086c4:	f024 0403 	bic.w	r4, r4, #3
 80086c8:	42a0      	cmp	r0, r4
 80086ca:	d0f8      	beq.n	80086be <sbrk_aligned+0x22>
 80086cc:	1a21      	subs	r1, r4, r0
 80086ce:	4628      	mov	r0, r5
 80086d0:	f002 f982 	bl	800a9d8 <_sbrk_r>
 80086d4:	3001      	adds	r0, #1
 80086d6:	d1f2      	bne.n	80086be <sbrk_aligned+0x22>
 80086d8:	e7ef      	b.n	80086ba <sbrk_aligned+0x1e>
 80086da:	bf00      	nop
 80086dc:	20000c48 	.word	0x20000c48

080086e0 <_malloc_r>:
 80086e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086e4:	1ccd      	adds	r5, r1, #3
 80086e6:	f025 0503 	bic.w	r5, r5, #3
 80086ea:	3508      	adds	r5, #8
 80086ec:	2d0c      	cmp	r5, #12
 80086ee:	bf38      	it	cc
 80086f0:	250c      	movcc	r5, #12
 80086f2:	2d00      	cmp	r5, #0
 80086f4:	4606      	mov	r6, r0
 80086f6:	db01      	blt.n	80086fc <_malloc_r+0x1c>
 80086f8:	42a9      	cmp	r1, r5
 80086fa:	d904      	bls.n	8008706 <_malloc_r+0x26>
 80086fc:	230c      	movs	r3, #12
 80086fe:	6033      	str	r3, [r6, #0]
 8008700:	2000      	movs	r0, #0
 8008702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008706:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087dc <_malloc_r+0xfc>
 800870a:	f000 f869 	bl	80087e0 <__malloc_lock>
 800870e:	f8d8 3000 	ldr.w	r3, [r8]
 8008712:	461c      	mov	r4, r3
 8008714:	bb44      	cbnz	r4, 8008768 <_malloc_r+0x88>
 8008716:	4629      	mov	r1, r5
 8008718:	4630      	mov	r0, r6
 800871a:	f7ff ffbf 	bl	800869c <sbrk_aligned>
 800871e:	1c43      	adds	r3, r0, #1
 8008720:	4604      	mov	r4, r0
 8008722:	d158      	bne.n	80087d6 <_malloc_r+0xf6>
 8008724:	f8d8 4000 	ldr.w	r4, [r8]
 8008728:	4627      	mov	r7, r4
 800872a:	2f00      	cmp	r7, #0
 800872c:	d143      	bne.n	80087b6 <_malloc_r+0xd6>
 800872e:	2c00      	cmp	r4, #0
 8008730:	d04b      	beq.n	80087ca <_malloc_r+0xea>
 8008732:	6823      	ldr	r3, [r4, #0]
 8008734:	4639      	mov	r1, r7
 8008736:	4630      	mov	r0, r6
 8008738:	eb04 0903 	add.w	r9, r4, r3
 800873c:	f002 f94c 	bl	800a9d8 <_sbrk_r>
 8008740:	4581      	cmp	r9, r0
 8008742:	d142      	bne.n	80087ca <_malloc_r+0xea>
 8008744:	6821      	ldr	r1, [r4, #0]
 8008746:	1a6d      	subs	r5, r5, r1
 8008748:	4629      	mov	r1, r5
 800874a:	4630      	mov	r0, r6
 800874c:	f7ff ffa6 	bl	800869c <sbrk_aligned>
 8008750:	3001      	adds	r0, #1
 8008752:	d03a      	beq.n	80087ca <_malloc_r+0xea>
 8008754:	6823      	ldr	r3, [r4, #0]
 8008756:	442b      	add	r3, r5
 8008758:	6023      	str	r3, [r4, #0]
 800875a:	f8d8 3000 	ldr.w	r3, [r8]
 800875e:	685a      	ldr	r2, [r3, #4]
 8008760:	bb62      	cbnz	r2, 80087bc <_malloc_r+0xdc>
 8008762:	f8c8 7000 	str.w	r7, [r8]
 8008766:	e00f      	b.n	8008788 <_malloc_r+0xa8>
 8008768:	6822      	ldr	r2, [r4, #0]
 800876a:	1b52      	subs	r2, r2, r5
 800876c:	d420      	bmi.n	80087b0 <_malloc_r+0xd0>
 800876e:	2a0b      	cmp	r2, #11
 8008770:	d917      	bls.n	80087a2 <_malloc_r+0xc2>
 8008772:	1961      	adds	r1, r4, r5
 8008774:	42a3      	cmp	r3, r4
 8008776:	6025      	str	r5, [r4, #0]
 8008778:	bf18      	it	ne
 800877a:	6059      	strne	r1, [r3, #4]
 800877c:	6863      	ldr	r3, [r4, #4]
 800877e:	bf08      	it	eq
 8008780:	f8c8 1000 	streq.w	r1, [r8]
 8008784:	5162      	str	r2, [r4, r5]
 8008786:	604b      	str	r3, [r1, #4]
 8008788:	4630      	mov	r0, r6
 800878a:	f000 f82f 	bl	80087ec <__malloc_unlock>
 800878e:	f104 000b 	add.w	r0, r4, #11
 8008792:	1d23      	adds	r3, r4, #4
 8008794:	f020 0007 	bic.w	r0, r0, #7
 8008798:	1ac2      	subs	r2, r0, r3
 800879a:	bf1c      	itt	ne
 800879c:	1a1b      	subne	r3, r3, r0
 800879e:	50a3      	strne	r3, [r4, r2]
 80087a0:	e7af      	b.n	8008702 <_malloc_r+0x22>
 80087a2:	6862      	ldr	r2, [r4, #4]
 80087a4:	42a3      	cmp	r3, r4
 80087a6:	bf0c      	ite	eq
 80087a8:	f8c8 2000 	streq.w	r2, [r8]
 80087ac:	605a      	strne	r2, [r3, #4]
 80087ae:	e7eb      	b.n	8008788 <_malloc_r+0xa8>
 80087b0:	4623      	mov	r3, r4
 80087b2:	6864      	ldr	r4, [r4, #4]
 80087b4:	e7ae      	b.n	8008714 <_malloc_r+0x34>
 80087b6:	463c      	mov	r4, r7
 80087b8:	687f      	ldr	r7, [r7, #4]
 80087ba:	e7b6      	b.n	800872a <_malloc_r+0x4a>
 80087bc:	461a      	mov	r2, r3
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	42a3      	cmp	r3, r4
 80087c2:	d1fb      	bne.n	80087bc <_malloc_r+0xdc>
 80087c4:	2300      	movs	r3, #0
 80087c6:	6053      	str	r3, [r2, #4]
 80087c8:	e7de      	b.n	8008788 <_malloc_r+0xa8>
 80087ca:	230c      	movs	r3, #12
 80087cc:	6033      	str	r3, [r6, #0]
 80087ce:	4630      	mov	r0, r6
 80087d0:	f000 f80c 	bl	80087ec <__malloc_unlock>
 80087d4:	e794      	b.n	8008700 <_malloc_r+0x20>
 80087d6:	6005      	str	r5, [r0, #0]
 80087d8:	e7d6      	b.n	8008788 <_malloc_r+0xa8>
 80087da:	bf00      	nop
 80087dc:	20000c4c 	.word	0x20000c4c

080087e0 <__malloc_lock>:
 80087e0:	4801      	ldr	r0, [pc, #4]	@ (80087e8 <__malloc_lock+0x8>)
 80087e2:	f7ff b898 	b.w	8007916 <__retarget_lock_acquire_recursive>
 80087e6:	bf00      	nop
 80087e8:	20000c44 	.word	0x20000c44

080087ec <__malloc_unlock>:
 80087ec:	4801      	ldr	r0, [pc, #4]	@ (80087f4 <__malloc_unlock+0x8>)
 80087ee:	f7ff b893 	b.w	8007918 <__retarget_lock_release_recursive>
 80087f2:	bf00      	nop
 80087f4:	20000c44 	.word	0x20000c44

080087f8 <_Balloc>:
 80087f8:	b570      	push	{r4, r5, r6, lr}
 80087fa:	69c6      	ldr	r6, [r0, #28]
 80087fc:	4604      	mov	r4, r0
 80087fe:	460d      	mov	r5, r1
 8008800:	b976      	cbnz	r6, 8008820 <_Balloc+0x28>
 8008802:	2010      	movs	r0, #16
 8008804:	f7ff ff42 	bl	800868c <malloc>
 8008808:	4602      	mov	r2, r0
 800880a:	61e0      	str	r0, [r4, #28]
 800880c:	b920      	cbnz	r0, 8008818 <_Balloc+0x20>
 800880e:	4b18      	ldr	r3, [pc, #96]	@ (8008870 <_Balloc+0x78>)
 8008810:	4818      	ldr	r0, [pc, #96]	@ (8008874 <_Balloc+0x7c>)
 8008812:	216b      	movs	r1, #107	@ 0x6b
 8008814:	f002 f8f8 	bl	800aa08 <__assert_func>
 8008818:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800881c:	6006      	str	r6, [r0, #0]
 800881e:	60c6      	str	r6, [r0, #12]
 8008820:	69e6      	ldr	r6, [r4, #28]
 8008822:	68f3      	ldr	r3, [r6, #12]
 8008824:	b183      	cbz	r3, 8008848 <_Balloc+0x50>
 8008826:	69e3      	ldr	r3, [r4, #28]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800882e:	b9b8      	cbnz	r0, 8008860 <_Balloc+0x68>
 8008830:	2101      	movs	r1, #1
 8008832:	fa01 f605 	lsl.w	r6, r1, r5
 8008836:	1d72      	adds	r2, r6, #5
 8008838:	0092      	lsls	r2, r2, #2
 800883a:	4620      	mov	r0, r4
 800883c:	f002 f902 	bl	800aa44 <_calloc_r>
 8008840:	b160      	cbz	r0, 800885c <_Balloc+0x64>
 8008842:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008846:	e00e      	b.n	8008866 <_Balloc+0x6e>
 8008848:	2221      	movs	r2, #33	@ 0x21
 800884a:	2104      	movs	r1, #4
 800884c:	4620      	mov	r0, r4
 800884e:	f002 f8f9 	bl	800aa44 <_calloc_r>
 8008852:	69e3      	ldr	r3, [r4, #28]
 8008854:	60f0      	str	r0, [r6, #12]
 8008856:	68db      	ldr	r3, [r3, #12]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d1e4      	bne.n	8008826 <_Balloc+0x2e>
 800885c:	2000      	movs	r0, #0
 800885e:	bd70      	pop	{r4, r5, r6, pc}
 8008860:	6802      	ldr	r2, [r0, #0]
 8008862:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008866:	2300      	movs	r3, #0
 8008868:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800886c:	e7f7      	b.n	800885e <_Balloc+0x66>
 800886e:	bf00      	nop
 8008870:	0800baac 	.word	0x0800baac
 8008874:	0800bb2c 	.word	0x0800bb2c

08008878 <_Bfree>:
 8008878:	b570      	push	{r4, r5, r6, lr}
 800887a:	69c6      	ldr	r6, [r0, #28]
 800887c:	4605      	mov	r5, r0
 800887e:	460c      	mov	r4, r1
 8008880:	b976      	cbnz	r6, 80088a0 <_Bfree+0x28>
 8008882:	2010      	movs	r0, #16
 8008884:	f7ff ff02 	bl	800868c <malloc>
 8008888:	4602      	mov	r2, r0
 800888a:	61e8      	str	r0, [r5, #28]
 800888c:	b920      	cbnz	r0, 8008898 <_Bfree+0x20>
 800888e:	4b09      	ldr	r3, [pc, #36]	@ (80088b4 <_Bfree+0x3c>)
 8008890:	4809      	ldr	r0, [pc, #36]	@ (80088b8 <_Bfree+0x40>)
 8008892:	218f      	movs	r1, #143	@ 0x8f
 8008894:	f002 f8b8 	bl	800aa08 <__assert_func>
 8008898:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800889c:	6006      	str	r6, [r0, #0]
 800889e:	60c6      	str	r6, [r0, #12]
 80088a0:	b13c      	cbz	r4, 80088b2 <_Bfree+0x3a>
 80088a2:	69eb      	ldr	r3, [r5, #28]
 80088a4:	6862      	ldr	r2, [r4, #4]
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088ac:	6021      	str	r1, [r4, #0]
 80088ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088b2:	bd70      	pop	{r4, r5, r6, pc}
 80088b4:	0800baac 	.word	0x0800baac
 80088b8:	0800bb2c 	.word	0x0800bb2c

080088bc <__multadd>:
 80088bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088c0:	690d      	ldr	r5, [r1, #16]
 80088c2:	4607      	mov	r7, r0
 80088c4:	460c      	mov	r4, r1
 80088c6:	461e      	mov	r6, r3
 80088c8:	f101 0c14 	add.w	ip, r1, #20
 80088cc:	2000      	movs	r0, #0
 80088ce:	f8dc 3000 	ldr.w	r3, [ip]
 80088d2:	b299      	uxth	r1, r3
 80088d4:	fb02 6101 	mla	r1, r2, r1, r6
 80088d8:	0c1e      	lsrs	r6, r3, #16
 80088da:	0c0b      	lsrs	r3, r1, #16
 80088dc:	fb02 3306 	mla	r3, r2, r6, r3
 80088e0:	b289      	uxth	r1, r1
 80088e2:	3001      	adds	r0, #1
 80088e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80088e8:	4285      	cmp	r5, r0
 80088ea:	f84c 1b04 	str.w	r1, [ip], #4
 80088ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80088f2:	dcec      	bgt.n	80088ce <__multadd+0x12>
 80088f4:	b30e      	cbz	r6, 800893a <__multadd+0x7e>
 80088f6:	68a3      	ldr	r3, [r4, #8]
 80088f8:	42ab      	cmp	r3, r5
 80088fa:	dc19      	bgt.n	8008930 <__multadd+0x74>
 80088fc:	6861      	ldr	r1, [r4, #4]
 80088fe:	4638      	mov	r0, r7
 8008900:	3101      	adds	r1, #1
 8008902:	f7ff ff79 	bl	80087f8 <_Balloc>
 8008906:	4680      	mov	r8, r0
 8008908:	b928      	cbnz	r0, 8008916 <__multadd+0x5a>
 800890a:	4602      	mov	r2, r0
 800890c:	4b0c      	ldr	r3, [pc, #48]	@ (8008940 <__multadd+0x84>)
 800890e:	480d      	ldr	r0, [pc, #52]	@ (8008944 <__multadd+0x88>)
 8008910:	21ba      	movs	r1, #186	@ 0xba
 8008912:	f002 f879 	bl	800aa08 <__assert_func>
 8008916:	6922      	ldr	r2, [r4, #16]
 8008918:	3202      	adds	r2, #2
 800891a:	f104 010c 	add.w	r1, r4, #12
 800891e:	0092      	lsls	r2, r2, #2
 8008920:	300c      	adds	r0, #12
 8008922:	f7fe fffa 	bl	800791a <memcpy>
 8008926:	4621      	mov	r1, r4
 8008928:	4638      	mov	r0, r7
 800892a:	f7ff ffa5 	bl	8008878 <_Bfree>
 800892e:	4644      	mov	r4, r8
 8008930:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008934:	3501      	adds	r5, #1
 8008936:	615e      	str	r6, [r3, #20]
 8008938:	6125      	str	r5, [r4, #16]
 800893a:	4620      	mov	r0, r4
 800893c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008940:	0800bb1b 	.word	0x0800bb1b
 8008944:	0800bb2c 	.word	0x0800bb2c

08008948 <__s2b>:
 8008948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800894c:	460c      	mov	r4, r1
 800894e:	4615      	mov	r5, r2
 8008950:	461f      	mov	r7, r3
 8008952:	2209      	movs	r2, #9
 8008954:	3308      	adds	r3, #8
 8008956:	4606      	mov	r6, r0
 8008958:	fb93 f3f2 	sdiv	r3, r3, r2
 800895c:	2100      	movs	r1, #0
 800895e:	2201      	movs	r2, #1
 8008960:	429a      	cmp	r2, r3
 8008962:	db09      	blt.n	8008978 <__s2b+0x30>
 8008964:	4630      	mov	r0, r6
 8008966:	f7ff ff47 	bl	80087f8 <_Balloc>
 800896a:	b940      	cbnz	r0, 800897e <__s2b+0x36>
 800896c:	4602      	mov	r2, r0
 800896e:	4b19      	ldr	r3, [pc, #100]	@ (80089d4 <__s2b+0x8c>)
 8008970:	4819      	ldr	r0, [pc, #100]	@ (80089d8 <__s2b+0x90>)
 8008972:	21d3      	movs	r1, #211	@ 0xd3
 8008974:	f002 f848 	bl	800aa08 <__assert_func>
 8008978:	0052      	lsls	r2, r2, #1
 800897a:	3101      	adds	r1, #1
 800897c:	e7f0      	b.n	8008960 <__s2b+0x18>
 800897e:	9b08      	ldr	r3, [sp, #32]
 8008980:	6143      	str	r3, [r0, #20]
 8008982:	2d09      	cmp	r5, #9
 8008984:	f04f 0301 	mov.w	r3, #1
 8008988:	6103      	str	r3, [r0, #16]
 800898a:	dd16      	ble.n	80089ba <__s2b+0x72>
 800898c:	f104 0909 	add.w	r9, r4, #9
 8008990:	46c8      	mov	r8, r9
 8008992:	442c      	add	r4, r5
 8008994:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008998:	4601      	mov	r1, r0
 800899a:	3b30      	subs	r3, #48	@ 0x30
 800899c:	220a      	movs	r2, #10
 800899e:	4630      	mov	r0, r6
 80089a0:	f7ff ff8c 	bl	80088bc <__multadd>
 80089a4:	45a0      	cmp	r8, r4
 80089a6:	d1f5      	bne.n	8008994 <__s2b+0x4c>
 80089a8:	f1a5 0408 	sub.w	r4, r5, #8
 80089ac:	444c      	add	r4, r9
 80089ae:	1b2d      	subs	r5, r5, r4
 80089b0:	1963      	adds	r3, r4, r5
 80089b2:	42bb      	cmp	r3, r7
 80089b4:	db04      	blt.n	80089c0 <__s2b+0x78>
 80089b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089ba:	340a      	adds	r4, #10
 80089bc:	2509      	movs	r5, #9
 80089be:	e7f6      	b.n	80089ae <__s2b+0x66>
 80089c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80089c4:	4601      	mov	r1, r0
 80089c6:	3b30      	subs	r3, #48	@ 0x30
 80089c8:	220a      	movs	r2, #10
 80089ca:	4630      	mov	r0, r6
 80089cc:	f7ff ff76 	bl	80088bc <__multadd>
 80089d0:	e7ee      	b.n	80089b0 <__s2b+0x68>
 80089d2:	bf00      	nop
 80089d4:	0800bb1b 	.word	0x0800bb1b
 80089d8:	0800bb2c 	.word	0x0800bb2c

080089dc <__hi0bits>:
 80089dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089e0:	4603      	mov	r3, r0
 80089e2:	bf36      	itet	cc
 80089e4:	0403      	lslcc	r3, r0, #16
 80089e6:	2000      	movcs	r0, #0
 80089e8:	2010      	movcc	r0, #16
 80089ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089ee:	bf3c      	itt	cc
 80089f0:	021b      	lslcc	r3, r3, #8
 80089f2:	3008      	addcc	r0, #8
 80089f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089f8:	bf3c      	itt	cc
 80089fa:	011b      	lslcc	r3, r3, #4
 80089fc:	3004      	addcc	r0, #4
 80089fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a02:	bf3c      	itt	cc
 8008a04:	009b      	lslcc	r3, r3, #2
 8008a06:	3002      	addcc	r0, #2
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	db05      	blt.n	8008a18 <__hi0bits+0x3c>
 8008a0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a10:	f100 0001 	add.w	r0, r0, #1
 8008a14:	bf08      	it	eq
 8008a16:	2020      	moveq	r0, #32
 8008a18:	4770      	bx	lr

08008a1a <__lo0bits>:
 8008a1a:	6803      	ldr	r3, [r0, #0]
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	f013 0007 	ands.w	r0, r3, #7
 8008a22:	d00b      	beq.n	8008a3c <__lo0bits+0x22>
 8008a24:	07d9      	lsls	r1, r3, #31
 8008a26:	d421      	bmi.n	8008a6c <__lo0bits+0x52>
 8008a28:	0798      	lsls	r0, r3, #30
 8008a2a:	bf49      	itett	mi
 8008a2c:	085b      	lsrmi	r3, r3, #1
 8008a2e:	089b      	lsrpl	r3, r3, #2
 8008a30:	2001      	movmi	r0, #1
 8008a32:	6013      	strmi	r3, [r2, #0]
 8008a34:	bf5c      	itt	pl
 8008a36:	6013      	strpl	r3, [r2, #0]
 8008a38:	2002      	movpl	r0, #2
 8008a3a:	4770      	bx	lr
 8008a3c:	b299      	uxth	r1, r3
 8008a3e:	b909      	cbnz	r1, 8008a44 <__lo0bits+0x2a>
 8008a40:	0c1b      	lsrs	r3, r3, #16
 8008a42:	2010      	movs	r0, #16
 8008a44:	b2d9      	uxtb	r1, r3
 8008a46:	b909      	cbnz	r1, 8008a4c <__lo0bits+0x32>
 8008a48:	3008      	adds	r0, #8
 8008a4a:	0a1b      	lsrs	r3, r3, #8
 8008a4c:	0719      	lsls	r1, r3, #28
 8008a4e:	bf04      	itt	eq
 8008a50:	091b      	lsreq	r3, r3, #4
 8008a52:	3004      	addeq	r0, #4
 8008a54:	0799      	lsls	r1, r3, #30
 8008a56:	bf04      	itt	eq
 8008a58:	089b      	lsreq	r3, r3, #2
 8008a5a:	3002      	addeq	r0, #2
 8008a5c:	07d9      	lsls	r1, r3, #31
 8008a5e:	d403      	bmi.n	8008a68 <__lo0bits+0x4e>
 8008a60:	085b      	lsrs	r3, r3, #1
 8008a62:	f100 0001 	add.w	r0, r0, #1
 8008a66:	d003      	beq.n	8008a70 <__lo0bits+0x56>
 8008a68:	6013      	str	r3, [r2, #0]
 8008a6a:	4770      	bx	lr
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	4770      	bx	lr
 8008a70:	2020      	movs	r0, #32
 8008a72:	4770      	bx	lr

08008a74 <__i2b>:
 8008a74:	b510      	push	{r4, lr}
 8008a76:	460c      	mov	r4, r1
 8008a78:	2101      	movs	r1, #1
 8008a7a:	f7ff febd 	bl	80087f8 <_Balloc>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	b928      	cbnz	r0, 8008a8e <__i2b+0x1a>
 8008a82:	4b05      	ldr	r3, [pc, #20]	@ (8008a98 <__i2b+0x24>)
 8008a84:	4805      	ldr	r0, [pc, #20]	@ (8008a9c <__i2b+0x28>)
 8008a86:	f240 1145 	movw	r1, #325	@ 0x145
 8008a8a:	f001 ffbd 	bl	800aa08 <__assert_func>
 8008a8e:	2301      	movs	r3, #1
 8008a90:	6144      	str	r4, [r0, #20]
 8008a92:	6103      	str	r3, [r0, #16]
 8008a94:	bd10      	pop	{r4, pc}
 8008a96:	bf00      	nop
 8008a98:	0800bb1b 	.word	0x0800bb1b
 8008a9c:	0800bb2c 	.word	0x0800bb2c

08008aa0 <__multiply>:
 8008aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa4:	4617      	mov	r7, r2
 8008aa6:	690a      	ldr	r2, [r1, #16]
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	bfa8      	it	ge
 8008aae:	463b      	movge	r3, r7
 8008ab0:	4689      	mov	r9, r1
 8008ab2:	bfa4      	itt	ge
 8008ab4:	460f      	movge	r7, r1
 8008ab6:	4699      	movge	r9, r3
 8008ab8:	693d      	ldr	r5, [r7, #16]
 8008aba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	6879      	ldr	r1, [r7, #4]
 8008ac2:	eb05 060a 	add.w	r6, r5, sl
 8008ac6:	42b3      	cmp	r3, r6
 8008ac8:	b085      	sub	sp, #20
 8008aca:	bfb8      	it	lt
 8008acc:	3101      	addlt	r1, #1
 8008ace:	f7ff fe93 	bl	80087f8 <_Balloc>
 8008ad2:	b930      	cbnz	r0, 8008ae2 <__multiply+0x42>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	4b41      	ldr	r3, [pc, #260]	@ (8008bdc <__multiply+0x13c>)
 8008ad8:	4841      	ldr	r0, [pc, #260]	@ (8008be0 <__multiply+0x140>)
 8008ada:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ade:	f001 ff93 	bl	800aa08 <__assert_func>
 8008ae2:	f100 0414 	add.w	r4, r0, #20
 8008ae6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008aea:	4623      	mov	r3, r4
 8008aec:	2200      	movs	r2, #0
 8008aee:	4573      	cmp	r3, lr
 8008af0:	d320      	bcc.n	8008b34 <__multiply+0x94>
 8008af2:	f107 0814 	add.w	r8, r7, #20
 8008af6:	f109 0114 	add.w	r1, r9, #20
 8008afa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008afe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008b02:	9302      	str	r3, [sp, #8]
 8008b04:	1beb      	subs	r3, r5, r7
 8008b06:	3b15      	subs	r3, #21
 8008b08:	f023 0303 	bic.w	r3, r3, #3
 8008b0c:	3304      	adds	r3, #4
 8008b0e:	3715      	adds	r7, #21
 8008b10:	42bd      	cmp	r5, r7
 8008b12:	bf38      	it	cc
 8008b14:	2304      	movcc	r3, #4
 8008b16:	9301      	str	r3, [sp, #4]
 8008b18:	9b02      	ldr	r3, [sp, #8]
 8008b1a:	9103      	str	r1, [sp, #12]
 8008b1c:	428b      	cmp	r3, r1
 8008b1e:	d80c      	bhi.n	8008b3a <__multiply+0x9a>
 8008b20:	2e00      	cmp	r6, #0
 8008b22:	dd03      	ble.n	8008b2c <__multiply+0x8c>
 8008b24:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d055      	beq.n	8008bd8 <__multiply+0x138>
 8008b2c:	6106      	str	r6, [r0, #16]
 8008b2e:	b005      	add	sp, #20
 8008b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b34:	f843 2b04 	str.w	r2, [r3], #4
 8008b38:	e7d9      	b.n	8008aee <__multiply+0x4e>
 8008b3a:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b3e:	f1ba 0f00 	cmp.w	sl, #0
 8008b42:	d01f      	beq.n	8008b84 <__multiply+0xe4>
 8008b44:	46c4      	mov	ip, r8
 8008b46:	46a1      	mov	r9, r4
 8008b48:	2700      	movs	r7, #0
 8008b4a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008b4e:	f8d9 3000 	ldr.w	r3, [r9]
 8008b52:	fa1f fb82 	uxth.w	fp, r2
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b5c:	443b      	add	r3, r7
 8008b5e:	f8d9 7000 	ldr.w	r7, [r9]
 8008b62:	0c12      	lsrs	r2, r2, #16
 8008b64:	0c3f      	lsrs	r7, r7, #16
 8008b66:	fb0a 7202 	mla	r2, sl, r2, r7
 8008b6a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b74:	4565      	cmp	r5, ip
 8008b76:	f849 3b04 	str.w	r3, [r9], #4
 8008b7a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b7e:	d8e4      	bhi.n	8008b4a <__multiply+0xaa>
 8008b80:	9b01      	ldr	r3, [sp, #4]
 8008b82:	50e7      	str	r7, [r4, r3]
 8008b84:	9b03      	ldr	r3, [sp, #12]
 8008b86:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b8a:	3104      	adds	r1, #4
 8008b8c:	f1b9 0f00 	cmp.w	r9, #0
 8008b90:	d020      	beq.n	8008bd4 <__multiply+0x134>
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	4647      	mov	r7, r8
 8008b96:	46a4      	mov	ip, r4
 8008b98:	f04f 0a00 	mov.w	sl, #0
 8008b9c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008ba0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008ba4:	fb09 220b 	mla	r2, r9, fp, r2
 8008ba8:	4452      	add	r2, sl
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bb0:	f84c 3b04 	str.w	r3, [ip], #4
 8008bb4:	f857 3b04 	ldr.w	r3, [r7], #4
 8008bb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bbc:	f8bc 3000 	ldrh.w	r3, [ip]
 8008bc0:	fb09 330a 	mla	r3, r9, sl, r3
 8008bc4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008bc8:	42bd      	cmp	r5, r7
 8008bca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bce:	d8e5      	bhi.n	8008b9c <__multiply+0xfc>
 8008bd0:	9a01      	ldr	r2, [sp, #4]
 8008bd2:	50a3      	str	r3, [r4, r2]
 8008bd4:	3404      	adds	r4, #4
 8008bd6:	e79f      	b.n	8008b18 <__multiply+0x78>
 8008bd8:	3e01      	subs	r6, #1
 8008bda:	e7a1      	b.n	8008b20 <__multiply+0x80>
 8008bdc:	0800bb1b 	.word	0x0800bb1b
 8008be0:	0800bb2c 	.word	0x0800bb2c

08008be4 <__pow5mult>:
 8008be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008be8:	4615      	mov	r5, r2
 8008bea:	f012 0203 	ands.w	r2, r2, #3
 8008bee:	4607      	mov	r7, r0
 8008bf0:	460e      	mov	r6, r1
 8008bf2:	d007      	beq.n	8008c04 <__pow5mult+0x20>
 8008bf4:	4c25      	ldr	r4, [pc, #148]	@ (8008c8c <__pow5mult+0xa8>)
 8008bf6:	3a01      	subs	r2, #1
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008bfe:	f7ff fe5d 	bl	80088bc <__multadd>
 8008c02:	4606      	mov	r6, r0
 8008c04:	10ad      	asrs	r5, r5, #2
 8008c06:	d03d      	beq.n	8008c84 <__pow5mult+0xa0>
 8008c08:	69fc      	ldr	r4, [r7, #28]
 8008c0a:	b97c      	cbnz	r4, 8008c2c <__pow5mult+0x48>
 8008c0c:	2010      	movs	r0, #16
 8008c0e:	f7ff fd3d 	bl	800868c <malloc>
 8008c12:	4602      	mov	r2, r0
 8008c14:	61f8      	str	r0, [r7, #28]
 8008c16:	b928      	cbnz	r0, 8008c24 <__pow5mult+0x40>
 8008c18:	4b1d      	ldr	r3, [pc, #116]	@ (8008c90 <__pow5mult+0xac>)
 8008c1a:	481e      	ldr	r0, [pc, #120]	@ (8008c94 <__pow5mult+0xb0>)
 8008c1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c20:	f001 fef2 	bl	800aa08 <__assert_func>
 8008c24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c28:	6004      	str	r4, [r0, #0]
 8008c2a:	60c4      	str	r4, [r0, #12]
 8008c2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c34:	b94c      	cbnz	r4, 8008c4a <__pow5mult+0x66>
 8008c36:	f240 2171 	movw	r1, #625	@ 0x271
 8008c3a:	4638      	mov	r0, r7
 8008c3c:	f7ff ff1a 	bl	8008a74 <__i2b>
 8008c40:	2300      	movs	r3, #0
 8008c42:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c46:	4604      	mov	r4, r0
 8008c48:	6003      	str	r3, [r0, #0]
 8008c4a:	f04f 0900 	mov.w	r9, #0
 8008c4e:	07eb      	lsls	r3, r5, #31
 8008c50:	d50a      	bpl.n	8008c68 <__pow5mult+0x84>
 8008c52:	4631      	mov	r1, r6
 8008c54:	4622      	mov	r2, r4
 8008c56:	4638      	mov	r0, r7
 8008c58:	f7ff ff22 	bl	8008aa0 <__multiply>
 8008c5c:	4631      	mov	r1, r6
 8008c5e:	4680      	mov	r8, r0
 8008c60:	4638      	mov	r0, r7
 8008c62:	f7ff fe09 	bl	8008878 <_Bfree>
 8008c66:	4646      	mov	r6, r8
 8008c68:	106d      	asrs	r5, r5, #1
 8008c6a:	d00b      	beq.n	8008c84 <__pow5mult+0xa0>
 8008c6c:	6820      	ldr	r0, [r4, #0]
 8008c6e:	b938      	cbnz	r0, 8008c80 <__pow5mult+0x9c>
 8008c70:	4622      	mov	r2, r4
 8008c72:	4621      	mov	r1, r4
 8008c74:	4638      	mov	r0, r7
 8008c76:	f7ff ff13 	bl	8008aa0 <__multiply>
 8008c7a:	6020      	str	r0, [r4, #0]
 8008c7c:	f8c0 9000 	str.w	r9, [r0]
 8008c80:	4604      	mov	r4, r0
 8008c82:	e7e4      	b.n	8008c4e <__pow5mult+0x6a>
 8008c84:	4630      	mov	r0, r6
 8008c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c8a:	bf00      	nop
 8008c8c:	0800bc58 	.word	0x0800bc58
 8008c90:	0800baac 	.word	0x0800baac
 8008c94:	0800bb2c 	.word	0x0800bb2c

08008c98 <__lshift>:
 8008c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c9c:	460c      	mov	r4, r1
 8008c9e:	6849      	ldr	r1, [r1, #4]
 8008ca0:	6923      	ldr	r3, [r4, #16]
 8008ca2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ca6:	68a3      	ldr	r3, [r4, #8]
 8008ca8:	4607      	mov	r7, r0
 8008caa:	4691      	mov	r9, r2
 8008cac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008cb0:	f108 0601 	add.w	r6, r8, #1
 8008cb4:	42b3      	cmp	r3, r6
 8008cb6:	db0b      	blt.n	8008cd0 <__lshift+0x38>
 8008cb8:	4638      	mov	r0, r7
 8008cba:	f7ff fd9d 	bl	80087f8 <_Balloc>
 8008cbe:	4605      	mov	r5, r0
 8008cc0:	b948      	cbnz	r0, 8008cd6 <__lshift+0x3e>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	4b28      	ldr	r3, [pc, #160]	@ (8008d68 <__lshift+0xd0>)
 8008cc6:	4829      	ldr	r0, [pc, #164]	@ (8008d6c <__lshift+0xd4>)
 8008cc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ccc:	f001 fe9c 	bl	800aa08 <__assert_func>
 8008cd0:	3101      	adds	r1, #1
 8008cd2:	005b      	lsls	r3, r3, #1
 8008cd4:	e7ee      	b.n	8008cb4 <__lshift+0x1c>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	f100 0114 	add.w	r1, r0, #20
 8008cdc:	f100 0210 	add.w	r2, r0, #16
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	4553      	cmp	r3, sl
 8008ce4:	db33      	blt.n	8008d4e <__lshift+0xb6>
 8008ce6:	6920      	ldr	r0, [r4, #16]
 8008ce8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008cec:	f104 0314 	add.w	r3, r4, #20
 8008cf0:	f019 091f 	ands.w	r9, r9, #31
 8008cf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cf8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008cfc:	d02b      	beq.n	8008d56 <__lshift+0xbe>
 8008cfe:	f1c9 0e20 	rsb	lr, r9, #32
 8008d02:	468a      	mov	sl, r1
 8008d04:	2200      	movs	r2, #0
 8008d06:	6818      	ldr	r0, [r3, #0]
 8008d08:	fa00 f009 	lsl.w	r0, r0, r9
 8008d0c:	4310      	orrs	r0, r2
 8008d0e:	f84a 0b04 	str.w	r0, [sl], #4
 8008d12:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d16:	459c      	cmp	ip, r3
 8008d18:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d1c:	d8f3      	bhi.n	8008d06 <__lshift+0x6e>
 8008d1e:	ebac 0304 	sub.w	r3, ip, r4
 8008d22:	3b15      	subs	r3, #21
 8008d24:	f023 0303 	bic.w	r3, r3, #3
 8008d28:	3304      	adds	r3, #4
 8008d2a:	f104 0015 	add.w	r0, r4, #21
 8008d2e:	4560      	cmp	r0, ip
 8008d30:	bf88      	it	hi
 8008d32:	2304      	movhi	r3, #4
 8008d34:	50ca      	str	r2, [r1, r3]
 8008d36:	b10a      	cbz	r2, 8008d3c <__lshift+0xa4>
 8008d38:	f108 0602 	add.w	r6, r8, #2
 8008d3c:	3e01      	subs	r6, #1
 8008d3e:	4638      	mov	r0, r7
 8008d40:	612e      	str	r6, [r5, #16]
 8008d42:	4621      	mov	r1, r4
 8008d44:	f7ff fd98 	bl	8008878 <_Bfree>
 8008d48:	4628      	mov	r0, r5
 8008d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d52:	3301      	adds	r3, #1
 8008d54:	e7c5      	b.n	8008ce2 <__lshift+0x4a>
 8008d56:	3904      	subs	r1, #4
 8008d58:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d60:	459c      	cmp	ip, r3
 8008d62:	d8f9      	bhi.n	8008d58 <__lshift+0xc0>
 8008d64:	e7ea      	b.n	8008d3c <__lshift+0xa4>
 8008d66:	bf00      	nop
 8008d68:	0800bb1b 	.word	0x0800bb1b
 8008d6c:	0800bb2c 	.word	0x0800bb2c

08008d70 <__mcmp>:
 8008d70:	690a      	ldr	r2, [r1, #16]
 8008d72:	4603      	mov	r3, r0
 8008d74:	6900      	ldr	r0, [r0, #16]
 8008d76:	1a80      	subs	r0, r0, r2
 8008d78:	b530      	push	{r4, r5, lr}
 8008d7a:	d10e      	bne.n	8008d9a <__mcmp+0x2a>
 8008d7c:	3314      	adds	r3, #20
 8008d7e:	3114      	adds	r1, #20
 8008d80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d90:	4295      	cmp	r5, r2
 8008d92:	d003      	beq.n	8008d9c <__mcmp+0x2c>
 8008d94:	d205      	bcs.n	8008da2 <__mcmp+0x32>
 8008d96:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9a:	bd30      	pop	{r4, r5, pc}
 8008d9c:	42a3      	cmp	r3, r4
 8008d9e:	d3f3      	bcc.n	8008d88 <__mcmp+0x18>
 8008da0:	e7fb      	b.n	8008d9a <__mcmp+0x2a>
 8008da2:	2001      	movs	r0, #1
 8008da4:	e7f9      	b.n	8008d9a <__mcmp+0x2a>
	...

08008da8 <__mdiff>:
 8008da8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dac:	4689      	mov	r9, r1
 8008dae:	4606      	mov	r6, r0
 8008db0:	4611      	mov	r1, r2
 8008db2:	4648      	mov	r0, r9
 8008db4:	4614      	mov	r4, r2
 8008db6:	f7ff ffdb 	bl	8008d70 <__mcmp>
 8008dba:	1e05      	subs	r5, r0, #0
 8008dbc:	d112      	bne.n	8008de4 <__mdiff+0x3c>
 8008dbe:	4629      	mov	r1, r5
 8008dc0:	4630      	mov	r0, r6
 8008dc2:	f7ff fd19 	bl	80087f8 <_Balloc>
 8008dc6:	4602      	mov	r2, r0
 8008dc8:	b928      	cbnz	r0, 8008dd6 <__mdiff+0x2e>
 8008dca:	4b3f      	ldr	r3, [pc, #252]	@ (8008ec8 <__mdiff+0x120>)
 8008dcc:	f240 2137 	movw	r1, #567	@ 0x237
 8008dd0:	483e      	ldr	r0, [pc, #248]	@ (8008ecc <__mdiff+0x124>)
 8008dd2:	f001 fe19 	bl	800aa08 <__assert_func>
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008ddc:	4610      	mov	r0, r2
 8008dde:	b003      	add	sp, #12
 8008de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de4:	bfbc      	itt	lt
 8008de6:	464b      	movlt	r3, r9
 8008de8:	46a1      	movlt	r9, r4
 8008dea:	4630      	mov	r0, r6
 8008dec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008df0:	bfba      	itte	lt
 8008df2:	461c      	movlt	r4, r3
 8008df4:	2501      	movlt	r5, #1
 8008df6:	2500      	movge	r5, #0
 8008df8:	f7ff fcfe 	bl	80087f8 <_Balloc>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	b918      	cbnz	r0, 8008e08 <__mdiff+0x60>
 8008e00:	4b31      	ldr	r3, [pc, #196]	@ (8008ec8 <__mdiff+0x120>)
 8008e02:	f240 2145 	movw	r1, #581	@ 0x245
 8008e06:	e7e3      	b.n	8008dd0 <__mdiff+0x28>
 8008e08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e0c:	6926      	ldr	r6, [r4, #16]
 8008e0e:	60c5      	str	r5, [r0, #12]
 8008e10:	f109 0310 	add.w	r3, r9, #16
 8008e14:	f109 0514 	add.w	r5, r9, #20
 8008e18:	f104 0e14 	add.w	lr, r4, #20
 8008e1c:	f100 0b14 	add.w	fp, r0, #20
 8008e20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e28:	9301      	str	r3, [sp, #4]
 8008e2a:	46d9      	mov	r9, fp
 8008e2c:	f04f 0c00 	mov.w	ip, #0
 8008e30:	9b01      	ldr	r3, [sp, #4]
 8008e32:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e36:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e3a:	9301      	str	r3, [sp, #4]
 8008e3c:	fa1f f38a 	uxth.w	r3, sl
 8008e40:	4619      	mov	r1, r3
 8008e42:	b283      	uxth	r3, r0
 8008e44:	1acb      	subs	r3, r1, r3
 8008e46:	0c00      	lsrs	r0, r0, #16
 8008e48:	4463      	add	r3, ip
 8008e4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e58:	4576      	cmp	r6, lr
 8008e5a:	f849 3b04 	str.w	r3, [r9], #4
 8008e5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e62:	d8e5      	bhi.n	8008e30 <__mdiff+0x88>
 8008e64:	1b33      	subs	r3, r6, r4
 8008e66:	3b15      	subs	r3, #21
 8008e68:	f023 0303 	bic.w	r3, r3, #3
 8008e6c:	3415      	adds	r4, #21
 8008e6e:	3304      	adds	r3, #4
 8008e70:	42a6      	cmp	r6, r4
 8008e72:	bf38      	it	cc
 8008e74:	2304      	movcc	r3, #4
 8008e76:	441d      	add	r5, r3
 8008e78:	445b      	add	r3, fp
 8008e7a:	461e      	mov	r6, r3
 8008e7c:	462c      	mov	r4, r5
 8008e7e:	4544      	cmp	r4, r8
 8008e80:	d30e      	bcc.n	8008ea0 <__mdiff+0xf8>
 8008e82:	f108 0103 	add.w	r1, r8, #3
 8008e86:	1b49      	subs	r1, r1, r5
 8008e88:	f021 0103 	bic.w	r1, r1, #3
 8008e8c:	3d03      	subs	r5, #3
 8008e8e:	45a8      	cmp	r8, r5
 8008e90:	bf38      	it	cc
 8008e92:	2100      	movcc	r1, #0
 8008e94:	440b      	add	r3, r1
 8008e96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e9a:	b191      	cbz	r1, 8008ec2 <__mdiff+0x11a>
 8008e9c:	6117      	str	r7, [r2, #16]
 8008e9e:	e79d      	b.n	8008ddc <__mdiff+0x34>
 8008ea0:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ea4:	46e6      	mov	lr, ip
 8008ea6:	0c08      	lsrs	r0, r1, #16
 8008ea8:	fa1c fc81 	uxtah	ip, ip, r1
 8008eac:	4471      	add	r1, lr
 8008eae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008eb2:	b289      	uxth	r1, r1
 8008eb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008eb8:	f846 1b04 	str.w	r1, [r6], #4
 8008ebc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ec0:	e7dd      	b.n	8008e7e <__mdiff+0xd6>
 8008ec2:	3f01      	subs	r7, #1
 8008ec4:	e7e7      	b.n	8008e96 <__mdiff+0xee>
 8008ec6:	bf00      	nop
 8008ec8:	0800bb1b 	.word	0x0800bb1b
 8008ecc:	0800bb2c 	.word	0x0800bb2c

08008ed0 <__ulp>:
 8008ed0:	b082      	sub	sp, #8
 8008ed2:	ed8d 0b00 	vstr	d0, [sp]
 8008ed6:	9a01      	ldr	r2, [sp, #4]
 8008ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8008f18 <__ulp+0x48>)
 8008eda:	4013      	ands	r3, r2
 8008edc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	dc08      	bgt.n	8008ef6 <__ulp+0x26>
 8008ee4:	425b      	negs	r3, r3
 8008ee6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008eea:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008eee:	da04      	bge.n	8008efa <__ulp+0x2a>
 8008ef0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008ef4:	4113      	asrs	r3, r2
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	e008      	b.n	8008f0c <__ulp+0x3c>
 8008efa:	f1a2 0314 	sub.w	r3, r2, #20
 8008efe:	2b1e      	cmp	r3, #30
 8008f00:	bfda      	itte	le
 8008f02:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008f06:	40da      	lsrle	r2, r3
 8008f08:	2201      	movgt	r2, #1
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	4610      	mov	r0, r2
 8008f10:	ec41 0b10 	vmov	d0, r0, r1
 8008f14:	b002      	add	sp, #8
 8008f16:	4770      	bx	lr
 8008f18:	7ff00000 	.word	0x7ff00000

08008f1c <__b2d>:
 8008f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f20:	6906      	ldr	r6, [r0, #16]
 8008f22:	f100 0814 	add.w	r8, r0, #20
 8008f26:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008f2a:	1f37      	subs	r7, r6, #4
 8008f2c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008f30:	4610      	mov	r0, r2
 8008f32:	f7ff fd53 	bl	80089dc <__hi0bits>
 8008f36:	f1c0 0320 	rsb	r3, r0, #32
 8008f3a:	280a      	cmp	r0, #10
 8008f3c:	600b      	str	r3, [r1, #0]
 8008f3e:	491b      	ldr	r1, [pc, #108]	@ (8008fac <__b2d+0x90>)
 8008f40:	dc15      	bgt.n	8008f6e <__b2d+0x52>
 8008f42:	f1c0 0c0b 	rsb	ip, r0, #11
 8008f46:	fa22 f30c 	lsr.w	r3, r2, ip
 8008f4a:	45b8      	cmp	r8, r7
 8008f4c:	ea43 0501 	orr.w	r5, r3, r1
 8008f50:	bf34      	ite	cc
 8008f52:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008f56:	2300      	movcs	r3, #0
 8008f58:	3015      	adds	r0, #21
 8008f5a:	fa02 f000 	lsl.w	r0, r2, r0
 8008f5e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008f62:	4303      	orrs	r3, r0
 8008f64:	461c      	mov	r4, r3
 8008f66:	ec45 4b10 	vmov	d0, r4, r5
 8008f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f6e:	45b8      	cmp	r8, r7
 8008f70:	bf3a      	itte	cc
 8008f72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008f76:	f1a6 0708 	subcc.w	r7, r6, #8
 8008f7a:	2300      	movcs	r3, #0
 8008f7c:	380b      	subs	r0, #11
 8008f7e:	d012      	beq.n	8008fa6 <__b2d+0x8a>
 8008f80:	f1c0 0120 	rsb	r1, r0, #32
 8008f84:	fa23 f401 	lsr.w	r4, r3, r1
 8008f88:	4082      	lsls	r2, r0
 8008f8a:	4322      	orrs	r2, r4
 8008f8c:	4547      	cmp	r7, r8
 8008f8e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008f92:	bf8c      	ite	hi
 8008f94:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008f98:	2200      	movls	r2, #0
 8008f9a:	4083      	lsls	r3, r0
 8008f9c:	40ca      	lsrs	r2, r1
 8008f9e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008fa2:	4313      	orrs	r3, r2
 8008fa4:	e7de      	b.n	8008f64 <__b2d+0x48>
 8008fa6:	ea42 0501 	orr.w	r5, r2, r1
 8008faa:	e7db      	b.n	8008f64 <__b2d+0x48>
 8008fac:	3ff00000 	.word	0x3ff00000

08008fb0 <__d2b>:
 8008fb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008fb4:	460f      	mov	r7, r1
 8008fb6:	2101      	movs	r1, #1
 8008fb8:	ec59 8b10 	vmov	r8, r9, d0
 8008fbc:	4616      	mov	r6, r2
 8008fbe:	f7ff fc1b 	bl	80087f8 <_Balloc>
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	b930      	cbnz	r0, 8008fd4 <__d2b+0x24>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	4b23      	ldr	r3, [pc, #140]	@ (8009058 <__d2b+0xa8>)
 8008fca:	4824      	ldr	r0, [pc, #144]	@ (800905c <__d2b+0xac>)
 8008fcc:	f240 310f 	movw	r1, #783	@ 0x30f
 8008fd0:	f001 fd1a 	bl	800aa08 <__assert_func>
 8008fd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008fd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fdc:	b10d      	cbz	r5, 8008fe2 <__d2b+0x32>
 8008fde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008fe2:	9301      	str	r3, [sp, #4]
 8008fe4:	f1b8 0300 	subs.w	r3, r8, #0
 8008fe8:	d023      	beq.n	8009032 <__d2b+0x82>
 8008fea:	4668      	mov	r0, sp
 8008fec:	9300      	str	r3, [sp, #0]
 8008fee:	f7ff fd14 	bl	8008a1a <__lo0bits>
 8008ff2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ff6:	b1d0      	cbz	r0, 800902e <__d2b+0x7e>
 8008ff8:	f1c0 0320 	rsb	r3, r0, #32
 8008ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8009000:	430b      	orrs	r3, r1
 8009002:	40c2      	lsrs	r2, r0
 8009004:	6163      	str	r3, [r4, #20]
 8009006:	9201      	str	r2, [sp, #4]
 8009008:	9b01      	ldr	r3, [sp, #4]
 800900a:	61a3      	str	r3, [r4, #24]
 800900c:	2b00      	cmp	r3, #0
 800900e:	bf0c      	ite	eq
 8009010:	2201      	moveq	r2, #1
 8009012:	2202      	movne	r2, #2
 8009014:	6122      	str	r2, [r4, #16]
 8009016:	b1a5      	cbz	r5, 8009042 <__d2b+0x92>
 8009018:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800901c:	4405      	add	r5, r0
 800901e:	603d      	str	r5, [r7, #0]
 8009020:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009024:	6030      	str	r0, [r6, #0]
 8009026:	4620      	mov	r0, r4
 8009028:	b003      	add	sp, #12
 800902a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800902e:	6161      	str	r1, [r4, #20]
 8009030:	e7ea      	b.n	8009008 <__d2b+0x58>
 8009032:	a801      	add	r0, sp, #4
 8009034:	f7ff fcf1 	bl	8008a1a <__lo0bits>
 8009038:	9b01      	ldr	r3, [sp, #4]
 800903a:	6163      	str	r3, [r4, #20]
 800903c:	3020      	adds	r0, #32
 800903e:	2201      	movs	r2, #1
 8009040:	e7e8      	b.n	8009014 <__d2b+0x64>
 8009042:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009046:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800904a:	6038      	str	r0, [r7, #0]
 800904c:	6918      	ldr	r0, [r3, #16]
 800904e:	f7ff fcc5 	bl	80089dc <__hi0bits>
 8009052:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009056:	e7e5      	b.n	8009024 <__d2b+0x74>
 8009058:	0800bb1b 	.word	0x0800bb1b
 800905c:	0800bb2c 	.word	0x0800bb2c

08009060 <__ratio>:
 8009060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009064:	b085      	sub	sp, #20
 8009066:	e9cd 1000 	strd	r1, r0, [sp]
 800906a:	a902      	add	r1, sp, #8
 800906c:	f7ff ff56 	bl	8008f1c <__b2d>
 8009070:	9800      	ldr	r0, [sp, #0]
 8009072:	a903      	add	r1, sp, #12
 8009074:	ec55 4b10 	vmov	r4, r5, d0
 8009078:	f7ff ff50 	bl	8008f1c <__b2d>
 800907c:	9b01      	ldr	r3, [sp, #4]
 800907e:	6919      	ldr	r1, [r3, #16]
 8009080:	9b00      	ldr	r3, [sp, #0]
 8009082:	691b      	ldr	r3, [r3, #16]
 8009084:	1ac9      	subs	r1, r1, r3
 8009086:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800908a:	1a9b      	subs	r3, r3, r2
 800908c:	ec5b ab10 	vmov	sl, fp, d0
 8009090:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009094:	2b00      	cmp	r3, #0
 8009096:	bfce      	itee	gt
 8009098:	462a      	movgt	r2, r5
 800909a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800909e:	465a      	movle	r2, fp
 80090a0:	462f      	mov	r7, r5
 80090a2:	46d9      	mov	r9, fp
 80090a4:	bfcc      	ite	gt
 80090a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80090aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80090ae:	464b      	mov	r3, r9
 80090b0:	4652      	mov	r2, sl
 80090b2:	4620      	mov	r0, r4
 80090b4:	4639      	mov	r1, r7
 80090b6:	f7f7 fbe1 	bl	800087c <__aeabi_ddiv>
 80090ba:	ec41 0b10 	vmov	d0, r0, r1
 80090be:	b005      	add	sp, #20
 80090c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080090c4 <__copybits>:
 80090c4:	3901      	subs	r1, #1
 80090c6:	b570      	push	{r4, r5, r6, lr}
 80090c8:	1149      	asrs	r1, r1, #5
 80090ca:	6914      	ldr	r4, [r2, #16]
 80090cc:	3101      	adds	r1, #1
 80090ce:	f102 0314 	add.w	r3, r2, #20
 80090d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80090d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80090da:	1f05      	subs	r5, r0, #4
 80090dc:	42a3      	cmp	r3, r4
 80090de:	d30c      	bcc.n	80090fa <__copybits+0x36>
 80090e0:	1aa3      	subs	r3, r4, r2
 80090e2:	3b11      	subs	r3, #17
 80090e4:	f023 0303 	bic.w	r3, r3, #3
 80090e8:	3211      	adds	r2, #17
 80090ea:	42a2      	cmp	r2, r4
 80090ec:	bf88      	it	hi
 80090ee:	2300      	movhi	r3, #0
 80090f0:	4418      	add	r0, r3
 80090f2:	2300      	movs	r3, #0
 80090f4:	4288      	cmp	r0, r1
 80090f6:	d305      	bcc.n	8009104 <__copybits+0x40>
 80090f8:	bd70      	pop	{r4, r5, r6, pc}
 80090fa:	f853 6b04 	ldr.w	r6, [r3], #4
 80090fe:	f845 6f04 	str.w	r6, [r5, #4]!
 8009102:	e7eb      	b.n	80090dc <__copybits+0x18>
 8009104:	f840 3b04 	str.w	r3, [r0], #4
 8009108:	e7f4      	b.n	80090f4 <__copybits+0x30>

0800910a <__any_on>:
 800910a:	f100 0214 	add.w	r2, r0, #20
 800910e:	6900      	ldr	r0, [r0, #16]
 8009110:	114b      	asrs	r3, r1, #5
 8009112:	4298      	cmp	r0, r3
 8009114:	b510      	push	{r4, lr}
 8009116:	db11      	blt.n	800913c <__any_on+0x32>
 8009118:	dd0a      	ble.n	8009130 <__any_on+0x26>
 800911a:	f011 011f 	ands.w	r1, r1, #31
 800911e:	d007      	beq.n	8009130 <__any_on+0x26>
 8009120:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009124:	fa24 f001 	lsr.w	r0, r4, r1
 8009128:	fa00 f101 	lsl.w	r1, r0, r1
 800912c:	428c      	cmp	r4, r1
 800912e:	d10b      	bne.n	8009148 <__any_on+0x3e>
 8009130:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009134:	4293      	cmp	r3, r2
 8009136:	d803      	bhi.n	8009140 <__any_on+0x36>
 8009138:	2000      	movs	r0, #0
 800913a:	bd10      	pop	{r4, pc}
 800913c:	4603      	mov	r3, r0
 800913e:	e7f7      	b.n	8009130 <__any_on+0x26>
 8009140:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009144:	2900      	cmp	r1, #0
 8009146:	d0f5      	beq.n	8009134 <__any_on+0x2a>
 8009148:	2001      	movs	r0, #1
 800914a:	e7f6      	b.n	800913a <__any_on+0x30>

0800914c <sulp>:
 800914c:	b570      	push	{r4, r5, r6, lr}
 800914e:	4604      	mov	r4, r0
 8009150:	460d      	mov	r5, r1
 8009152:	ec45 4b10 	vmov	d0, r4, r5
 8009156:	4616      	mov	r6, r2
 8009158:	f7ff feba 	bl	8008ed0 <__ulp>
 800915c:	ec51 0b10 	vmov	r0, r1, d0
 8009160:	b17e      	cbz	r6, 8009182 <sulp+0x36>
 8009162:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009166:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800916a:	2b00      	cmp	r3, #0
 800916c:	dd09      	ble.n	8009182 <sulp+0x36>
 800916e:	051b      	lsls	r3, r3, #20
 8009170:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009174:	2400      	movs	r4, #0
 8009176:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800917a:	4622      	mov	r2, r4
 800917c:	462b      	mov	r3, r5
 800917e:	f7f7 fa53 	bl	8000628 <__aeabi_dmul>
 8009182:	ec41 0b10 	vmov	d0, r0, r1
 8009186:	bd70      	pop	{r4, r5, r6, pc}

08009188 <_strtod_l>:
 8009188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800918c:	b09f      	sub	sp, #124	@ 0x7c
 800918e:	460c      	mov	r4, r1
 8009190:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009192:	2200      	movs	r2, #0
 8009194:	921a      	str	r2, [sp, #104]	@ 0x68
 8009196:	9005      	str	r0, [sp, #20]
 8009198:	f04f 0a00 	mov.w	sl, #0
 800919c:	f04f 0b00 	mov.w	fp, #0
 80091a0:	460a      	mov	r2, r1
 80091a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80091a4:	7811      	ldrb	r1, [r2, #0]
 80091a6:	292b      	cmp	r1, #43	@ 0x2b
 80091a8:	d04a      	beq.n	8009240 <_strtod_l+0xb8>
 80091aa:	d838      	bhi.n	800921e <_strtod_l+0x96>
 80091ac:	290d      	cmp	r1, #13
 80091ae:	d832      	bhi.n	8009216 <_strtod_l+0x8e>
 80091b0:	2908      	cmp	r1, #8
 80091b2:	d832      	bhi.n	800921a <_strtod_l+0x92>
 80091b4:	2900      	cmp	r1, #0
 80091b6:	d03b      	beq.n	8009230 <_strtod_l+0xa8>
 80091b8:	2200      	movs	r2, #0
 80091ba:	920e      	str	r2, [sp, #56]	@ 0x38
 80091bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80091be:	782a      	ldrb	r2, [r5, #0]
 80091c0:	2a30      	cmp	r2, #48	@ 0x30
 80091c2:	f040 80b2 	bne.w	800932a <_strtod_l+0x1a2>
 80091c6:	786a      	ldrb	r2, [r5, #1]
 80091c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80091cc:	2a58      	cmp	r2, #88	@ 0x58
 80091ce:	d16e      	bne.n	80092ae <_strtod_l+0x126>
 80091d0:	9302      	str	r3, [sp, #8]
 80091d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091d4:	9301      	str	r3, [sp, #4]
 80091d6:	ab1a      	add	r3, sp, #104	@ 0x68
 80091d8:	9300      	str	r3, [sp, #0]
 80091da:	4a8f      	ldr	r2, [pc, #572]	@ (8009418 <_strtod_l+0x290>)
 80091dc:	9805      	ldr	r0, [sp, #20]
 80091de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80091e0:	a919      	add	r1, sp, #100	@ 0x64
 80091e2:	f001 fcab 	bl	800ab3c <__gethex>
 80091e6:	f010 060f 	ands.w	r6, r0, #15
 80091ea:	4604      	mov	r4, r0
 80091ec:	d005      	beq.n	80091fa <_strtod_l+0x72>
 80091ee:	2e06      	cmp	r6, #6
 80091f0:	d128      	bne.n	8009244 <_strtod_l+0xbc>
 80091f2:	3501      	adds	r5, #1
 80091f4:	2300      	movs	r3, #0
 80091f6:	9519      	str	r5, [sp, #100]	@ 0x64
 80091f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80091fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f040 858e 	bne.w	8009d1e <_strtod_l+0xb96>
 8009202:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009204:	b1cb      	cbz	r3, 800923a <_strtod_l+0xb2>
 8009206:	4652      	mov	r2, sl
 8009208:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800920c:	ec43 2b10 	vmov	d0, r2, r3
 8009210:	b01f      	add	sp, #124	@ 0x7c
 8009212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009216:	2920      	cmp	r1, #32
 8009218:	d1ce      	bne.n	80091b8 <_strtod_l+0x30>
 800921a:	3201      	adds	r2, #1
 800921c:	e7c1      	b.n	80091a2 <_strtod_l+0x1a>
 800921e:	292d      	cmp	r1, #45	@ 0x2d
 8009220:	d1ca      	bne.n	80091b8 <_strtod_l+0x30>
 8009222:	2101      	movs	r1, #1
 8009224:	910e      	str	r1, [sp, #56]	@ 0x38
 8009226:	1c51      	adds	r1, r2, #1
 8009228:	9119      	str	r1, [sp, #100]	@ 0x64
 800922a:	7852      	ldrb	r2, [r2, #1]
 800922c:	2a00      	cmp	r2, #0
 800922e:	d1c5      	bne.n	80091bc <_strtod_l+0x34>
 8009230:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009232:	9419      	str	r4, [sp, #100]	@ 0x64
 8009234:	2b00      	cmp	r3, #0
 8009236:	f040 8570 	bne.w	8009d1a <_strtod_l+0xb92>
 800923a:	4652      	mov	r2, sl
 800923c:	465b      	mov	r3, fp
 800923e:	e7e5      	b.n	800920c <_strtod_l+0x84>
 8009240:	2100      	movs	r1, #0
 8009242:	e7ef      	b.n	8009224 <_strtod_l+0x9c>
 8009244:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009246:	b13a      	cbz	r2, 8009258 <_strtod_l+0xd0>
 8009248:	2135      	movs	r1, #53	@ 0x35
 800924a:	a81c      	add	r0, sp, #112	@ 0x70
 800924c:	f7ff ff3a 	bl	80090c4 <__copybits>
 8009250:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009252:	9805      	ldr	r0, [sp, #20]
 8009254:	f7ff fb10 	bl	8008878 <_Bfree>
 8009258:	3e01      	subs	r6, #1
 800925a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800925c:	2e04      	cmp	r6, #4
 800925e:	d806      	bhi.n	800926e <_strtod_l+0xe6>
 8009260:	e8df f006 	tbb	[pc, r6]
 8009264:	201d0314 	.word	0x201d0314
 8009268:	14          	.byte	0x14
 8009269:	00          	.byte	0x00
 800926a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800926e:	05e1      	lsls	r1, r4, #23
 8009270:	bf48      	it	mi
 8009272:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009276:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800927a:	0d1b      	lsrs	r3, r3, #20
 800927c:	051b      	lsls	r3, r3, #20
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1bb      	bne.n	80091fa <_strtod_l+0x72>
 8009282:	f7fe fb1d 	bl	80078c0 <__errno>
 8009286:	2322      	movs	r3, #34	@ 0x22
 8009288:	6003      	str	r3, [r0, #0]
 800928a:	e7b6      	b.n	80091fa <_strtod_l+0x72>
 800928c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009290:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009294:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009298:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800929c:	e7e7      	b.n	800926e <_strtod_l+0xe6>
 800929e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009420 <_strtod_l+0x298>
 80092a2:	e7e4      	b.n	800926e <_strtod_l+0xe6>
 80092a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80092a8:	f04f 3aff 	mov.w	sl, #4294967295
 80092ac:	e7df      	b.n	800926e <_strtod_l+0xe6>
 80092ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092b0:	1c5a      	adds	r2, r3, #1
 80092b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80092b4:	785b      	ldrb	r3, [r3, #1]
 80092b6:	2b30      	cmp	r3, #48	@ 0x30
 80092b8:	d0f9      	beq.n	80092ae <_strtod_l+0x126>
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d09d      	beq.n	80091fa <_strtod_l+0x72>
 80092be:	2301      	movs	r3, #1
 80092c0:	2700      	movs	r7, #0
 80092c2:	9308      	str	r3, [sp, #32]
 80092c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80092c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80092ca:	46b9      	mov	r9, r7
 80092cc:	220a      	movs	r2, #10
 80092ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80092d0:	7805      	ldrb	r5, [r0, #0]
 80092d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80092d6:	b2d9      	uxtb	r1, r3
 80092d8:	2909      	cmp	r1, #9
 80092da:	d928      	bls.n	800932e <_strtod_l+0x1a6>
 80092dc:	494f      	ldr	r1, [pc, #316]	@ (800941c <_strtod_l+0x294>)
 80092de:	2201      	movs	r2, #1
 80092e0:	f001 fb67 	bl	800a9b2 <strncmp>
 80092e4:	2800      	cmp	r0, #0
 80092e6:	d032      	beq.n	800934e <_strtod_l+0x1c6>
 80092e8:	2000      	movs	r0, #0
 80092ea:	462a      	mov	r2, r5
 80092ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80092ee:	464d      	mov	r5, r9
 80092f0:	4603      	mov	r3, r0
 80092f2:	2a65      	cmp	r2, #101	@ 0x65
 80092f4:	d001      	beq.n	80092fa <_strtod_l+0x172>
 80092f6:	2a45      	cmp	r2, #69	@ 0x45
 80092f8:	d114      	bne.n	8009324 <_strtod_l+0x19c>
 80092fa:	b91d      	cbnz	r5, 8009304 <_strtod_l+0x17c>
 80092fc:	9a08      	ldr	r2, [sp, #32]
 80092fe:	4302      	orrs	r2, r0
 8009300:	d096      	beq.n	8009230 <_strtod_l+0xa8>
 8009302:	2500      	movs	r5, #0
 8009304:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009306:	1c62      	adds	r2, r4, #1
 8009308:	9219      	str	r2, [sp, #100]	@ 0x64
 800930a:	7862      	ldrb	r2, [r4, #1]
 800930c:	2a2b      	cmp	r2, #43	@ 0x2b
 800930e:	d07a      	beq.n	8009406 <_strtod_l+0x27e>
 8009310:	2a2d      	cmp	r2, #45	@ 0x2d
 8009312:	d07e      	beq.n	8009412 <_strtod_l+0x28a>
 8009314:	f04f 0c00 	mov.w	ip, #0
 8009318:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800931c:	2909      	cmp	r1, #9
 800931e:	f240 8085 	bls.w	800942c <_strtod_l+0x2a4>
 8009322:	9419      	str	r4, [sp, #100]	@ 0x64
 8009324:	f04f 0800 	mov.w	r8, #0
 8009328:	e0a5      	b.n	8009476 <_strtod_l+0x2ee>
 800932a:	2300      	movs	r3, #0
 800932c:	e7c8      	b.n	80092c0 <_strtod_l+0x138>
 800932e:	f1b9 0f08 	cmp.w	r9, #8
 8009332:	bfd8      	it	le
 8009334:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009336:	f100 0001 	add.w	r0, r0, #1
 800933a:	bfda      	itte	le
 800933c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009340:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009342:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009346:	f109 0901 	add.w	r9, r9, #1
 800934a:	9019      	str	r0, [sp, #100]	@ 0x64
 800934c:	e7bf      	b.n	80092ce <_strtod_l+0x146>
 800934e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009350:	1c5a      	adds	r2, r3, #1
 8009352:	9219      	str	r2, [sp, #100]	@ 0x64
 8009354:	785a      	ldrb	r2, [r3, #1]
 8009356:	f1b9 0f00 	cmp.w	r9, #0
 800935a:	d03b      	beq.n	80093d4 <_strtod_l+0x24c>
 800935c:	900a      	str	r0, [sp, #40]	@ 0x28
 800935e:	464d      	mov	r5, r9
 8009360:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009364:	2b09      	cmp	r3, #9
 8009366:	d912      	bls.n	800938e <_strtod_l+0x206>
 8009368:	2301      	movs	r3, #1
 800936a:	e7c2      	b.n	80092f2 <_strtod_l+0x16a>
 800936c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800936e:	1c5a      	adds	r2, r3, #1
 8009370:	9219      	str	r2, [sp, #100]	@ 0x64
 8009372:	785a      	ldrb	r2, [r3, #1]
 8009374:	3001      	adds	r0, #1
 8009376:	2a30      	cmp	r2, #48	@ 0x30
 8009378:	d0f8      	beq.n	800936c <_strtod_l+0x1e4>
 800937a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800937e:	2b08      	cmp	r3, #8
 8009380:	f200 84d2 	bhi.w	8009d28 <_strtod_l+0xba0>
 8009384:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009386:	900a      	str	r0, [sp, #40]	@ 0x28
 8009388:	2000      	movs	r0, #0
 800938a:	930c      	str	r3, [sp, #48]	@ 0x30
 800938c:	4605      	mov	r5, r0
 800938e:	3a30      	subs	r2, #48	@ 0x30
 8009390:	f100 0301 	add.w	r3, r0, #1
 8009394:	d018      	beq.n	80093c8 <_strtod_l+0x240>
 8009396:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009398:	4419      	add	r1, r3
 800939a:	910a      	str	r1, [sp, #40]	@ 0x28
 800939c:	462e      	mov	r6, r5
 800939e:	f04f 0e0a 	mov.w	lr, #10
 80093a2:	1c71      	adds	r1, r6, #1
 80093a4:	eba1 0c05 	sub.w	ip, r1, r5
 80093a8:	4563      	cmp	r3, ip
 80093aa:	dc15      	bgt.n	80093d8 <_strtod_l+0x250>
 80093ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80093b0:	182b      	adds	r3, r5, r0
 80093b2:	2b08      	cmp	r3, #8
 80093b4:	f105 0501 	add.w	r5, r5, #1
 80093b8:	4405      	add	r5, r0
 80093ba:	dc1a      	bgt.n	80093f2 <_strtod_l+0x26a>
 80093bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80093be:	230a      	movs	r3, #10
 80093c0:	fb03 2301 	mla	r3, r3, r1, r2
 80093c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093c6:	2300      	movs	r3, #0
 80093c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80093ca:	1c51      	adds	r1, r2, #1
 80093cc:	9119      	str	r1, [sp, #100]	@ 0x64
 80093ce:	7852      	ldrb	r2, [r2, #1]
 80093d0:	4618      	mov	r0, r3
 80093d2:	e7c5      	b.n	8009360 <_strtod_l+0x1d8>
 80093d4:	4648      	mov	r0, r9
 80093d6:	e7ce      	b.n	8009376 <_strtod_l+0x1ee>
 80093d8:	2e08      	cmp	r6, #8
 80093da:	dc05      	bgt.n	80093e8 <_strtod_l+0x260>
 80093dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80093de:	fb0e f606 	mul.w	r6, lr, r6
 80093e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80093e4:	460e      	mov	r6, r1
 80093e6:	e7dc      	b.n	80093a2 <_strtod_l+0x21a>
 80093e8:	2910      	cmp	r1, #16
 80093ea:	bfd8      	it	le
 80093ec:	fb0e f707 	mulle.w	r7, lr, r7
 80093f0:	e7f8      	b.n	80093e4 <_strtod_l+0x25c>
 80093f2:	2b0f      	cmp	r3, #15
 80093f4:	bfdc      	itt	le
 80093f6:	230a      	movle	r3, #10
 80093f8:	fb03 2707 	mlale	r7, r3, r7, r2
 80093fc:	e7e3      	b.n	80093c6 <_strtod_l+0x23e>
 80093fe:	2300      	movs	r3, #0
 8009400:	930a      	str	r3, [sp, #40]	@ 0x28
 8009402:	2301      	movs	r3, #1
 8009404:	e77a      	b.n	80092fc <_strtod_l+0x174>
 8009406:	f04f 0c00 	mov.w	ip, #0
 800940a:	1ca2      	adds	r2, r4, #2
 800940c:	9219      	str	r2, [sp, #100]	@ 0x64
 800940e:	78a2      	ldrb	r2, [r4, #2]
 8009410:	e782      	b.n	8009318 <_strtod_l+0x190>
 8009412:	f04f 0c01 	mov.w	ip, #1
 8009416:	e7f8      	b.n	800940a <_strtod_l+0x282>
 8009418:	0800bd6c 	.word	0x0800bd6c
 800941c:	0800bb85 	.word	0x0800bb85
 8009420:	7ff00000 	.word	0x7ff00000
 8009424:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009426:	1c51      	adds	r1, r2, #1
 8009428:	9119      	str	r1, [sp, #100]	@ 0x64
 800942a:	7852      	ldrb	r2, [r2, #1]
 800942c:	2a30      	cmp	r2, #48	@ 0x30
 800942e:	d0f9      	beq.n	8009424 <_strtod_l+0x29c>
 8009430:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009434:	2908      	cmp	r1, #8
 8009436:	f63f af75 	bhi.w	8009324 <_strtod_l+0x19c>
 800943a:	3a30      	subs	r2, #48	@ 0x30
 800943c:	9209      	str	r2, [sp, #36]	@ 0x24
 800943e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009440:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009442:	f04f 080a 	mov.w	r8, #10
 8009446:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009448:	1c56      	adds	r6, r2, #1
 800944a:	9619      	str	r6, [sp, #100]	@ 0x64
 800944c:	7852      	ldrb	r2, [r2, #1]
 800944e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009452:	f1be 0f09 	cmp.w	lr, #9
 8009456:	d939      	bls.n	80094cc <_strtod_l+0x344>
 8009458:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800945a:	1a76      	subs	r6, r6, r1
 800945c:	2e08      	cmp	r6, #8
 800945e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009462:	dc03      	bgt.n	800946c <_strtod_l+0x2e4>
 8009464:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009466:	4588      	cmp	r8, r1
 8009468:	bfa8      	it	ge
 800946a:	4688      	movge	r8, r1
 800946c:	f1bc 0f00 	cmp.w	ip, #0
 8009470:	d001      	beq.n	8009476 <_strtod_l+0x2ee>
 8009472:	f1c8 0800 	rsb	r8, r8, #0
 8009476:	2d00      	cmp	r5, #0
 8009478:	d14e      	bne.n	8009518 <_strtod_l+0x390>
 800947a:	9908      	ldr	r1, [sp, #32]
 800947c:	4308      	orrs	r0, r1
 800947e:	f47f aebc 	bne.w	80091fa <_strtod_l+0x72>
 8009482:	2b00      	cmp	r3, #0
 8009484:	f47f aed4 	bne.w	8009230 <_strtod_l+0xa8>
 8009488:	2a69      	cmp	r2, #105	@ 0x69
 800948a:	d028      	beq.n	80094de <_strtod_l+0x356>
 800948c:	dc25      	bgt.n	80094da <_strtod_l+0x352>
 800948e:	2a49      	cmp	r2, #73	@ 0x49
 8009490:	d025      	beq.n	80094de <_strtod_l+0x356>
 8009492:	2a4e      	cmp	r2, #78	@ 0x4e
 8009494:	f47f aecc 	bne.w	8009230 <_strtod_l+0xa8>
 8009498:	499a      	ldr	r1, [pc, #616]	@ (8009704 <_strtod_l+0x57c>)
 800949a:	a819      	add	r0, sp, #100	@ 0x64
 800949c:	f001 fd70 	bl	800af80 <__match>
 80094a0:	2800      	cmp	r0, #0
 80094a2:	f43f aec5 	beq.w	8009230 <_strtod_l+0xa8>
 80094a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	2b28      	cmp	r3, #40	@ 0x28
 80094ac:	d12e      	bne.n	800950c <_strtod_l+0x384>
 80094ae:	4996      	ldr	r1, [pc, #600]	@ (8009708 <_strtod_l+0x580>)
 80094b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80094b2:	a819      	add	r0, sp, #100	@ 0x64
 80094b4:	f001 fd78 	bl	800afa8 <__hexnan>
 80094b8:	2805      	cmp	r0, #5
 80094ba:	d127      	bne.n	800950c <_strtod_l+0x384>
 80094bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80094be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80094c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80094c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80094ca:	e696      	b.n	80091fa <_strtod_l+0x72>
 80094cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80094ce:	fb08 2101 	mla	r1, r8, r1, r2
 80094d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80094d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80094d8:	e7b5      	b.n	8009446 <_strtod_l+0x2be>
 80094da:	2a6e      	cmp	r2, #110	@ 0x6e
 80094dc:	e7da      	b.n	8009494 <_strtod_l+0x30c>
 80094de:	498b      	ldr	r1, [pc, #556]	@ (800970c <_strtod_l+0x584>)
 80094e0:	a819      	add	r0, sp, #100	@ 0x64
 80094e2:	f001 fd4d 	bl	800af80 <__match>
 80094e6:	2800      	cmp	r0, #0
 80094e8:	f43f aea2 	beq.w	8009230 <_strtod_l+0xa8>
 80094ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094ee:	4988      	ldr	r1, [pc, #544]	@ (8009710 <_strtod_l+0x588>)
 80094f0:	3b01      	subs	r3, #1
 80094f2:	a819      	add	r0, sp, #100	@ 0x64
 80094f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80094f6:	f001 fd43 	bl	800af80 <__match>
 80094fa:	b910      	cbnz	r0, 8009502 <_strtod_l+0x37a>
 80094fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094fe:	3301      	adds	r3, #1
 8009500:	9319      	str	r3, [sp, #100]	@ 0x64
 8009502:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009720 <_strtod_l+0x598>
 8009506:	f04f 0a00 	mov.w	sl, #0
 800950a:	e676      	b.n	80091fa <_strtod_l+0x72>
 800950c:	4881      	ldr	r0, [pc, #516]	@ (8009714 <_strtod_l+0x58c>)
 800950e:	f001 fa73 	bl	800a9f8 <nan>
 8009512:	ec5b ab10 	vmov	sl, fp, d0
 8009516:	e670      	b.n	80091fa <_strtod_l+0x72>
 8009518:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800951a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800951c:	eba8 0303 	sub.w	r3, r8, r3
 8009520:	f1b9 0f00 	cmp.w	r9, #0
 8009524:	bf08      	it	eq
 8009526:	46a9      	moveq	r9, r5
 8009528:	2d10      	cmp	r5, #16
 800952a:	9309      	str	r3, [sp, #36]	@ 0x24
 800952c:	462c      	mov	r4, r5
 800952e:	bfa8      	it	ge
 8009530:	2410      	movge	r4, #16
 8009532:	f7f6 ffff 	bl	8000534 <__aeabi_ui2d>
 8009536:	2d09      	cmp	r5, #9
 8009538:	4682      	mov	sl, r0
 800953a:	468b      	mov	fp, r1
 800953c:	dc13      	bgt.n	8009566 <_strtod_l+0x3de>
 800953e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009540:	2b00      	cmp	r3, #0
 8009542:	f43f ae5a 	beq.w	80091fa <_strtod_l+0x72>
 8009546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009548:	dd78      	ble.n	800963c <_strtod_l+0x4b4>
 800954a:	2b16      	cmp	r3, #22
 800954c:	dc5f      	bgt.n	800960e <_strtod_l+0x486>
 800954e:	4972      	ldr	r1, [pc, #456]	@ (8009718 <_strtod_l+0x590>)
 8009550:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009554:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009558:	4652      	mov	r2, sl
 800955a:	465b      	mov	r3, fp
 800955c:	f7f7 f864 	bl	8000628 <__aeabi_dmul>
 8009560:	4682      	mov	sl, r0
 8009562:	468b      	mov	fp, r1
 8009564:	e649      	b.n	80091fa <_strtod_l+0x72>
 8009566:	4b6c      	ldr	r3, [pc, #432]	@ (8009718 <_strtod_l+0x590>)
 8009568:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800956c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009570:	f7f7 f85a 	bl	8000628 <__aeabi_dmul>
 8009574:	4682      	mov	sl, r0
 8009576:	4638      	mov	r0, r7
 8009578:	468b      	mov	fp, r1
 800957a:	f7f6 ffdb 	bl	8000534 <__aeabi_ui2d>
 800957e:	4602      	mov	r2, r0
 8009580:	460b      	mov	r3, r1
 8009582:	4650      	mov	r0, sl
 8009584:	4659      	mov	r1, fp
 8009586:	f7f6 fe99 	bl	80002bc <__adddf3>
 800958a:	2d0f      	cmp	r5, #15
 800958c:	4682      	mov	sl, r0
 800958e:	468b      	mov	fp, r1
 8009590:	ddd5      	ble.n	800953e <_strtod_l+0x3b6>
 8009592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009594:	1b2c      	subs	r4, r5, r4
 8009596:	441c      	add	r4, r3
 8009598:	2c00      	cmp	r4, #0
 800959a:	f340 8093 	ble.w	80096c4 <_strtod_l+0x53c>
 800959e:	f014 030f 	ands.w	r3, r4, #15
 80095a2:	d00a      	beq.n	80095ba <_strtod_l+0x432>
 80095a4:	495c      	ldr	r1, [pc, #368]	@ (8009718 <_strtod_l+0x590>)
 80095a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80095aa:	4652      	mov	r2, sl
 80095ac:	465b      	mov	r3, fp
 80095ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095b2:	f7f7 f839 	bl	8000628 <__aeabi_dmul>
 80095b6:	4682      	mov	sl, r0
 80095b8:	468b      	mov	fp, r1
 80095ba:	f034 040f 	bics.w	r4, r4, #15
 80095be:	d073      	beq.n	80096a8 <_strtod_l+0x520>
 80095c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80095c4:	dd49      	ble.n	800965a <_strtod_l+0x4d2>
 80095c6:	2400      	movs	r4, #0
 80095c8:	46a0      	mov	r8, r4
 80095ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80095cc:	46a1      	mov	r9, r4
 80095ce:	9a05      	ldr	r2, [sp, #20]
 80095d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009720 <_strtod_l+0x598>
 80095d4:	2322      	movs	r3, #34	@ 0x22
 80095d6:	6013      	str	r3, [r2, #0]
 80095d8:	f04f 0a00 	mov.w	sl, #0
 80095dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f43f ae0b 	beq.w	80091fa <_strtod_l+0x72>
 80095e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095e6:	9805      	ldr	r0, [sp, #20]
 80095e8:	f7ff f946 	bl	8008878 <_Bfree>
 80095ec:	9805      	ldr	r0, [sp, #20]
 80095ee:	4649      	mov	r1, r9
 80095f0:	f7ff f942 	bl	8008878 <_Bfree>
 80095f4:	9805      	ldr	r0, [sp, #20]
 80095f6:	4641      	mov	r1, r8
 80095f8:	f7ff f93e 	bl	8008878 <_Bfree>
 80095fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80095fe:	9805      	ldr	r0, [sp, #20]
 8009600:	f7ff f93a 	bl	8008878 <_Bfree>
 8009604:	9805      	ldr	r0, [sp, #20]
 8009606:	4621      	mov	r1, r4
 8009608:	f7ff f936 	bl	8008878 <_Bfree>
 800960c:	e5f5      	b.n	80091fa <_strtod_l+0x72>
 800960e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009610:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009614:	4293      	cmp	r3, r2
 8009616:	dbbc      	blt.n	8009592 <_strtod_l+0x40a>
 8009618:	4c3f      	ldr	r4, [pc, #252]	@ (8009718 <_strtod_l+0x590>)
 800961a:	f1c5 050f 	rsb	r5, r5, #15
 800961e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009622:	4652      	mov	r2, sl
 8009624:	465b      	mov	r3, fp
 8009626:	e9d1 0100 	ldrd	r0, r1, [r1]
 800962a:	f7f6 fffd 	bl	8000628 <__aeabi_dmul>
 800962e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009630:	1b5d      	subs	r5, r3, r5
 8009632:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009636:	e9d4 2300 	ldrd	r2, r3, [r4]
 800963a:	e78f      	b.n	800955c <_strtod_l+0x3d4>
 800963c:	3316      	adds	r3, #22
 800963e:	dba8      	blt.n	8009592 <_strtod_l+0x40a>
 8009640:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009642:	eba3 0808 	sub.w	r8, r3, r8
 8009646:	4b34      	ldr	r3, [pc, #208]	@ (8009718 <_strtod_l+0x590>)
 8009648:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800964c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009650:	4650      	mov	r0, sl
 8009652:	4659      	mov	r1, fp
 8009654:	f7f7 f912 	bl	800087c <__aeabi_ddiv>
 8009658:	e782      	b.n	8009560 <_strtod_l+0x3d8>
 800965a:	2300      	movs	r3, #0
 800965c:	4f2f      	ldr	r7, [pc, #188]	@ (800971c <_strtod_l+0x594>)
 800965e:	1124      	asrs	r4, r4, #4
 8009660:	4650      	mov	r0, sl
 8009662:	4659      	mov	r1, fp
 8009664:	461e      	mov	r6, r3
 8009666:	2c01      	cmp	r4, #1
 8009668:	dc21      	bgt.n	80096ae <_strtod_l+0x526>
 800966a:	b10b      	cbz	r3, 8009670 <_strtod_l+0x4e8>
 800966c:	4682      	mov	sl, r0
 800966e:	468b      	mov	fp, r1
 8009670:	492a      	ldr	r1, [pc, #168]	@ (800971c <_strtod_l+0x594>)
 8009672:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009676:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800967a:	4652      	mov	r2, sl
 800967c:	465b      	mov	r3, fp
 800967e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009682:	f7f6 ffd1 	bl	8000628 <__aeabi_dmul>
 8009686:	4b26      	ldr	r3, [pc, #152]	@ (8009720 <_strtod_l+0x598>)
 8009688:	460a      	mov	r2, r1
 800968a:	400b      	ands	r3, r1
 800968c:	4925      	ldr	r1, [pc, #148]	@ (8009724 <_strtod_l+0x59c>)
 800968e:	428b      	cmp	r3, r1
 8009690:	4682      	mov	sl, r0
 8009692:	d898      	bhi.n	80095c6 <_strtod_l+0x43e>
 8009694:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009698:	428b      	cmp	r3, r1
 800969a:	bf86      	itte	hi
 800969c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009728 <_strtod_l+0x5a0>
 80096a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80096a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80096a8:	2300      	movs	r3, #0
 80096aa:	9308      	str	r3, [sp, #32]
 80096ac:	e076      	b.n	800979c <_strtod_l+0x614>
 80096ae:	07e2      	lsls	r2, r4, #31
 80096b0:	d504      	bpl.n	80096bc <_strtod_l+0x534>
 80096b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096b6:	f7f6 ffb7 	bl	8000628 <__aeabi_dmul>
 80096ba:	2301      	movs	r3, #1
 80096bc:	3601      	adds	r6, #1
 80096be:	1064      	asrs	r4, r4, #1
 80096c0:	3708      	adds	r7, #8
 80096c2:	e7d0      	b.n	8009666 <_strtod_l+0x4de>
 80096c4:	d0f0      	beq.n	80096a8 <_strtod_l+0x520>
 80096c6:	4264      	negs	r4, r4
 80096c8:	f014 020f 	ands.w	r2, r4, #15
 80096cc:	d00a      	beq.n	80096e4 <_strtod_l+0x55c>
 80096ce:	4b12      	ldr	r3, [pc, #72]	@ (8009718 <_strtod_l+0x590>)
 80096d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096d4:	4650      	mov	r0, sl
 80096d6:	4659      	mov	r1, fp
 80096d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096dc:	f7f7 f8ce 	bl	800087c <__aeabi_ddiv>
 80096e0:	4682      	mov	sl, r0
 80096e2:	468b      	mov	fp, r1
 80096e4:	1124      	asrs	r4, r4, #4
 80096e6:	d0df      	beq.n	80096a8 <_strtod_l+0x520>
 80096e8:	2c1f      	cmp	r4, #31
 80096ea:	dd1f      	ble.n	800972c <_strtod_l+0x5a4>
 80096ec:	2400      	movs	r4, #0
 80096ee:	46a0      	mov	r8, r4
 80096f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80096f2:	46a1      	mov	r9, r4
 80096f4:	9a05      	ldr	r2, [sp, #20]
 80096f6:	2322      	movs	r3, #34	@ 0x22
 80096f8:	f04f 0a00 	mov.w	sl, #0
 80096fc:	f04f 0b00 	mov.w	fp, #0
 8009700:	6013      	str	r3, [r2, #0]
 8009702:	e76b      	b.n	80095dc <_strtod_l+0x454>
 8009704:	0800ba75 	.word	0x0800ba75
 8009708:	0800bd58 	.word	0x0800bd58
 800970c:	0800ba6d 	.word	0x0800ba6d
 8009710:	0800baa2 	.word	0x0800baa2
 8009714:	0800bbf6 	.word	0x0800bbf6
 8009718:	0800bc90 	.word	0x0800bc90
 800971c:	0800bc68 	.word	0x0800bc68
 8009720:	7ff00000 	.word	0x7ff00000
 8009724:	7ca00000 	.word	0x7ca00000
 8009728:	7fefffff 	.word	0x7fefffff
 800972c:	f014 0310 	ands.w	r3, r4, #16
 8009730:	bf18      	it	ne
 8009732:	236a      	movne	r3, #106	@ 0x6a
 8009734:	4ea9      	ldr	r6, [pc, #676]	@ (80099dc <_strtod_l+0x854>)
 8009736:	9308      	str	r3, [sp, #32]
 8009738:	4650      	mov	r0, sl
 800973a:	4659      	mov	r1, fp
 800973c:	2300      	movs	r3, #0
 800973e:	07e7      	lsls	r7, r4, #31
 8009740:	d504      	bpl.n	800974c <_strtod_l+0x5c4>
 8009742:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009746:	f7f6 ff6f 	bl	8000628 <__aeabi_dmul>
 800974a:	2301      	movs	r3, #1
 800974c:	1064      	asrs	r4, r4, #1
 800974e:	f106 0608 	add.w	r6, r6, #8
 8009752:	d1f4      	bne.n	800973e <_strtod_l+0x5b6>
 8009754:	b10b      	cbz	r3, 800975a <_strtod_l+0x5d2>
 8009756:	4682      	mov	sl, r0
 8009758:	468b      	mov	fp, r1
 800975a:	9b08      	ldr	r3, [sp, #32]
 800975c:	b1b3      	cbz	r3, 800978c <_strtod_l+0x604>
 800975e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009762:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009766:	2b00      	cmp	r3, #0
 8009768:	4659      	mov	r1, fp
 800976a:	dd0f      	ble.n	800978c <_strtod_l+0x604>
 800976c:	2b1f      	cmp	r3, #31
 800976e:	dd56      	ble.n	800981e <_strtod_l+0x696>
 8009770:	2b34      	cmp	r3, #52	@ 0x34
 8009772:	bfde      	ittt	le
 8009774:	f04f 33ff 	movle.w	r3, #4294967295
 8009778:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800977c:	4093      	lslle	r3, r2
 800977e:	f04f 0a00 	mov.w	sl, #0
 8009782:	bfcc      	ite	gt
 8009784:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009788:	ea03 0b01 	andle.w	fp, r3, r1
 800978c:	2200      	movs	r2, #0
 800978e:	2300      	movs	r3, #0
 8009790:	4650      	mov	r0, sl
 8009792:	4659      	mov	r1, fp
 8009794:	f7f7 f9b0 	bl	8000af8 <__aeabi_dcmpeq>
 8009798:	2800      	cmp	r0, #0
 800979a:	d1a7      	bne.n	80096ec <_strtod_l+0x564>
 800979c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80097a2:	9805      	ldr	r0, [sp, #20]
 80097a4:	462b      	mov	r3, r5
 80097a6:	464a      	mov	r2, r9
 80097a8:	f7ff f8ce 	bl	8008948 <__s2b>
 80097ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 80097ae:	2800      	cmp	r0, #0
 80097b0:	f43f af09 	beq.w	80095c6 <_strtod_l+0x43e>
 80097b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097b8:	2a00      	cmp	r2, #0
 80097ba:	eba3 0308 	sub.w	r3, r3, r8
 80097be:	bfa8      	it	ge
 80097c0:	2300      	movge	r3, #0
 80097c2:	9312      	str	r3, [sp, #72]	@ 0x48
 80097c4:	2400      	movs	r4, #0
 80097c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80097ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80097cc:	46a0      	mov	r8, r4
 80097ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097d0:	9805      	ldr	r0, [sp, #20]
 80097d2:	6859      	ldr	r1, [r3, #4]
 80097d4:	f7ff f810 	bl	80087f8 <_Balloc>
 80097d8:	4681      	mov	r9, r0
 80097da:	2800      	cmp	r0, #0
 80097dc:	f43f aef7 	beq.w	80095ce <_strtod_l+0x446>
 80097e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097e2:	691a      	ldr	r2, [r3, #16]
 80097e4:	3202      	adds	r2, #2
 80097e6:	f103 010c 	add.w	r1, r3, #12
 80097ea:	0092      	lsls	r2, r2, #2
 80097ec:	300c      	adds	r0, #12
 80097ee:	f7fe f894 	bl	800791a <memcpy>
 80097f2:	ec4b ab10 	vmov	d0, sl, fp
 80097f6:	9805      	ldr	r0, [sp, #20]
 80097f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80097fa:	a91b      	add	r1, sp, #108	@ 0x6c
 80097fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009800:	f7ff fbd6 	bl	8008fb0 <__d2b>
 8009804:	901a      	str	r0, [sp, #104]	@ 0x68
 8009806:	2800      	cmp	r0, #0
 8009808:	f43f aee1 	beq.w	80095ce <_strtod_l+0x446>
 800980c:	9805      	ldr	r0, [sp, #20]
 800980e:	2101      	movs	r1, #1
 8009810:	f7ff f930 	bl	8008a74 <__i2b>
 8009814:	4680      	mov	r8, r0
 8009816:	b948      	cbnz	r0, 800982c <_strtod_l+0x6a4>
 8009818:	f04f 0800 	mov.w	r8, #0
 800981c:	e6d7      	b.n	80095ce <_strtod_l+0x446>
 800981e:	f04f 32ff 	mov.w	r2, #4294967295
 8009822:	fa02 f303 	lsl.w	r3, r2, r3
 8009826:	ea03 0a0a 	and.w	sl, r3, sl
 800982a:	e7af      	b.n	800978c <_strtod_l+0x604>
 800982c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800982e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009830:	2d00      	cmp	r5, #0
 8009832:	bfab      	itete	ge
 8009834:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009836:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009838:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800983a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800983c:	bfac      	ite	ge
 800983e:	18ef      	addge	r7, r5, r3
 8009840:	1b5e      	sublt	r6, r3, r5
 8009842:	9b08      	ldr	r3, [sp, #32]
 8009844:	1aed      	subs	r5, r5, r3
 8009846:	4415      	add	r5, r2
 8009848:	4b65      	ldr	r3, [pc, #404]	@ (80099e0 <_strtod_l+0x858>)
 800984a:	3d01      	subs	r5, #1
 800984c:	429d      	cmp	r5, r3
 800984e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009852:	da50      	bge.n	80098f6 <_strtod_l+0x76e>
 8009854:	1b5b      	subs	r3, r3, r5
 8009856:	2b1f      	cmp	r3, #31
 8009858:	eba2 0203 	sub.w	r2, r2, r3
 800985c:	f04f 0101 	mov.w	r1, #1
 8009860:	dc3d      	bgt.n	80098de <_strtod_l+0x756>
 8009862:	fa01 f303 	lsl.w	r3, r1, r3
 8009866:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009868:	2300      	movs	r3, #0
 800986a:	9310      	str	r3, [sp, #64]	@ 0x40
 800986c:	18bd      	adds	r5, r7, r2
 800986e:	9b08      	ldr	r3, [sp, #32]
 8009870:	42af      	cmp	r7, r5
 8009872:	4416      	add	r6, r2
 8009874:	441e      	add	r6, r3
 8009876:	463b      	mov	r3, r7
 8009878:	bfa8      	it	ge
 800987a:	462b      	movge	r3, r5
 800987c:	42b3      	cmp	r3, r6
 800987e:	bfa8      	it	ge
 8009880:	4633      	movge	r3, r6
 8009882:	2b00      	cmp	r3, #0
 8009884:	bfc2      	ittt	gt
 8009886:	1aed      	subgt	r5, r5, r3
 8009888:	1af6      	subgt	r6, r6, r3
 800988a:	1aff      	subgt	r7, r7, r3
 800988c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800988e:	2b00      	cmp	r3, #0
 8009890:	dd16      	ble.n	80098c0 <_strtod_l+0x738>
 8009892:	4641      	mov	r1, r8
 8009894:	9805      	ldr	r0, [sp, #20]
 8009896:	461a      	mov	r2, r3
 8009898:	f7ff f9a4 	bl	8008be4 <__pow5mult>
 800989c:	4680      	mov	r8, r0
 800989e:	2800      	cmp	r0, #0
 80098a0:	d0ba      	beq.n	8009818 <_strtod_l+0x690>
 80098a2:	4601      	mov	r1, r0
 80098a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80098a6:	9805      	ldr	r0, [sp, #20]
 80098a8:	f7ff f8fa 	bl	8008aa0 <__multiply>
 80098ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80098ae:	2800      	cmp	r0, #0
 80098b0:	f43f ae8d 	beq.w	80095ce <_strtod_l+0x446>
 80098b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098b6:	9805      	ldr	r0, [sp, #20]
 80098b8:	f7fe ffde 	bl	8008878 <_Bfree>
 80098bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098be:	931a      	str	r3, [sp, #104]	@ 0x68
 80098c0:	2d00      	cmp	r5, #0
 80098c2:	dc1d      	bgt.n	8009900 <_strtod_l+0x778>
 80098c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	dd23      	ble.n	8009912 <_strtod_l+0x78a>
 80098ca:	4649      	mov	r1, r9
 80098cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80098ce:	9805      	ldr	r0, [sp, #20]
 80098d0:	f7ff f988 	bl	8008be4 <__pow5mult>
 80098d4:	4681      	mov	r9, r0
 80098d6:	b9e0      	cbnz	r0, 8009912 <_strtod_l+0x78a>
 80098d8:	f04f 0900 	mov.w	r9, #0
 80098dc:	e677      	b.n	80095ce <_strtod_l+0x446>
 80098de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80098e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80098e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80098ea:	35e2      	adds	r5, #226	@ 0xe2
 80098ec:	fa01 f305 	lsl.w	r3, r1, r5
 80098f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80098f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80098f4:	e7ba      	b.n	800986c <_strtod_l+0x6e4>
 80098f6:	2300      	movs	r3, #0
 80098f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80098fa:	2301      	movs	r3, #1
 80098fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80098fe:	e7b5      	b.n	800986c <_strtod_l+0x6e4>
 8009900:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009902:	9805      	ldr	r0, [sp, #20]
 8009904:	462a      	mov	r2, r5
 8009906:	f7ff f9c7 	bl	8008c98 <__lshift>
 800990a:	901a      	str	r0, [sp, #104]	@ 0x68
 800990c:	2800      	cmp	r0, #0
 800990e:	d1d9      	bne.n	80098c4 <_strtod_l+0x73c>
 8009910:	e65d      	b.n	80095ce <_strtod_l+0x446>
 8009912:	2e00      	cmp	r6, #0
 8009914:	dd07      	ble.n	8009926 <_strtod_l+0x79e>
 8009916:	4649      	mov	r1, r9
 8009918:	9805      	ldr	r0, [sp, #20]
 800991a:	4632      	mov	r2, r6
 800991c:	f7ff f9bc 	bl	8008c98 <__lshift>
 8009920:	4681      	mov	r9, r0
 8009922:	2800      	cmp	r0, #0
 8009924:	d0d8      	beq.n	80098d8 <_strtod_l+0x750>
 8009926:	2f00      	cmp	r7, #0
 8009928:	dd08      	ble.n	800993c <_strtod_l+0x7b4>
 800992a:	4641      	mov	r1, r8
 800992c:	9805      	ldr	r0, [sp, #20]
 800992e:	463a      	mov	r2, r7
 8009930:	f7ff f9b2 	bl	8008c98 <__lshift>
 8009934:	4680      	mov	r8, r0
 8009936:	2800      	cmp	r0, #0
 8009938:	f43f ae49 	beq.w	80095ce <_strtod_l+0x446>
 800993c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800993e:	9805      	ldr	r0, [sp, #20]
 8009940:	464a      	mov	r2, r9
 8009942:	f7ff fa31 	bl	8008da8 <__mdiff>
 8009946:	4604      	mov	r4, r0
 8009948:	2800      	cmp	r0, #0
 800994a:	f43f ae40 	beq.w	80095ce <_strtod_l+0x446>
 800994e:	68c3      	ldr	r3, [r0, #12]
 8009950:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009952:	2300      	movs	r3, #0
 8009954:	60c3      	str	r3, [r0, #12]
 8009956:	4641      	mov	r1, r8
 8009958:	f7ff fa0a 	bl	8008d70 <__mcmp>
 800995c:	2800      	cmp	r0, #0
 800995e:	da45      	bge.n	80099ec <_strtod_l+0x864>
 8009960:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009962:	ea53 030a 	orrs.w	r3, r3, sl
 8009966:	d16b      	bne.n	8009a40 <_strtod_l+0x8b8>
 8009968:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800996c:	2b00      	cmp	r3, #0
 800996e:	d167      	bne.n	8009a40 <_strtod_l+0x8b8>
 8009970:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009974:	0d1b      	lsrs	r3, r3, #20
 8009976:	051b      	lsls	r3, r3, #20
 8009978:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800997c:	d960      	bls.n	8009a40 <_strtod_l+0x8b8>
 800997e:	6963      	ldr	r3, [r4, #20]
 8009980:	b913      	cbnz	r3, 8009988 <_strtod_l+0x800>
 8009982:	6923      	ldr	r3, [r4, #16]
 8009984:	2b01      	cmp	r3, #1
 8009986:	dd5b      	ble.n	8009a40 <_strtod_l+0x8b8>
 8009988:	4621      	mov	r1, r4
 800998a:	2201      	movs	r2, #1
 800998c:	9805      	ldr	r0, [sp, #20]
 800998e:	f7ff f983 	bl	8008c98 <__lshift>
 8009992:	4641      	mov	r1, r8
 8009994:	4604      	mov	r4, r0
 8009996:	f7ff f9eb 	bl	8008d70 <__mcmp>
 800999a:	2800      	cmp	r0, #0
 800999c:	dd50      	ble.n	8009a40 <_strtod_l+0x8b8>
 800999e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80099a2:	9a08      	ldr	r2, [sp, #32]
 80099a4:	0d1b      	lsrs	r3, r3, #20
 80099a6:	051b      	lsls	r3, r3, #20
 80099a8:	2a00      	cmp	r2, #0
 80099aa:	d06a      	beq.n	8009a82 <_strtod_l+0x8fa>
 80099ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80099b0:	d867      	bhi.n	8009a82 <_strtod_l+0x8fa>
 80099b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80099b6:	f67f ae9d 	bls.w	80096f4 <_strtod_l+0x56c>
 80099ba:	4b0a      	ldr	r3, [pc, #40]	@ (80099e4 <_strtod_l+0x85c>)
 80099bc:	4650      	mov	r0, sl
 80099be:	4659      	mov	r1, fp
 80099c0:	2200      	movs	r2, #0
 80099c2:	f7f6 fe31 	bl	8000628 <__aeabi_dmul>
 80099c6:	4b08      	ldr	r3, [pc, #32]	@ (80099e8 <_strtod_l+0x860>)
 80099c8:	400b      	ands	r3, r1
 80099ca:	4682      	mov	sl, r0
 80099cc:	468b      	mov	fp, r1
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	f47f ae08 	bne.w	80095e4 <_strtod_l+0x45c>
 80099d4:	9a05      	ldr	r2, [sp, #20]
 80099d6:	2322      	movs	r3, #34	@ 0x22
 80099d8:	6013      	str	r3, [r2, #0]
 80099da:	e603      	b.n	80095e4 <_strtod_l+0x45c>
 80099dc:	0800bd80 	.word	0x0800bd80
 80099e0:	fffffc02 	.word	0xfffffc02
 80099e4:	39500000 	.word	0x39500000
 80099e8:	7ff00000 	.word	0x7ff00000
 80099ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80099f0:	d165      	bne.n	8009abe <_strtod_l+0x936>
 80099f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80099f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099f8:	b35a      	cbz	r2, 8009a52 <_strtod_l+0x8ca>
 80099fa:	4a9f      	ldr	r2, [pc, #636]	@ (8009c78 <_strtod_l+0xaf0>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d12b      	bne.n	8009a58 <_strtod_l+0x8d0>
 8009a00:	9b08      	ldr	r3, [sp, #32]
 8009a02:	4651      	mov	r1, sl
 8009a04:	b303      	cbz	r3, 8009a48 <_strtod_l+0x8c0>
 8009a06:	4b9d      	ldr	r3, [pc, #628]	@ (8009c7c <_strtod_l+0xaf4>)
 8009a08:	465a      	mov	r2, fp
 8009a0a:	4013      	ands	r3, r2
 8009a0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009a10:	f04f 32ff 	mov.w	r2, #4294967295
 8009a14:	d81b      	bhi.n	8009a4e <_strtod_l+0x8c6>
 8009a16:	0d1b      	lsrs	r3, r3, #20
 8009a18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a20:	4299      	cmp	r1, r3
 8009a22:	d119      	bne.n	8009a58 <_strtod_l+0x8d0>
 8009a24:	4b96      	ldr	r3, [pc, #600]	@ (8009c80 <_strtod_l+0xaf8>)
 8009a26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d102      	bne.n	8009a32 <_strtod_l+0x8aa>
 8009a2c:	3101      	adds	r1, #1
 8009a2e:	f43f adce 	beq.w	80095ce <_strtod_l+0x446>
 8009a32:	4b92      	ldr	r3, [pc, #584]	@ (8009c7c <_strtod_l+0xaf4>)
 8009a34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a36:	401a      	ands	r2, r3
 8009a38:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009a3c:	f04f 0a00 	mov.w	sl, #0
 8009a40:	9b08      	ldr	r3, [sp, #32]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1b9      	bne.n	80099ba <_strtod_l+0x832>
 8009a46:	e5cd      	b.n	80095e4 <_strtod_l+0x45c>
 8009a48:	f04f 33ff 	mov.w	r3, #4294967295
 8009a4c:	e7e8      	b.n	8009a20 <_strtod_l+0x898>
 8009a4e:	4613      	mov	r3, r2
 8009a50:	e7e6      	b.n	8009a20 <_strtod_l+0x898>
 8009a52:	ea53 030a 	orrs.w	r3, r3, sl
 8009a56:	d0a2      	beq.n	800999e <_strtod_l+0x816>
 8009a58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009a5a:	b1db      	cbz	r3, 8009a94 <_strtod_l+0x90c>
 8009a5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a5e:	4213      	tst	r3, r2
 8009a60:	d0ee      	beq.n	8009a40 <_strtod_l+0x8b8>
 8009a62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a64:	9a08      	ldr	r2, [sp, #32]
 8009a66:	4650      	mov	r0, sl
 8009a68:	4659      	mov	r1, fp
 8009a6a:	b1bb      	cbz	r3, 8009a9c <_strtod_l+0x914>
 8009a6c:	f7ff fb6e 	bl	800914c <sulp>
 8009a70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a74:	ec53 2b10 	vmov	r2, r3, d0
 8009a78:	f7f6 fc20 	bl	80002bc <__adddf3>
 8009a7c:	4682      	mov	sl, r0
 8009a7e:	468b      	mov	fp, r1
 8009a80:	e7de      	b.n	8009a40 <_strtod_l+0x8b8>
 8009a82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009a86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009a8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009a8e:	f04f 3aff 	mov.w	sl, #4294967295
 8009a92:	e7d5      	b.n	8009a40 <_strtod_l+0x8b8>
 8009a94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009a96:	ea13 0f0a 	tst.w	r3, sl
 8009a9a:	e7e1      	b.n	8009a60 <_strtod_l+0x8d8>
 8009a9c:	f7ff fb56 	bl	800914c <sulp>
 8009aa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009aa4:	ec53 2b10 	vmov	r2, r3, d0
 8009aa8:	f7f6 fc06 	bl	80002b8 <__aeabi_dsub>
 8009aac:	2200      	movs	r2, #0
 8009aae:	2300      	movs	r3, #0
 8009ab0:	4682      	mov	sl, r0
 8009ab2:	468b      	mov	fp, r1
 8009ab4:	f7f7 f820 	bl	8000af8 <__aeabi_dcmpeq>
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	d0c1      	beq.n	8009a40 <_strtod_l+0x8b8>
 8009abc:	e61a      	b.n	80096f4 <_strtod_l+0x56c>
 8009abe:	4641      	mov	r1, r8
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	f7ff facd 	bl	8009060 <__ratio>
 8009ac6:	ec57 6b10 	vmov	r6, r7, d0
 8009aca:	2200      	movs	r2, #0
 8009acc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009ad0:	4630      	mov	r0, r6
 8009ad2:	4639      	mov	r1, r7
 8009ad4:	f7f7 f824 	bl	8000b20 <__aeabi_dcmple>
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	d06f      	beq.n	8009bbc <_strtod_l+0xa34>
 8009adc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d17a      	bne.n	8009bd8 <_strtod_l+0xa50>
 8009ae2:	f1ba 0f00 	cmp.w	sl, #0
 8009ae6:	d158      	bne.n	8009b9a <_strtod_l+0xa12>
 8009ae8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d15a      	bne.n	8009ba8 <_strtod_l+0xa20>
 8009af2:	4b64      	ldr	r3, [pc, #400]	@ (8009c84 <_strtod_l+0xafc>)
 8009af4:	2200      	movs	r2, #0
 8009af6:	4630      	mov	r0, r6
 8009af8:	4639      	mov	r1, r7
 8009afa:	f7f7 f807 	bl	8000b0c <__aeabi_dcmplt>
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d159      	bne.n	8009bb6 <_strtod_l+0xa2e>
 8009b02:	4630      	mov	r0, r6
 8009b04:	4639      	mov	r1, r7
 8009b06:	4b60      	ldr	r3, [pc, #384]	@ (8009c88 <_strtod_l+0xb00>)
 8009b08:	2200      	movs	r2, #0
 8009b0a:	f7f6 fd8d 	bl	8000628 <__aeabi_dmul>
 8009b0e:	4606      	mov	r6, r0
 8009b10:	460f      	mov	r7, r1
 8009b12:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009b16:	9606      	str	r6, [sp, #24]
 8009b18:	9307      	str	r3, [sp, #28]
 8009b1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b1e:	4d57      	ldr	r5, [pc, #348]	@ (8009c7c <_strtod_l+0xaf4>)
 8009b20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009b24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b26:	401d      	ands	r5, r3
 8009b28:	4b58      	ldr	r3, [pc, #352]	@ (8009c8c <_strtod_l+0xb04>)
 8009b2a:	429d      	cmp	r5, r3
 8009b2c:	f040 80b2 	bne.w	8009c94 <_strtod_l+0xb0c>
 8009b30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009b36:	ec4b ab10 	vmov	d0, sl, fp
 8009b3a:	f7ff f9c9 	bl	8008ed0 <__ulp>
 8009b3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b42:	ec51 0b10 	vmov	r0, r1, d0
 8009b46:	f7f6 fd6f 	bl	8000628 <__aeabi_dmul>
 8009b4a:	4652      	mov	r2, sl
 8009b4c:	465b      	mov	r3, fp
 8009b4e:	f7f6 fbb5 	bl	80002bc <__adddf3>
 8009b52:	460b      	mov	r3, r1
 8009b54:	4949      	ldr	r1, [pc, #292]	@ (8009c7c <_strtod_l+0xaf4>)
 8009b56:	4a4e      	ldr	r2, [pc, #312]	@ (8009c90 <_strtod_l+0xb08>)
 8009b58:	4019      	ands	r1, r3
 8009b5a:	4291      	cmp	r1, r2
 8009b5c:	4682      	mov	sl, r0
 8009b5e:	d942      	bls.n	8009be6 <_strtod_l+0xa5e>
 8009b60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009b62:	4b47      	ldr	r3, [pc, #284]	@ (8009c80 <_strtod_l+0xaf8>)
 8009b64:	429a      	cmp	r2, r3
 8009b66:	d103      	bne.n	8009b70 <_strtod_l+0x9e8>
 8009b68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b6a:	3301      	adds	r3, #1
 8009b6c:	f43f ad2f 	beq.w	80095ce <_strtod_l+0x446>
 8009b70:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009c80 <_strtod_l+0xaf8>
 8009b74:	f04f 3aff 	mov.w	sl, #4294967295
 8009b78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b7a:	9805      	ldr	r0, [sp, #20]
 8009b7c:	f7fe fe7c 	bl	8008878 <_Bfree>
 8009b80:	9805      	ldr	r0, [sp, #20]
 8009b82:	4649      	mov	r1, r9
 8009b84:	f7fe fe78 	bl	8008878 <_Bfree>
 8009b88:	9805      	ldr	r0, [sp, #20]
 8009b8a:	4641      	mov	r1, r8
 8009b8c:	f7fe fe74 	bl	8008878 <_Bfree>
 8009b90:	9805      	ldr	r0, [sp, #20]
 8009b92:	4621      	mov	r1, r4
 8009b94:	f7fe fe70 	bl	8008878 <_Bfree>
 8009b98:	e619      	b.n	80097ce <_strtod_l+0x646>
 8009b9a:	f1ba 0f01 	cmp.w	sl, #1
 8009b9e:	d103      	bne.n	8009ba8 <_strtod_l+0xa20>
 8009ba0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	f43f ada6 	beq.w	80096f4 <_strtod_l+0x56c>
 8009ba8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009c58 <_strtod_l+0xad0>
 8009bac:	4f35      	ldr	r7, [pc, #212]	@ (8009c84 <_strtod_l+0xafc>)
 8009bae:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009bb2:	2600      	movs	r6, #0
 8009bb4:	e7b1      	b.n	8009b1a <_strtod_l+0x992>
 8009bb6:	4f34      	ldr	r7, [pc, #208]	@ (8009c88 <_strtod_l+0xb00>)
 8009bb8:	2600      	movs	r6, #0
 8009bba:	e7aa      	b.n	8009b12 <_strtod_l+0x98a>
 8009bbc:	4b32      	ldr	r3, [pc, #200]	@ (8009c88 <_strtod_l+0xb00>)
 8009bbe:	4630      	mov	r0, r6
 8009bc0:	4639      	mov	r1, r7
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f7f6 fd30 	bl	8000628 <__aeabi_dmul>
 8009bc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bca:	4606      	mov	r6, r0
 8009bcc:	460f      	mov	r7, r1
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d09f      	beq.n	8009b12 <_strtod_l+0x98a>
 8009bd2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009bd6:	e7a0      	b.n	8009b1a <_strtod_l+0x992>
 8009bd8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009c60 <_strtod_l+0xad8>
 8009bdc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009be0:	ec57 6b17 	vmov	r6, r7, d7
 8009be4:	e799      	b.n	8009b1a <_strtod_l+0x992>
 8009be6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009bea:	9b08      	ldr	r3, [sp, #32]
 8009bec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d1c1      	bne.n	8009b78 <_strtod_l+0x9f0>
 8009bf4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009bf8:	0d1b      	lsrs	r3, r3, #20
 8009bfa:	051b      	lsls	r3, r3, #20
 8009bfc:	429d      	cmp	r5, r3
 8009bfe:	d1bb      	bne.n	8009b78 <_strtod_l+0x9f0>
 8009c00:	4630      	mov	r0, r6
 8009c02:	4639      	mov	r1, r7
 8009c04:	f7f7 f870 	bl	8000ce8 <__aeabi_d2lz>
 8009c08:	f7f6 fce0 	bl	80005cc <__aeabi_l2d>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4630      	mov	r0, r6
 8009c12:	4639      	mov	r1, r7
 8009c14:	f7f6 fb50 	bl	80002b8 <__aeabi_dsub>
 8009c18:	460b      	mov	r3, r1
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009c20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009c24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c26:	ea46 060a 	orr.w	r6, r6, sl
 8009c2a:	431e      	orrs	r6, r3
 8009c2c:	d06f      	beq.n	8009d0e <_strtod_l+0xb86>
 8009c2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009c68 <_strtod_l+0xae0>)
 8009c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c34:	f7f6 ff6a 	bl	8000b0c <__aeabi_dcmplt>
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	f47f acd3 	bne.w	80095e4 <_strtod_l+0x45c>
 8009c3e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009c70 <_strtod_l+0xae8>)
 8009c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c48:	f7f6 ff7e 	bl	8000b48 <__aeabi_dcmpgt>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d093      	beq.n	8009b78 <_strtod_l+0x9f0>
 8009c50:	e4c8      	b.n	80095e4 <_strtod_l+0x45c>
 8009c52:	bf00      	nop
 8009c54:	f3af 8000 	nop.w
 8009c58:	00000000 	.word	0x00000000
 8009c5c:	bff00000 	.word	0xbff00000
 8009c60:	00000000 	.word	0x00000000
 8009c64:	3ff00000 	.word	0x3ff00000
 8009c68:	94a03595 	.word	0x94a03595
 8009c6c:	3fdfffff 	.word	0x3fdfffff
 8009c70:	35afe535 	.word	0x35afe535
 8009c74:	3fe00000 	.word	0x3fe00000
 8009c78:	000fffff 	.word	0x000fffff
 8009c7c:	7ff00000 	.word	0x7ff00000
 8009c80:	7fefffff 	.word	0x7fefffff
 8009c84:	3ff00000 	.word	0x3ff00000
 8009c88:	3fe00000 	.word	0x3fe00000
 8009c8c:	7fe00000 	.word	0x7fe00000
 8009c90:	7c9fffff 	.word	0x7c9fffff
 8009c94:	9b08      	ldr	r3, [sp, #32]
 8009c96:	b323      	cbz	r3, 8009ce2 <_strtod_l+0xb5a>
 8009c98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009c9c:	d821      	bhi.n	8009ce2 <_strtod_l+0xb5a>
 8009c9e:	a328      	add	r3, pc, #160	@ (adr r3, 8009d40 <_strtod_l+0xbb8>)
 8009ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca4:	4630      	mov	r0, r6
 8009ca6:	4639      	mov	r1, r7
 8009ca8:	f7f6 ff3a 	bl	8000b20 <__aeabi_dcmple>
 8009cac:	b1a0      	cbz	r0, 8009cd8 <_strtod_l+0xb50>
 8009cae:	4639      	mov	r1, r7
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	f7f6 ff91 	bl	8000bd8 <__aeabi_d2uiz>
 8009cb6:	2801      	cmp	r0, #1
 8009cb8:	bf38      	it	cc
 8009cba:	2001      	movcc	r0, #1
 8009cbc:	f7f6 fc3a 	bl	8000534 <__aeabi_ui2d>
 8009cc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	460f      	mov	r7, r1
 8009cc6:	b9fb      	cbnz	r3, 8009d08 <_strtod_l+0xb80>
 8009cc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ccc:	9014      	str	r0, [sp, #80]	@ 0x50
 8009cce:	9315      	str	r3, [sp, #84]	@ 0x54
 8009cd0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009cd4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009cd8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009cda:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009cde:	1b5b      	subs	r3, r3, r5
 8009ce0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009ce2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009ce6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009cea:	f7ff f8f1 	bl	8008ed0 <__ulp>
 8009cee:	4650      	mov	r0, sl
 8009cf0:	ec53 2b10 	vmov	r2, r3, d0
 8009cf4:	4659      	mov	r1, fp
 8009cf6:	f7f6 fc97 	bl	8000628 <__aeabi_dmul>
 8009cfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009cfe:	f7f6 fadd 	bl	80002bc <__adddf3>
 8009d02:	4682      	mov	sl, r0
 8009d04:	468b      	mov	fp, r1
 8009d06:	e770      	b.n	8009bea <_strtod_l+0xa62>
 8009d08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009d0c:	e7e0      	b.n	8009cd0 <_strtod_l+0xb48>
 8009d0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009d48 <_strtod_l+0xbc0>)
 8009d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d14:	f7f6 fefa 	bl	8000b0c <__aeabi_dcmplt>
 8009d18:	e798      	b.n	8009c4c <_strtod_l+0xac4>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	930e      	str	r3, [sp, #56]	@ 0x38
 8009d1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009d20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d22:	6013      	str	r3, [r2, #0]
 8009d24:	f7ff ba6d 	b.w	8009202 <_strtod_l+0x7a>
 8009d28:	2a65      	cmp	r2, #101	@ 0x65
 8009d2a:	f43f ab68 	beq.w	80093fe <_strtod_l+0x276>
 8009d2e:	2a45      	cmp	r2, #69	@ 0x45
 8009d30:	f43f ab65 	beq.w	80093fe <_strtod_l+0x276>
 8009d34:	2301      	movs	r3, #1
 8009d36:	f7ff bba0 	b.w	800947a <_strtod_l+0x2f2>
 8009d3a:	bf00      	nop
 8009d3c:	f3af 8000 	nop.w
 8009d40:	ffc00000 	.word	0xffc00000
 8009d44:	41dfffff 	.word	0x41dfffff
 8009d48:	94a03595 	.word	0x94a03595
 8009d4c:	3fcfffff 	.word	0x3fcfffff

08009d50 <_strtod_r>:
 8009d50:	4b01      	ldr	r3, [pc, #4]	@ (8009d58 <_strtod_r+0x8>)
 8009d52:	f7ff ba19 	b.w	8009188 <_strtod_l>
 8009d56:	bf00      	nop
 8009d58:	20000070 	.word	0x20000070

08009d5c <_strtol_l.isra.0>:
 8009d5c:	2b24      	cmp	r3, #36	@ 0x24
 8009d5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d62:	4686      	mov	lr, r0
 8009d64:	4690      	mov	r8, r2
 8009d66:	d801      	bhi.n	8009d6c <_strtol_l.isra.0+0x10>
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d106      	bne.n	8009d7a <_strtol_l.isra.0+0x1e>
 8009d6c:	f7fd fda8 	bl	80078c0 <__errno>
 8009d70:	2316      	movs	r3, #22
 8009d72:	6003      	str	r3, [r0, #0]
 8009d74:	2000      	movs	r0, #0
 8009d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d7a:	4834      	ldr	r0, [pc, #208]	@ (8009e4c <_strtol_l.isra.0+0xf0>)
 8009d7c:	460d      	mov	r5, r1
 8009d7e:	462a      	mov	r2, r5
 8009d80:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d84:	5d06      	ldrb	r6, [r0, r4]
 8009d86:	f016 0608 	ands.w	r6, r6, #8
 8009d8a:	d1f8      	bne.n	8009d7e <_strtol_l.isra.0+0x22>
 8009d8c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009d8e:	d110      	bne.n	8009db2 <_strtol_l.isra.0+0x56>
 8009d90:	782c      	ldrb	r4, [r5, #0]
 8009d92:	2601      	movs	r6, #1
 8009d94:	1c95      	adds	r5, r2, #2
 8009d96:	f033 0210 	bics.w	r2, r3, #16
 8009d9a:	d115      	bne.n	8009dc8 <_strtol_l.isra.0+0x6c>
 8009d9c:	2c30      	cmp	r4, #48	@ 0x30
 8009d9e:	d10d      	bne.n	8009dbc <_strtol_l.isra.0+0x60>
 8009da0:	782a      	ldrb	r2, [r5, #0]
 8009da2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009da6:	2a58      	cmp	r2, #88	@ 0x58
 8009da8:	d108      	bne.n	8009dbc <_strtol_l.isra.0+0x60>
 8009daa:	786c      	ldrb	r4, [r5, #1]
 8009dac:	3502      	adds	r5, #2
 8009dae:	2310      	movs	r3, #16
 8009db0:	e00a      	b.n	8009dc8 <_strtol_l.isra.0+0x6c>
 8009db2:	2c2b      	cmp	r4, #43	@ 0x2b
 8009db4:	bf04      	itt	eq
 8009db6:	782c      	ldrbeq	r4, [r5, #0]
 8009db8:	1c95      	addeq	r5, r2, #2
 8009dba:	e7ec      	b.n	8009d96 <_strtol_l.isra.0+0x3a>
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d1f6      	bne.n	8009dae <_strtol_l.isra.0+0x52>
 8009dc0:	2c30      	cmp	r4, #48	@ 0x30
 8009dc2:	bf14      	ite	ne
 8009dc4:	230a      	movne	r3, #10
 8009dc6:	2308      	moveq	r3, #8
 8009dc8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009dcc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	fbbc f9f3 	udiv	r9, ip, r3
 8009dd6:	4610      	mov	r0, r2
 8009dd8:	fb03 ca19 	mls	sl, r3, r9, ip
 8009ddc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009de0:	2f09      	cmp	r7, #9
 8009de2:	d80f      	bhi.n	8009e04 <_strtol_l.isra.0+0xa8>
 8009de4:	463c      	mov	r4, r7
 8009de6:	42a3      	cmp	r3, r4
 8009de8:	dd1b      	ble.n	8009e22 <_strtol_l.isra.0+0xc6>
 8009dea:	1c57      	adds	r7, r2, #1
 8009dec:	d007      	beq.n	8009dfe <_strtol_l.isra.0+0xa2>
 8009dee:	4581      	cmp	r9, r0
 8009df0:	d314      	bcc.n	8009e1c <_strtol_l.isra.0+0xc0>
 8009df2:	d101      	bne.n	8009df8 <_strtol_l.isra.0+0x9c>
 8009df4:	45a2      	cmp	sl, r4
 8009df6:	db11      	blt.n	8009e1c <_strtol_l.isra.0+0xc0>
 8009df8:	fb00 4003 	mla	r0, r0, r3, r4
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e02:	e7eb      	b.n	8009ddc <_strtol_l.isra.0+0x80>
 8009e04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009e08:	2f19      	cmp	r7, #25
 8009e0a:	d801      	bhi.n	8009e10 <_strtol_l.isra.0+0xb4>
 8009e0c:	3c37      	subs	r4, #55	@ 0x37
 8009e0e:	e7ea      	b.n	8009de6 <_strtol_l.isra.0+0x8a>
 8009e10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009e14:	2f19      	cmp	r7, #25
 8009e16:	d804      	bhi.n	8009e22 <_strtol_l.isra.0+0xc6>
 8009e18:	3c57      	subs	r4, #87	@ 0x57
 8009e1a:	e7e4      	b.n	8009de6 <_strtol_l.isra.0+0x8a>
 8009e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e20:	e7ed      	b.n	8009dfe <_strtol_l.isra.0+0xa2>
 8009e22:	1c53      	adds	r3, r2, #1
 8009e24:	d108      	bne.n	8009e38 <_strtol_l.isra.0+0xdc>
 8009e26:	2322      	movs	r3, #34	@ 0x22
 8009e28:	f8ce 3000 	str.w	r3, [lr]
 8009e2c:	4660      	mov	r0, ip
 8009e2e:	f1b8 0f00 	cmp.w	r8, #0
 8009e32:	d0a0      	beq.n	8009d76 <_strtol_l.isra.0+0x1a>
 8009e34:	1e69      	subs	r1, r5, #1
 8009e36:	e006      	b.n	8009e46 <_strtol_l.isra.0+0xea>
 8009e38:	b106      	cbz	r6, 8009e3c <_strtol_l.isra.0+0xe0>
 8009e3a:	4240      	negs	r0, r0
 8009e3c:	f1b8 0f00 	cmp.w	r8, #0
 8009e40:	d099      	beq.n	8009d76 <_strtol_l.isra.0+0x1a>
 8009e42:	2a00      	cmp	r2, #0
 8009e44:	d1f6      	bne.n	8009e34 <_strtol_l.isra.0+0xd8>
 8009e46:	f8c8 1000 	str.w	r1, [r8]
 8009e4a:	e794      	b.n	8009d76 <_strtol_l.isra.0+0x1a>
 8009e4c:	0800bda9 	.word	0x0800bda9

08009e50 <_strtol_r>:
 8009e50:	f7ff bf84 	b.w	8009d5c <_strtol_l.isra.0>

08009e54 <__ssputs_r>:
 8009e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e58:	688e      	ldr	r6, [r1, #8]
 8009e5a:	461f      	mov	r7, r3
 8009e5c:	42be      	cmp	r6, r7
 8009e5e:	680b      	ldr	r3, [r1, #0]
 8009e60:	4682      	mov	sl, r0
 8009e62:	460c      	mov	r4, r1
 8009e64:	4690      	mov	r8, r2
 8009e66:	d82d      	bhi.n	8009ec4 <__ssputs_r+0x70>
 8009e68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009e70:	d026      	beq.n	8009ec0 <__ssputs_r+0x6c>
 8009e72:	6965      	ldr	r5, [r4, #20]
 8009e74:	6909      	ldr	r1, [r1, #16]
 8009e76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e7a:	eba3 0901 	sub.w	r9, r3, r1
 8009e7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e82:	1c7b      	adds	r3, r7, #1
 8009e84:	444b      	add	r3, r9
 8009e86:	106d      	asrs	r5, r5, #1
 8009e88:	429d      	cmp	r5, r3
 8009e8a:	bf38      	it	cc
 8009e8c:	461d      	movcc	r5, r3
 8009e8e:	0553      	lsls	r3, r2, #21
 8009e90:	d527      	bpl.n	8009ee2 <__ssputs_r+0x8e>
 8009e92:	4629      	mov	r1, r5
 8009e94:	f7fe fc24 	bl	80086e0 <_malloc_r>
 8009e98:	4606      	mov	r6, r0
 8009e9a:	b360      	cbz	r0, 8009ef6 <__ssputs_r+0xa2>
 8009e9c:	6921      	ldr	r1, [r4, #16]
 8009e9e:	464a      	mov	r2, r9
 8009ea0:	f7fd fd3b 	bl	800791a <memcpy>
 8009ea4:	89a3      	ldrh	r3, [r4, #12]
 8009ea6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009eaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009eae:	81a3      	strh	r3, [r4, #12]
 8009eb0:	6126      	str	r6, [r4, #16]
 8009eb2:	6165      	str	r5, [r4, #20]
 8009eb4:	444e      	add	r6, r9
 8009eb6:	eba5 0509 	sub.w	r5, r5, r9
 8009eba:	6026      	str	r6, [r4, #0]
 8009ebc:	60a5      	str	r5, [r4, #8]
 8009ebe:	463e      	mov	r6, r7
 8009ec0:	42be      	cmp	r6, r7
 8009ec2:	d900      	bls.n	8009ec6 <__ssputs_r+0x72>
 8009ec4:	463e      	mov	r6, r7
 8009ec6:	6820      	ldr	r0, [r4, #0]
 8009ec8:	4632      	mov	r2, r6
 8009eca:	4641      	mov	r1, r8
 8009ecc:	f000 fd57 	bl	800a97e <memmove>
 8009ed0:	68a3      	ldr	r3, [r4, #8]
 8009ed2:	1b9b      	subs	r3, r3, r6
 8009ed4:	60a3      	str	r3, [r4, #8]
 8009ed6:	6823      	ldr	r3, [r4, #0]
 8009ed8:	4433      	add	r3, r6
 8009eda:	6023      	str	r3, [r4, #0]
 8009edc:	2000      	movs	r0, #0
 8009ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ee2:	462a      	mov	r2, r5
 8009ee4:	f001 f90d 	bl	800b102 <_realloc_r>
 8009ee8:	4606      	mov	r6, r0
 8009eea:	2800      	cmp	r0, #0
 8009eec:	d1e0      	bne.n	8009eb0 <__ssputs_r+0x5c>
 8009eee:	6921      	ldr	r1, [r4, #16]
 8009ef0:	4650      	mov	r0, sl
 8009ef2:	f7fe fb81 	bl	80085f8 <_free_r>
 8009ef6:	230c      	movs	r3, #12
 8009ef8:	f8ca 3000 	str.w	r3, [sl]
 8009efc:	89a3      	ldrh	r3, [r4, #12]
 8009efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f02:	81a3      	strh	r3, [r4, #12]
 8009f04:	f04f 30ff 	mov.w	r0, #4294967295
 8009f08:	e7e9      	b.n	8009ede <__ssputs_r+0x8a>
	...

08009f0c <_svfiprintf_r>:
 8009f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f10:	4698      	mov	r8, r3
 8009f12:	898b      	ldrh	r3, [r1, #12]
 8009f14:	061b      	lsls	r3, r3, #24
 8009f16:	b09d      	sub	sp, #116	@ 0x74
 8009f18:	4607      	mov	r7, r0
 8009f1a:	460d      	mov	r5, r1
 8009f1c:	4614      	mov	r4, r2
 8009f1e:	d510      	bpl.n	8009f42 <_svfiprintf_r+0x36>
 8009f20:	690b      	ldr	r3, [r1, #16]
 8009f22:	b973      	cbnz	r3, 8009f42 <_svfiprintf_r+0x36>
 8009f24:	2140      	movs	r1, #64	@ 0x40
 8009f26:	f7fe fbdb 	bl	80086e0 <_malloc_r>
 8009f2a:	6028      	str	r0, [r5, #0]
 8009f2c:	6128      	str	r0, [r5, #16]
 8009f2e:	b930      	cbnz	r0, 8009f3e <_svfiprintf_r+0x32>
 8009f30:	230c      	movs	r3, #12
 8009f32:	603b      	str	r3, [r7, #0]
 8009f34:	f04f 30ff 	mov.w	r0, #4294967295
 8009f38:	b01d      	add	sp, #116	@ 0x74
 8009f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f3e:	2340      	movs	r3, #64	@ 0x40
 8009f40:	616b      	str	r3, [r5, #20]
 8009f42:	2300      	movs	r3, #0
 8009f44:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f46:	2320      	movs	r3, #32
 8009f48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f50:	2330      	movs	r3, #48	@ 0x30
 8009f52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a0f0 <_svfiprintf_r+0x1e4>
 8009f56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f5a:	f04f 0901 	mov.w	r9, #1
 8009f5e:	4623      	mov	r3, r4
 8009f60:	469a      	mov	sl, r3
 8009f62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f66:	b10a      	cbz	r2, 8009f6c <_svfiprintf_r+0x60>
 8009f68:	2a25      	cmp	r2, #37	@ 0x25
 8009f6a:	d1f9      	bne.n	8009f60 <_svfiprintf_r+0x54>
 8009f6c:	ebba 0b04 	subs.w	fp, sl, r4
 8009f70:	d00b      	beq.n	8009f8a <_svfiprintf_r+0x7e>
 8009f72:	465b      	mov	r3, fp
 8009f74:	4622      	mov	r2, r4
 8009f76:	4629      	mov	r1, r5
 8009f78:	4638      	mov	r0, r7
 8009f7a:	f7ff ff6b 	bl	8009e54 <__ssputs_r>
 8009f7e:	3001      	adds	r0, #1
 8009f80:	f000 80a7 	beq.w	800a0d2 <_svfiprintf_r+0x1c6>
 8009f84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f86:	445a      	add	r2, fp
 8009f88:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	f000 809f 	beq.w	800a0d2 <_svfiprintf_r+0x1c6>
 8009f94:	2300      	movs	r3, #0
 8009f96:	f04f 32ff 	mov.w	r2, #4294967295
 8009f9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f9e:	f10a 0a01 	add.w	sl, sl, #1
 8009fa2:	9304      	str	r3, [sp, #16]
 8009fa4:	9307      	str	r3, [sp, #28]
 8009fa6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009faa:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fac:	4654      	mov	r4, sl
 8009fae:	2205      	movs	r2, #5
 8009fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fb4:	484e      	ldr	r0, [pc, #312]	@ (800a0f0 <_svfiprintf_r+0x1e4>)
 8009fb6:	f7f6 f923 	bl	8000200 <memchr>
 8009fba:	9a04      	ldr	r2, [sp, #16]
 8009fbc:	b9d8      	cbnz	r0, 8009ff6 <_svfiprintf_r+0xea>
 8009fbe:	06d0      	lsls	r0, r2, #27
 8009fc0:	bf44      	itt	mi
 8009fc2:	2320      	movmi	r3, #32
 8009fc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fc8:	0711      	lsls	r1, r2, #28
 8009fca:	bf44      	itt	mi
 8009fcc:	232b      	movmi	r3, #43	@ 0x2b
 8009fce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8009fd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fd8:	d015      	beq.n	800a006 <_svfiprintf_r+0xfa>
 8009fda:	9a07      	ldr	r2, [sp, #28]
 8009fdc:	4654      	mov	r4, sl
 8009fde:	2000      	movs	r0, #0
 8009fe0:	f04f 0c0a 	mov.w	ip, #10
 8009fe4:	4621      	mov	r1, r4
 8009fe6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fea:	3b30      	subs	r3, #48	@ 0x30
 8009fec:	2b09      	cmp	r3, #9
 8009fee:	d94b      	bls.n	800a088 <_svfiprintf_r+0x17c>
 8009ff0:	b1b0      	cbz	r0, 800a020 <_svfiprintf_r+0x114>
 8009ff2:	9207      	str	r2, [sp, #28]
 8009ff4:	e014      	b.n	800a020 <_svfiprintf_r+0x114>
 8009ff6:	eba0 0308 	sub.w	r3, r0, r8
 8009ffa:	fa09 f303 	lsl.w	r3, r9, r3
 8009ffe:	4313      	orrs	r3, r2
 800a000:	9304      	str	r3, [sp, #16]
 800a002:	46a2      	mov	sl, r4
 800a004:	e7d2      	b.n	8009fac <_svfiprintf_r+0xa0>
 800a006:	9b03      	ldr	r3, [sp, #12]
 800a008:	1d19      	adds	r1, r3, #4
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	9103      	str	r1, [sp, #12]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	bfbb      	ittet	lt
 800a012:	425b      	neglt	r3, r3
 800a014:	f042 0202 	orrlt.w	r2, r2, #2
 800a018:	9307      	strge	r3, [sp, #28]
 800a01a:	9307      	strlt	r3, [sp, #28]
 800a01c:	bfb8      	it	lt
 800a01e:	9204      	strlt	r2, [sp, #16]
 800a020:	7823      	ldrb	r3, [r4, #0]
 800a022:	2b2e      	cmp	r3, #46	@ 0x2e
 800a024:	d10a      	bne.n	800a03c <_svfiprintf_r+0x130>
 800a026:	7863      	ldrb	r3, [r4, #1]
 800a028:	2b2a      	cmp	r3, #42	@ 0x2a
 800a02a:	d132      	bne.n	800a092 <_svfiprintf_r+0x186>
 800a02c:	9b03      	ldr	r3, [sp, #12]
 800a02e:	1d1a      	adds	r2, r3, #4
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	9203      	str	r2, [sp, #12]
 800a034:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a038:	3402      	adds	r4, #2
 800a03a:	9305      	str	r3, [sp, #20]
 800a03c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a100 <_svfiprintf_r+0x1f4>
 800a040:	7821      	ldrb	r1, [r4, #0]
 800a042:	2203      	movs	r2, #3
 800a044:	4650      	mov	r0, sl
 800a046:	f7f6 f8db 	bl	8000200 <memchr>
 800a04a:	b138      	cbz	r0, 800a05c <_svfiprintf_r+0x150>
 800a04c:	9b04      	ldr	r3, [sp, #16]
 800a04e:	eba0 000a 	sub.w	r0, r0, sl
 800a052:	2240      	movs	r2, #64	@ 0x40
 800a054:	4082      	lsls	r2, r0
 800a056:	4313      	orrs	r3, r2
 800a058:	3401      	adds	r4, #1
 800a05a:	9304      	str	r3, [sp, #16]
 800a05c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a060:	4824      	ldr	r0, [pc, #144]	@ (800a0f4 <_svfiprintf_r+0x1e8>)
 800a062:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a066:	2206      	movs	r2, #6
 800a068:	f7f6 f8ca 	bl	8000200 <memchr>
 800a06c:	2800      	cmp	r0, #0
 800a06e:	d036      	beq.n	800a0de <_svfiprintf_r+0x1d2>
 800a070:	4b21      	ldr	r3, [pc, #132]	@ (800a0f8 <_svfiprintf_r+0x1ec>)
 800a072:	bb1b      	cbnz	r3, 800a0bc <_svfiprintf_r+0x1b0>
 800a074:	9b03      	ldr	r3, [sp, #12]
 800a076:	3307      	adds	r3, #7
 800a078:	f023 0307 	bic.w	r3, r3, #7
 800a07c:	3308      	adds	r3, #8
 800a07e:	9303      	str	r3, [sp, #12]
 800a080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a082:	4433      	add	r3, r6
 800a084:	9309      	str	r3, [sp, #36]	@ 0x24
 800a086:	e76a      	b.n	8009f5e <_svfiprintf_r+0x52>
 800a088:	fb0c 3202 	mla	r2, ip, r2, r3
 800a08c:	460c      	mov	r4, r1
 800a08e:	2001      	movs	r0, #1
 800a090:	e7a8      	b.n	8009fe4 <_svfiprintf_r+0xd8>
 800a092:	2300      	movs	r3, #0
 800a094:	3401      	adds	r4, #1
 800a096:	9305      	str	r3, [sp, #20]
 800a098:	4619      	mov	r1, r3
 800a09a:	f04f 0c0a 	mov.w	ip, #10
 800a09e:	4620      	mov	r0, r4
 800a0a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0a4:	3a30      	subs	r2, #48	@ 0x30
 800a0a6:	2a09      	cmp	r2, #9
 800a0a8:	d903      	bls.n	800a0b2 <_svfiprintf_r+0x1a6>
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d0c6      	beq.n	800a03c <_svfiprintf_r+0x130>
 800a0ae:	9105      	str	r1, [sp, #20]
 800a0b0:	e7c4      	b.n	800a03c <_svfiprintf_r+0x130>
 800a0b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e7f0      	b.n	800a09e <_svfiprintf_r+0x192>
 800a0bc:	ab03      	add	r3, sp, #12
 800a0be:	9300      	str	r3, [sp, #0]
 800a0c0:	462a      	mov	r2, r5
 800a0c2:	4b0e      	ldr	r3, [pc, #56]	@ (800a0fc <_svfiprintf_r+0x1f0>)
 800a0c4:	a904      	add	r1, sp, #16
 800a0c6:	4638      	mov	r0, r7
 800a0c8:	f7fc fc52 	bl	8006970 <_printf_float>
 800a0cc:	1c42      	adds	r2, r0, #1
 800a0ce:	4606      	mov	r6, r0
 800a0d0:	d1d6      	bne.n	800a080 <_svfiprintf_r+0x174>
 800a0d2:	89ab      	ldrh	r3, [r5, #12]
 800a0d4:	065b      	lsls	r3, r3, #25
 800a0d6:	f53f af2d 	bmi.w	8009f34 <_svfiprintf_r+0x28>
 800a0da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0dc:	e72c      	b.n	8009f38 <_svfiprintf_r+0x2c>
 800a0de:	ab03      	add	r3, sp, #12
 800a0e0:	9300      	str	r3, [sp, #0]
 800a0e2:	462a      	mov	r2, r5
 800a0e4:	4b05      	ldr	r3, [pc, #20]	@ (800a0fc <_svfiprintf_r+0x1f0>)
 800a0e6:	a904      	add	r1, sp, #16
 800a0e8:	4638      	mov	r0, r7
 800a0ea:	f7fc fed9 	bl	8006ea0 <_printf_i>
 800a0ee:	e7ed      	b.n	800a0cc <_svfiprintf_r+0x1c0>
 800a0f0:	0800bb87 	.word	0x0800bb87
 800a0f4:	0800bb91 	.word	0x0800bb91
 800a0f8:	08006971 	.word	0x08006971
 800a0fc:	08009e55 	.word	0x08009e55
 800a100:	0800bb8d 	.word	0x0800bb8d

0800a104 <_sungetc_r>:
 800a104:	b538      	push	{r3, r4, r5, lr}
 800a106:	1c4b      	adds	r3, r1, #1
 800a108:	4614      	mov	r4, r2
 800a10a:	d103      	bne.n	800a114 <_sungetc_r+0x10>
 800a10c:	f04f 35ff 	mov.w	r5, #4294967295
 800a110:	4628      	mov	r0, r5
 800a112:	bd38      	pop	{r3, r4, r5, pc}
 800a114:	8993      	ldrh	r3, [r2, #12]
 800a116:	f023 0320 	bic.w	r3, r3, #32
 800a11a:	8193      	strh	r3, [r2, #12]
 800a11c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a11e:	6852      	ldr	r2, [r2, #4]
 800a120:	b2cd      	uxtb	r5, r1
 800a122:	b18b      	cbz	r3, 800a148 <_sungetc_r+0x44>
 800a124:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a126:	4293      	cmp	r3, r2
 800a128:	dd08      	ble.n	800a13c <_sungetc_r+0x38>
 800a12a:	6823      	ldr	r3, [r4, #0]
 800a12c:	1e5a      	subs	r2, r3, #1
 800a12e:	6022      	str	r2, [r4, #0]
 800a130:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a134:	6863      	ldr	r3, [r4, #4]
 800a136:	3301      	adds	r3, #1
 800a138:	6063      	str	r3, [r4, #4]
 800a13a:	e7e9      	b.n	800a110 <_sungetc_r+0xc>
 800a13c:	4621      	mov	r1, r4
 800a13e:	f000 fbe4 	bl	800a90a <__submore>
 800a142:	2800      	cmp	r0, #0
 800a144:	d0f1      	beq.n	800a12a <_sungetc_r+0x26>
 800a146:	e7e1      	b.n	800a10c <_sungetc_r+0x8>
 800a148:	6921      	ldr	r1, [r4, #16]
 800a14a:	6823      	ldr	r3, [r4, #0]
 800a14c:	b151      	cbz	r1, 800a164 <_sungetc_r+0x60>
 800a14e:	4299      	cmp	r1, r3
 800a150:	d208      	bcs.n	800a164 <_sungetc_r+0x60>
 800a152:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a156:	42a9      	cmp	r1, r5
 800a158:	d104      	bne.n	800a164 <_sungetc_r+0x60>
 800a15a:	3b01      	subs	r3, #1
 800a15c:	3201      	adds	r2, #1
 800a15e:	6023      	str	r3, [r4, #0]
 800a160:	6062      	str	r2, [r4, #4]
 800a162:	e7d5      	b.n	800a110 <_sungetc_r+0xc>
 800a164:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800a168:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a16c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a16e:	2303      	movs	r3, #3
 800a170:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a172:	4623      	mov	r3, r4
 800a174:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a178:	6023      	str	r3, [r4, #0]
 800a17a:	2301      	movs	r3, #1
 800a17c:	e7dc      	b.n	800a138 <_sungetc_r+0x34>

0800a17e <__ssrefill_r>:
 800a17e:	b510      	push	{r4, lr}
 800a180:	460c      	mov	r4, r1
 800a182:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a184:	b169      	cbz	r1, 800a1a2 <__ssrefill_r+0x24>
 800a186:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a18a:	4299      	cmp	r1, r3
 800a18c:	d001      	beq.n	800a192 <__ssrefill_r+0x14>
 800a18e:	f7fe fa33 	bl	80085f8 <_free_r>
 800a192:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a194:	6063      	str	r3, [r4, #4]
 800a196:	2000      	movs	r0, #0
 800a198:	6360      	str	r0, [r4, #52]	@ 0x34
 800a19a:	b113      	cbz	r3, 800a1a2 <__ssrefill_r+0x24>
 800a19c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a19e:	6023      	str	r3, [r4, #0]
 800a1a0:	bd10      	pop	{r4, pc}
 800a1a2:	6923      	ldr	r3, [r4, #16]
 800a1a4:	6023      	str	r3, [r4, #0]
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	6063      	str	r3, [r4, #4]
 800a1aa:	89a3      	ldrh	r3, [r4, #12]
 800a1ac:	f043 0320 	orr.w	r3, r3, #32
 800a1b0:	81a3      	strh	r3, [r4, #12]
 800a1b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b6:	e7f3      	b.n	800a1a0 <__ssrefill_r+0x22>

0800a1b8 <__ssvfiscanf_r>:
 800a1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1bc:	460c      	mov	r4, r1
 800a1be:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800a1c2:	2100      	movs	r1, #0
 800a1c4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a1c8:	49a6      	ldr	r1, [pc, #664]	@ (800a464 <__ssvfiscanf_r+0x2ac>)
 800a1ca:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a1cc:	f10d 0804 	add.w	r8, sp, #4
 800a1d0:	49a5      	ldr	r1, [pc, #660]	@ (800a468 <__ssvfiscanf_r+0x2b0>)
 800a1d2:	4fa6      	ldr	r7, [pc, #664]	@ (800a46c <__ssvfiscanf_r+0x2b4>)
 800a1d4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a1d8:	4606      	mov	r6, r0
 800a1da:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a1dc:	9300      	str	r3, [sp, #0]
 800a1de:	f892 9000 	ldrb.w	r9, [r2]
 800a1e2:	f1b9 0f00 	cmp.w	r9, #0
 800a1e6:	f000 8158 	beq.w	800a49a <__ssvfiscanf_r+0x2e2>
 800a1ea:	f817 3009 	ldrb.w	r3, [r7, r9]
 800a1ee:	f013 0308 	ands.w	r3, r3, #8
 800a1f2:	f102 0501 	add.w	r5, r2, #1
 800a1f6:	d019      	beq.n	800a22c <__ssvfiscanf_r+0x74>
 800a1f8:	6863      	ldr	r3, [r4, #4]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	dd0f      	ble.n	800a21e <__ssvfiscanf_r+0x66>
 800a1fe:	6823      	ldr	r3, [r4, #0]
 800a200:	781a      	ldrb	r2, [r3, #0]
 800a202:	5cba      	ldrb	r2, [r7, r2]
 800a204:	0712      	lsls	r2, r2, #28
 800a206:	d401      	bmi.n	800a20c <__ssvfiscanf_r+0x54>
 800a208:	462a      	mov	r2, r5
 800a20a:	e7e8      	b.n	800a1de <__ssvfiscanf_r+0x26>
 800a20c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a20e:	3201      	adds	r2, #1
 800a210:	9245      	str	r2, [sp, #276]	@ 0x114
 800a212:	6862      	ldr	r2, [r4, #4]
 800a214:	3301      	adds	r3, #1
 800a216:	3a01      	subs	r2, #1
 800a218:	6062      	str	r2, [r4, #4]
 800a21a:	6023      	str	r3, [r4, #0]
 800a21c:	e7ec      	b.n	800a1f8 <__ssvfiscanf_r+0x40>
 800a21e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a220:	4621      	mov	r1, r4
 800a222:	4630      	mov	r0, r6
 800a224:	4798      	blx	r3
 800a226:	2800      	cmp	r0, #0
 800a228:	d0e9      	beq.n	800a1fe <__ssvfiscanf_r+0x46>
 800a22a:	e7ed      	b.n	800a208 <__ssvfiscanf_r+0x50>
 800a22c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800a230:	f040 8085 	bne.w	800a33e <__ssvfiscanf_r+0x186>
 800a234:	9341      	str	r3, [sp, #260]	@ 0x104
 800a236:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a238:	7853      	ldrb	r3, [r2, #1]
 800a23a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a23c:	bf02      	ittt	eq
 800a23e:	2310      	moveq	r3, #16
 800a240:	1c95      	addeq	r5, r2, #2
 800a242:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a244:	220a      	movs	r2, #10
 800a246:	46aa      	mov	sl, r5
 800a248:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a24c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a250:	2b09      	cmp	r3, #9
 800a252:	d91e      	bls.n	800a292 <__ssvfiscanf_r+0xda>
 800a254:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800a470 <__ssvfiscanf_r+0x2b8>
 800a258:	2203      	movs	r2, #3
 800a25a:	4658      	mov	r0, fp
 800a25c:	f7f5 ffd0 	bl	8000200 <memchr>
 800a260:	b138      	cbz	r0, 800a272 <__ssvfiscanf_r+0xba>
 800a262:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a264:	eba0 000b 	sub.w	r0, r0, fp
 800a268:	2301      	movs	r3, #1
 800a26a:	4083      	lsls	r3, r0
 800a26c:	4313      	orrs	r3, r2
 800a26e:	9341      	str	r3, [sp, #260]	@ 0x104
 800a270:	4655      	mov	r5, sl
 800a272:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a276:	2b78      	cmp	r3, #120	@ 0x78
 800a278:	d806      	bhi.n	800a288 <__ssvfiscanf_r+0xd0>
 800a27a:	2b57      	cmp	r3, #87	@ 0x57
 800a27c:	d810      	bhi.n	800a2a0 <__ssvfiscanf_r+0xe8>
 800a27e:	2b25      	cmp	r3, #37	@ 0x25
 800a280:	d05d      	beq.n	800a33e <__ssvfiscanf_r+0x186>
 800a282:	d857      	bhi.n	800a334 <__ssvfiscanf_r+0x17c>
 800a284:	2b00      	cmp	r3, #0
 800a286:	d075      	beq.n	800a374 <__ssvfiscanf_r+0x1bc>
 800a288:	2303      	movs	r3, #3
 800a28a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a28c:	230a      	movs	r3, #10
 800a28e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a290:	e088      	b.n	800a3a4 <__ssvfiscanf_r+0x1ec>
 800a292:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a294:	fb02 1103 	mla	r1, r2, r3, r1
 800a298:	3930      	subs	r1, #48	@ 0x30
 800a29a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a29c:	4655      	mov	r5, sl
 800a29e:	e7d2      	b.n	800a246 <__ssvfiscanf_r+0x8e>
 800a2a0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a2a4:	2a20      	cmp	r2, #32
 800a2a6:	d8ef      	bhi.n	800a288 <__ssvfiscanf_r+0xd0>
 800a2a8:	a101      	add	r1, pc, #4	@ (adr r1, 800a2b0 <__ssvfiscanf_r+0xf8>)
 800a2aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a2ae:	bf00      	nop
 800a2b0:	0800a383 	.word	0x0800a383
 800a2b4:	0800a289 	.word	0x0800a289
 800a2b8:	0800a289 	.word	0x0800a289
 800a2bc:	0800a3dd 	.word	0x0800a3dd
 800a2c0:	0800a289 	.word	0x0800a289
 800a2c4:	0800a289 	.word	0x0800a289
 800a2c8:	0800a289 	.word	0x0800a289
 800a2cc:	0800a289 	.word	0x0800a289
 800a2d0:	0800a289 	.word	0x0800a289
 800a2d4:	0800a289 	.word	0x0800a289
 800a2d8:	0800a289 	.word	0x0800a289
 800a2dc:	0800a3f3 	.word	0x0800a3f3
 800a2e0:	0800a3d9 	.word	0x0800a3d9
 800a2e4:	0800a33b 	.word	0x0800a33b
 800a2e8:	0800a33b 	.word	0x0800a33b
 800a2ec:	0800a33b 	.word	0x0800a33b
 800a2f0:	0800a289 	.word	0x0800a289
 800a2f4:	0800a395 	.word	0x0800a395
 800a2f8:	0800a289 	.word	0x0800a289
 800a2fc:	0800a289 	.word	0x0800a289
 800a300:	0800a289 	.word	0x0800a289
 800a304:	0800a289 	.word	0x0800a289
 800a308:	0800a403 	.word	0x0800a403
 800a30c:	0800a39d 	.word	0x0800a39d
 800a310:	0800a37b 	.word	0x0800a37b
 800a314:	0800a289 	.word	0x0800a289
 800a318:	0800a289 	.word	0x0800a289
 800a31c:	0800a3ff 	.word	0x0800a3ff
 800a320:	0800a289 	.word	0x0800a289
 800a324:	0800a3d9 	.word	0x0800a3d9
 800a328:	0800a289 	.word	0x0800a289
 800a32c:	0800a289 	.word	0x0800a289
 800a330:	0800a383 	.word	0x0800a383
 800a334:	3b45      	subs	r3, #69	@ 0x45
 800a336:	2b02      	cmp	r3, #2
 800a338:	d8a6      	bhi.n	800a288 <__ssvfiscanf_r+0xd0>
 800a33a:	2305      	movs	r3, #5
 800a33c:	e031      	b.n	800a3a2 <__ssvfiscanf_r+0x1ea>
 800a33e:	6863      	ldr	r3, [r4, #4]
 800a340:	2b00      	cmp	r3, #0
 800a342:	dd0d      	ble.n	800a360 <__ssvfiscanf_r+0x1a8>
 800a344:	6823      	ldr	r3, [r4, #0]
 800a346:	781a      	ldrb	r2, [r3, #0]
 800a348:	454a      	cmp	r2, r9
 800a34a:	f040 80a6 	bne.w	800a49a <__ssvfiscanf_r+0x2e2>
 800a34e:	3301      	adds	r3, #1
 800a350:	6862      	ldr	r2, [r4, #4]
 800a352:	6023      	str	r3, [r4, #0]
 800a354:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a356:	3a01      	subs	r2, #1
 800a358:	3301      	adds	r3, #1
 800a35a:	6062      	str	r2, [r4, #4]
 800a35c:	9345      	str	r3, [sp, #276]	@ 0x114
 800a35e:	e753      	b.n	800a208 <__ssvfiscanf_r+0x50>
 800a360:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a362:	4621      	mov	r1, r4
 800a364:	4630      	mov	r0, r6
 800a366:	4798      	blx	r3
 800a368:	2800      	cmp	r0, #0
 800a36a:	d0eb      	beq.n	800a344 <__ssvfiscanf_r+0x18c>
 800a36c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a36e:	2800      	cmp	r0, #0
 800a370:	f040 808b 	bne.w	800a48a <__ssvfiscanf_r+0x2d2>
 800a374:	f04f 30ff 	mov.w	r0, #4294967295
 800a378:	e08b      	b.n	800a492 <__ssvfiscanf_r+0x2da>
 800a37a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a37c:	f042 0220 	orr.w	r2, r2, #32
 800a380:	9241      	str	r2, [sp, #260]	@ 0x104
 800a382:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a384:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a388:	9241      	str	r2, [sp, #260]	@ 0x104
 800a38a:	2210      	movs	r2, #16
 800a38c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a38e:	9242      	str	r2, [sp, #264]	@ 0x108
 800a390:	d902      	bls.n	800a398 <__ssvfiscanf_r+0x1e0>
 800a392:	e005      	b.n	800a3a0 <__ssvfiscanf_r+0x1e8>
 800a394:	2300      	movs	r3, #0
 800a396:	9342      	str	r3, [sp, #264]	@ 0x108
 800a398:	2303      	movs	r3, #3
 800a39a:	e002      	b.n	800a3a2 <__ssvfiscanf_r+0x1ea>
 800a39c:	2308      	movs	r3, #8
 800a39e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a3a0:	2304      	movs	r3, #4
 800a3a2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a3a4:	6863      	ldr	r3, [r4, #4]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	dd39      	ble.n	800a41e <__ssvfiscanf_r+0x266>
 800a3aa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a3ac:	0659      	lsls	r1, r3, #25
 800a3ae:	d404      	bmi.n	800a3ba <__ssvfiscanf_r+0x202>
 800a3b0:	6823      	ldr	r3, [r4, #0]
 800a3b2:	781a      	ldrb	r2, [r3, #0]
 800a3b4:	5cba      	ldrb	r2, [r7, r2]
 800a3b6:	0712      	lsls	r2, r2, #28
 800a3b8:	d438      	bmi.n	800a42c <__ssvfiscanf_r+0x274>
 800a3ba:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a3bc:	2b02      	cmp	r3, #2
 800a3be:	dc47      	bgt.n	800a450 <__ssvfiscanf_r+0x298>
 800a3c0:	466b      	mov	r3, sp
 800a3c2:	4622      	mov	r2, r4
 800a3c4:	a941      	add	r1, sp, #260	@ 0x104
 800a3c6:	4630      	mov	r0, r6
 800a3c8:	f000 f86c 	bl	800a4a4 <_scanf_chars>
 800a3cc:	2801      	cmp	r0, #1
 800a3ce:	d064      	beq.n	800a49a <__ssvfiscanf_r+0x2e2>
 800a3d0:	2802      	cmp	r0, #2
 800a3d2:	f47f af19 	bne.w	800a208 <__ssvfiscanf_r+0x50>
 800a3d6:	e7c9      	b.n	800a36c <__ssvfiscanf_r+0x1b4>
 800a3d8:	220a      	movs	r2, #10
 800a3da:	e7d7      	b.n	800a38c <__ssvfiscanf_r+0x1d4>
 800a3dc:	4629      	mov	r1, r5
 800a3de:	4640      	mov	r0, r8
 800a3e0:	f000 fa5a 	bl	800a898 <__sccl>
 800a3e4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a3e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3ea:	9341      	str	r3, [sp, #260]	@ 0x104
 800a3ec:	4605      	mov	r5, r0
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	e7d7      	b.n	800a3a2 <__ssvfiscanf_r+0x1ea>
 800a3f2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a3f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3f8:	9341      	str	r3, [sp, #260]	@ 0x104
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	e7d1      	b.n	800a3a2 <__ssvfiscanf_r+0x1ea>
 800a3fe:	2302      	movs	r3, #2
 800a400:	e7cf      	b.n	800a3a2 <__ssvfiscanf_r+0x1ea>
 800a402:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a404:	06c3      	lsls	r3, r0, #27
 800a406:	f53f aeff 	bmi.w	800a208 <__ssvfiscanf_r+0x50>
 800a40a:	9b00      	ldr	r3, [sp, #0]
 800a40c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a40e:	1d19      	adds	r1, r3, #4
 800a410:	9100      	str	r1, [sp, #0]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	07c0      	lsls	r0, r0, #31
 800a416:	bf4c      	ite	mi
 800a418:	801a      	strhmi	r2, [r3, #0]
 800a41a:	601a      	strpl	r2, [r3, #0]
 800a41c:	e6f4      	b.n	800a208 <__ssvfiscanf_r+0x50>
 800a41e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a420:	4621      	mov	r1, r4
 800a422:	4630      	mov	r0, r6
 800a424:	4798      	blx	r3
 800a426:	2800      	cmp	r0, #0
 800a428:	d0bf      	beq.n	800a3aa <__ssvfiscanf_r+0x1f2>
 800a42a:	e79f      	b.n	800a36c <__ssvfiscanf_r+0x1b4>
 800a42c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a42e:	3201      	adds	r2, #1
 800a430:	9245      	str	r2, [sp, #276]	@ 0x114
 800a432:	6862      	ldr	r2, [r4, #4]
 800a434:	3a01      	subs	r2, #1
 800a436:	2a00      	cmp	r2, #0
 800a438:	6062      	str	r2, [r4, #4]
 800a43a:	dd02      	ble.n	800a442 <__ssvfiscanf_r+0x28a>
 800a43c:	3301      	adds	r3, #1
 800a43e:	6023      	str	r3, [r4, #0]
 800a440:	e7b6      	b.n	800a3b0 <__ssvfiscanf_r+0x1f8>
 800a442:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a444:	4621      	mov	r1, r4
 800a446:	4630      	mov	r0, r6
 800a448:	4798      	blx	r3
 800a44a:	2800      	cmp	r0, #0
 800a44c:	d0b0      	beq.n	800a3b0 <__ssvfiscanf_r+0x1f8>
 800a44e:	e78d      	b.n	800a36c <__ssvfiscanf_r+0x1b4>
 800a450:	2b04      	cmp	r3, #4
 800a452:	dc0f      	bgt.n	800a474 <__ssvfiscanf_r+0x2bc>
 800a454:	466b      	mov	r3, sp
 800a456:	4622      	mov	r2, r4
 800a458:	a941      	add	r1, sp, #260	@ 0x104
 800a45a:	4630      	mov	r0, r6
 800a45c:	f000 f87c 	bl	800a558 <_scanf_i>
 800a460:	e7b4      	b.n	800a3cc <__ssvfiscanf_r+0x214>
 800a462:	bf00      	nop
 800a464:	0800a105 	.word	0x0800a105
 800a468:	0800a17f 	.word	0x0800a17f
 800a46c:	0800bda9 	.word	0x0800bda9
 800a470:	0800bb8d 	.word	0x0800bb8d
 800a474:	4b0a      	ldr	r3, [pc, #40]	@ (800a4a0 <__ssvfiscanf_r+0x2e8>)
 800a476:	2b00      	cmp	r3, #0
 800a478:	f43f aec6 	beq.w	800a208 <__ssvfiscanf_r+0x50>
 800a47c:	466b      	mov	r3, sp
 800a47e:	4622      	mov	r2, r4
 800a480:	a941      	add	r1, sp, #260	@ 0x104
 800a482:	4630      	mov	r0, r6
 800a484:	f7fc fe2a 	bl	80070dc <_scanf_float>
 800a488:	e7a0      	b.n	800a3cc <__ssvfiscanf_r+0x214>
 800a48a:	89a3      	ldrh	r3, [r4, #12]
 800a48c:	065b      	lsls	r3, r3, #25
 800a48e:	f53f af71 	bmi.w	800a374 <__ssvfiscanf_r+0x1bc>
 800a492:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800a496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a49a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a49c:	e7f9      	b.n	800a492 <__ssvfiscanf_r+0x2da>
 800a49e:	bf00      	nop
 800a4a0:	080070dd 	.word	0x080070dd

0800a4a4 <_scanf_chars>:
 800a4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4a8:	4615      	mov	r5, r2
 800a4aa:	688a      	ldr	r2, [r1, #8]
 800a4ac:	4680      	mov	r8, r0
 800a4ae:	460c      	mov	r4, r1
 800a4b0:	b932      	cbnz	r2, 800a4c0 <_scanf_chars+0x1c>
 800a4b2:	698a      	ldr	r2, [r1, #24]
 800a4b4:	2a00      	cmp	r2, #0
 800a4b6:	bf14      	ite	ne
 800a4b8:	f04f 32ff 	movne.w	r2, #4294967295
 800a4bc:	2201      	moveq	r2, #1
 800a4be:	608a      	str	r2, [r1, #8]
 800a4c0:	6822      	ldr	r2, [r4, #0]
 800a4c2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800a554 <_scanf_chars+0xb0>
 800a4c6:	06d1      	lsls	r1, r2, #27
 800a4c8:	bf5f      	itttt	pl
 800a4ca:	681a      	ldrpl	r2, [r3, #0]
 800a4cc:	1d11      	addpl	r1, r2, #4
 800a4ce:	6019      	strpl	r1, [r3, #0]
 800a4d0:	6816      	ldrpl	r6, [r2, #0]
 800a4d2:	2700      	movs	r7, #0
 800a4d4:	69a0      	ldr	r0, [r4, #24]
 800a4d6:	b188      	cbz	r0, 800a4fc <_scanf_chars+0x58>
 800a4d8:	2801      	cmp	r0, #1
 800a4da:	d107      	bne.n	800a4ec <_scanf_chars+0x48>
 800a4dc:	682b      	ldr	r3, [r5, #0]
 800a4de:	781a      	ldrb	r2, [r3, #0]
 800a4e0:	6963      	ldr	r3, [r4, #20]
 800a4e2:	5c9b      	ldrb	r3, [r3, r2]
 800a4e4:	b953      	cbnz	r3, 800a4fc <_scanf_chars+0x58>
 800a4e6:	2f00      	cmp	r7, #0
 800a4e8:	d031      	beq.n	800a54e <_scanf_chars+0xaa>
 800a4ea:	e022      	b.n	800a532 <_scanf_chars+0x8e>
 800a4ec:	2802      	cmp	r0, #2
 800a4ee:	d120      	bne.n	800a532 <_scanf_chars+0x8e>
 800a4f0:	682b      	ldr	r3, [r5, #0]
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a4f8:	071b      	lsls	r3, r3, #28
 800a4fa:	d41a      	bmi.n	800a532 <_scanf_chars+0x8e>
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	06da      	lsls	r2, r3, #27
 800a500:	bf5e      	ittt	pl
 800a502:	682b      	ldrpl	r3, [r5, #0]
 800a504:	781b      	ldrbpl	r3, [r3, #0]
 800a506:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a50a:	682a      	ldr	r2, [r5, #0]
 800a50c:	686b      	ldr	r3, [r5, #4]
 800a50e:	3201      	adds	r2, #1
 800a510:	602a      	str	r2, [r5, #0]
 800a512:	68a2      	ldr	r2, [r4, #8]
 800a514:	3b01      	subs	r3, #1
 800a516:	3a01      	subs	r2, #1
 800a518:	606b      	str	r3, [r5, #4]
 800a51a:	3701      	adds	r7, #1
 800a51c:	60a2      	str	r2, [r4, #8]
 800a51e:	b142      	cbz	r2, 800a532 <_scanf_chars+0x8e>
 800a520:	2b00      	cmp	r3, #0
 800a522:	dcd7      	bgt.n	800a4d4 <_scanf_chars+0x30>
 800a524:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a528:	4629      	mov	r1, r5
 800a52a:	4640      	mov	r0, r8
 800a52c:	4798      	blx	r3
 800a52e:	2800      	cmp	r0, #0
 800a530:	d0d0      	beq.n	800a4d4 <_scanf_chars+0x30>
 800a532:	6823      	ldr	r3, [r4, #0]
 800a534:	f013 0310 	ands.w	r3, r3, #16
 800a538:	d105      	bne.n	800a546 <_scanf_chars+0xa2>
 800a53a:	68e2      	ldr	r2, [r4, #12]
 800a53c:	3201      	adds	r2, #1
 800a53e:	60e2      	str	r2, [r4, #12]
 800a540:	69a2      	ldr	r2, [r4, #24]
 800a542:	b102      	cbz	r2, 800a546 <_scanf_chars+0xa2>
 800a544:	7033      	strb	r3, [r6, #0]
 800a546:	6923      	ldr	r3, [r4, #16]
 800a548:	443b      	add	r3, r7
 800a54a:	6123      	str	r3, [r4, #16]
 800a54c:	2000      	movs	r0, #0
 800a54e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a552:	bf00      	nop
 800a554:	0800bda9 	.word	0x0800bda9

0800a558 <_scanf_i>:
 800a558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a55c:	4698      	mov	r8, r3
 800a55e:	4b74      	ldr	r3, [pc, #464]	@ (800a730 <_scanf_i+0x1d8>)
 800a560:	460c      	mov	r4, r1
 800a562:	4682      	mov	sl, r0
 800a564:	4616      	mov	r6, r2
 800a566:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a56a:	b087      	sub	sp, #28
 800a56c:	ab03      	add	r3, sp, #12
 800a56e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a572:	4b70      	ldr	r3, [pc, #448]	@ (800a734 <_scanf_i+0x1dc>)
 800a574:	69a1      	ldr	r1, [r4, #24]
 800a576:	4a70      	ldr	r2, [pc, #448]	@ (800a738 <_scanf_i+0x1e0>)
 800a578:	2903      	cmp	r1, #3
 800a57a:	bf08      	it	eq
 800a57c:	461a      	moveq	r2, r3
 800a57e:	68a3      	ldr	r3, [r4, #8]
 800a580:	9201      	str	r2, [sp, #4]
 800a582:	1e5a      	subs	r2, r3, #1
 800a584:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a588:	bf88      	it	hi
 800a58a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a58e:	4627      	mov	r7, r4
 800a590:	bf82      	ittt	hi
 800a592:	eb03 0905 	addhi.w	r9, r3, r5
 800a596:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a59a:	60a3      	strhi	r3, [r4, #8]
 800a59c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a5a0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800a5a4:	bf98      	it	ls
 800a5a6:	f04f 0900 	movls.w	r9, #0
 800a5aa:	6023      	str	r3, [r4, #0]
 800a5ac:	463d      	mov	r5, r7
 800a5ae:	f04f 0b00 	mov.w	fp, #0
 800a5b2:	6831      	ldr	r1, [r6, #0]
 800a5b4:	ab03      	add	r3, sp, #12
 800a5b6:	7809      	ldrb	r1, [r1, #0]
 800a5b8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a5bc:	2202      	movs	r2, #2
 800a5be:	f7f5 fe1f 	bl	8000200 <memchr>
 800a5c2:	b328      	cbz	r0, 800a610 <_scanf_i+0xb8>
 800a5c4:	f1bb 0f01 	cmp.w	fp, #1
 800a5c8:	d159      	bne.n	800a67e <_scanf_i+0x126>
 800a5ca:	6862      	ldr	r2, [r4, #4]
 800a5cc:	b92a      	cbnz	r2, 800a5da <_scanf_i+0x82>
 800a5ce:	6822      	ldr	r2, [r4, #0]
 800a5d0:	2108      	movs	r1, #8
 800a5d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a5d6:	6061      	str	r1, [r4, #4]
 800a5d8:	6022      	str	r2, [r4, #0]
 800a5da:	6822      	ldr	r2, [r4, #0]
 800a5dc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800a5e0:	6022      	str	r2, [r4, #0]
 800a5e2:	68a2      	ldr	r2, [r4, #8]
 800a5e4:	1e51      	subs	r1, r2, #1
 800a5e6:	60a1      	str	r1, [r4, #8]
 800a5e8:	b192      	cbz	r2, 800a610 <_scanf_i+0xb8>
 800a5ea:	6832      	ldr	r2, [r6, #0]
 800a5ec:	1c51      	adds	r1, r2, #1
 800a5ee:	6031      	str	r1, [r6, #0]
 800a5f0:	7812      	ldrb	r2, [r2, #0]
 800a5f2:	f805 2b01 	strb.w	r2, [r5], #1
 800a5f6:	6872      	ldr	r2, [r6, #4]
 800a5f8:	3a01      	subs	r2, #1
 800a5fa:	2a00      	cmp	r2, #0
 800a5fc:	6072      	str	r2, [r6, #4]
 800a5fe:	dc07      	bgt.n	800a610 <_scanf_i+0xb8>
 800a600:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800a604:	4631      	mov	r1, r6
 800a606:	4650      	mov	r0, sl
 800a608:	4790      	blx	r2
 800a60a:	2800      	cmp	r0, #0
 800a60c:	f040 8085 	bne.w	800a71a <_scanf_i+0x1c2>
 800a610:	f10b 0b01 	add.w	fp, fp, #1
 800a614:	f1bb 0f03 	cmp.w	fp, #3
 800a618:	d1cb      	bne.n	800a5b2 <_scanf_i+0x5a>
 800a61a:	6863      	ldr	r3, [r4, #4]
 800a61c:	b90b      	cbnz	r3, 800a622 <_scanf_i+0xca>
 800a61e:	230a      	movs	r3, #10
 800a620:	6063      	str	r3, [r4, #4]
 800a622:	6863      	ldr	r3, [r4, #4]
 800a624:	4945      	ldr	r1, [pc, #276]	@ (800a73c <_scanf_i+0x1e4>)
 800a626:	6960      	ldr	r0, [r4, #20]
 800a628:	1ac9      	subs	r1, r1, r3
 800a62a:	f000 f935 	bl	800a898 <__sccl>
 800a62e:	f04f 0b00 	mov.w	fp, #0
 800a632:	68a3      	ldr	r3, [r4, #8]
 800a634:	6822      	ldr	r2, [r4, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d03d      	beq.n	800a6b6 <_scanf_i+0x15e>
 800a63a:	6831      	ldr	r1, [r6, #0]
 800a63c:	6960      	ldr	r0, [r4, #20]
 800a63e:	f891 c000 	ldrb.w	ip, [r1]
 800a642:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a646:	2800      	cmp	r0, #0
 800a648:	d035      	beq.n	800a6b6 <_scanf_i+0x15e>
 800a64a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800a64e:	d124      	bne.n	800a69a <_scanf_i+0x142>
 800a650:	0510      	lsls	r0, r2, #20
 800a652:	d522      	bpl.n	800a69a <_scanf_i+0x142>
 800a654:	f10b 0b01 	add.w	fp, fp, #1
 800a658:	f1b9 0f00 	cmp.w	r9, #0
 800a65c:	d003      	beq.n	800a666 <_scanf_i+0x10e>
 800a65e:	3301      	adds	r3, #1
 800a660:	f109 39ff 	add.w	r9, r9, #4294967295
 800a664:	60a3      	str	r3, [r4, #8]
 800a666:	6873      	ldr	r3, [r6, #4]
 800a668:	3b01      	subs	r3, #1
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	6073      	str	r3, [r6, #4]
 800a66e:	dd1b      	ble.n	800a6a8 <_scanf_i+0x150>
 800a670:	6833      	ldr	r3, [r6, #0]
 800a672:	3301      	adds	r3, #1
 800a674:	6033      	str	r3, [r6, #0]
 800a676:	68a3      	ldr	r3, [r4, #8]
 800a678:	3b01      	subs	r3, #1
 800a67a:	60a3      	str	r3, [r4, #8]
 800a67c:	e7d9      	b.n	800a632 <_scanf_i+0xda>
 800a67e:	f1bb 0f02 	cmp.w	fp, #2
 800a682:	d1ae      	bne.n	800a5e2 <_scanf_i+0x8a>
 800a684:	6822      	ldr	r2, [r4, #0]
 800a686:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800a68a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a68e:	d1c4      	bne.n	800a61a <_scanf_i+0xc2>
 800a690:	2110      	movs	r1, #16
 800a692:	6061      	str	r1, [r4, #4]
 800a694:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a698:	e7a2      	b.n	800a5e0 <_scanf_i+0x88>
 800a69a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800a69e:	6022      	str	r2, [r4, #0]
 800a6a0:	780b      	ldrb	r3, [r1, #0]
 800a6a2:	f805 3b01 	strb.w	r3, [r5], #1
 800a6a6:	e7de      	b.n	800a666 <_scanf_i+0x10e>
 800a6a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a6ac:	4631      	mov	r1, r6
 800a6ae:	4650      	mov	r0, sl
 800a6b0:	4798      	blx	r3
 800a6b2:	2800      	cmp	r0, #0
 800a6b4:	d0df      	beq.n	800a676 <_scanf_i+0x11e>
 800a6b6:	6823      	ldr	r3, [r4, #0]
 800a6b8:	05d9      	lsls	r1, r3, #23
 800a6ba:	d50d      	bpl.n	800a6d8 <_scanf_i+0x180>
 800a6bc:	42bd      	cmp	r5, r7
 800a6be:	d909      	bls.n	800a6d4 <_scanf_i+0x17c>
 800a6c0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a6c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6c8:	4632      	mov	r2, r6
 800a6ca:	4650      	mov	r0, sl
 800a6cc:	4798      	blx	r3
 800a6ce:	f105 39ff 	add.w	r9, r5, #4294967295
 800a6d2:	464d      	mov	r5, r9
 800a6d4:	42bd      	cmp	r5, r7
 800a6d6:	d028      	beq.n	800a72a <_scanf_i+0x1d2>
 800a6d8:	6822      	ldr	r2, [r4, #0]
 800a6da:	f012 0210 	ands.w	r2, r2, #16
 800a6de:	d113      	bne.n	800a708 <_scanf_i+0x1b0>
 800a6e0:	702a      	strb	r2, [r5, #0]
 800a6e2:	6863      	ldr	r3, [r4, #4]
 800a6e4:	9e01      	ldr	r6, [sp, #4]
 800a6e6:	4639      	mov	r1, r7
 800a6e8:	4650      	mov	r0, sl
 800a6ea:	47b0      	blx	r6
 800a6ec:	f8d8 3000 	ldr.w	r3, [r8]
 800a6f0:	6821      	ldr	r1, [r4, #0]
 800a6f2:	1d1a      	adds	r2, r3, #4
 800a6f4:	f8c8 2000 	str.w	r2, [r8]
 800a6f8:	f011 0f20 	tst.w	r1, #32
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	d00f      	beq.n	800a720 <_scanf_i+0x1c8>
 800a700:	6018      	str	r0, [r3, #0]
 800a702:	68e3      	ldr	r3, [r4, #12]
 800a704:	3301      	adds	r3, #1
 800a706:	60e3      	str	r3, [r4, #12]
 800a708:	6923      	ldr	r3, [r4, #16]
 800a70a:	1bed      	subs	r5, r5, r7
 800a70c:	445d      	add	r5, fp
 800a70e:	442b      	add	r3, r5
 800a710:	6123      	str	r3, [r4, #16]
 800a712:	2000      	movs	r0, #0
 800a714:	b007      	add	sp, #28
 800a716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a71a:	f04f 0b00 	mov.w	fp, #0
 800a71e:	e7ca      	b.n	800a6b6 <_scanf_i+0x15e>
 800a720:	07ca      	lsls	r2, r1, #31
 800a722:	bf4c      	ite	mi
 800a724:	8018      	strhmi	r0, [r3, #0]
 800a726:	6018      	strpl	r0, [r3, #0]
 800a728:	e7eb      	b.n	800a702 <_scanf_i+0x1aa>
 800a72a:	2001      	movs	r0, #1
 800a72c:	e7f2      	b.n	800a714 <_scanf_i+0x1bc>
 800a72e:	bf00      	nop
 800a730:	0800b9b0 	.word	0x0800b9b0
 800a734:	08009e51 	.word	0x08009e51
 800a738:	0800b23d 	.word	0x0800b23d
 800a73c:	0800bba8 	.word	0x0800bba8

0800a740 <__sflush_r>:
 800a740:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a748:	0716      	lsls	r6, r2, #28
 800a74a:	4605      	mov	r5, r0
 800a74c:	460c      	mov	r4, r1
 800a74e:	d454      	bmi.n	800a7fa <__sflush_r+0xba>
 800a750:	684b      	ldr	r3, [r1, #4]
 800a752:	2b00      	cmp	r3, #0
 800a754:	dc02      	bgt.n	800a75c <__sflush_r+0x1c>
 800a756:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a758:	2b00      	cmp	r3, #0
 800a75a:	dd48      	ble.n	800a7ee <__sflush_r+0xae>
 800a75c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a75e:	2e00      	cmp	r6, #0
 800a760:	d045      	beq.n	800a7ee <__sflush_r+0xae>
 800a762:	2300      	movs	r3, #0
 800a764:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a768:	682f      	ldr	r7, [r5, #0]
 800a76a:	6a21      	ldr	r1, [r4, #32]
 800a76c:	602b      	str	r3, [r5, #0]
 800a76e:	d030      	beq.n	800a7d2 <__sflush_r+0x92>
 800a770:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a772:	89a3      	ldrh	r3, [r4, #12]
 800a774:	0759      	lsls	r1, r3, #29
 800a776:	d505      	bpl.n	800a784 <__sflush_r+0x44>
 800a778:	6863      	ldr	r3, [r4, #4]
 800a77a:	1ad2      	subs	r2, r2, r3
 800a77c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a77e:	b10b      	cbz	r3, 800a784 <__sflush_r+0x44>
 800a780:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a782:	1ad2      	subs	r2, r2, r3
 800a784:	2300      	movs	r3, #0
 800a786:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a788:	6a21      	ldr	r1, [r4, #32]
 800a78a:	4628      	mov	r0, r5
 800a78c:	47b0      	blx	r6
 800a78e:	1c43      	adds	r3, r0, #1
 800a790:	89a3      	ldrh	r3, [r4, #12]
 800a792:	d106      	bne.n	800a7a2 <__sflush_r+0x62>
 800a794:	6829      	ldr	r1, [r5, #0]
 800a796:	291d      	cmp	r1, #29
 800a798:	d82b      	bhi.n	800a7f2 <__sflush_r+0xb2>
 800a79a:	4a2a      	ldr	r2, [pc, #168]	@ (800a844 <__sflush_r+0x104>)
 800a79c:	40ca      	lsrs	r2, r1
 800a79e:	07d6      	lsls	r6, r2, #31
 800a7a0:	d527      	bpl.n	800a7f2 <__sflush_r+0xb2>
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	6062      	str	r2, [r4, #4]
 800a7a6:	04d9      	lsls	r1, r3, #19
 800a7a8:	6922      	ldr	r2, [r4, #16]
 800a7aa:	6022      	str	r2, [r4, #0]
 800a7ac:	d504      	bpl.n	800a7b8 <__sflush_r+0x78>
 800a7ae:	1c42      	adds	r2, r0, #1
 800a7b0:	d101      	bne.n	800a7b6 <__sflush_r+0x76>
 800a7b2:	682b      	ldr	r3, [r5, #0]
 800a7b4:	b903      	cbnz	r3, 800a7b8 <__sflush_r+0x78>
 800a7b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a7b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7ba:	602f      	str	r7, [r5, #0]
 800a7bc:	b1b9      	cbz	r1, 800a7ee <__sflush_r+0xae>
 800a7be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7c2:	4299      	cmp	r1, r3
 800a7c4:	d002      	beq.n	800a7cc <__sflush_r+0x8c>
 800a7c6:	4628      	mov	r0, r5
 800a7c8:	f7fd ff16 	bl	80085f8 <_free_r>
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7d0:	e00d      	b.n	800a7ee <__sflush_r+0xae>
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	4628      	mov	r0, r5
 800a7d6:	47b0      	blx	r6
 800a7d8:	4602      	mov	r2, r0
 800a7da:	1c50      	adds	r0, r2, #1
 800a7dc:	d1c9      	bne.n	800a772 <__sflush_r+0x32>
 800a7de:	682b      	ldr	r3, [r5, #0]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d0c6      	beq.n	800a772 <__sflush_r+0x32>
 800a7e4:	2b1d      	cmp	r3, #29
 800a7e6:	d001      	beq.n	800a7ec <__sflush_r+0xac>
 800a7e8:	2b16      	cmp	r3, #22
 800a7ea:	d11e      	bne.n	800a82a <__sflush_r+0xea>
 800a7ec:	602f      	str	r7, [r5, #0]
 800a7ee:	2000      	movs	r0, #0
 800a7f0:	e022      	b.n	800a838 <__sflush_r+0xf8>
 800a7f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7f6:	b21b      	sxth	r3, r3
 800a7f8:	e01b      	b.n	800a832 <__sflush_r+0xf2>
 800a7fa:	690f      	ldr	r7, [r1, #16]
 800a7fc:	2f00      	cmp	r7, #0
 800a7fe:	d0f6      	beq.n	800a7ee <__sflush_r+0xae>
 800a800:	0793      	lsls	r3, r2, #30
 800a802:	680e      	ldr	r6, [r1, #0]
 800a804:	bf08      	it	eq
 800a806:	694b      	ldreq	r3, [r1, #20]
 800a808:	600f      	str	r7, [r1, #0]
 800a80a:	bf18      	it	ne
 800a80c:	2300      	movne	r3, #0
 800a80e:	eba6 0807 	sub.w	r8, r6, r7
 800a812:	608b      	str	r3, [r1, #8]
 800a814:	f1b8 0f00 	cmp.w	r8, #0
 800a818:	dde9      	ble.n	800a7ee <__sflush_r+0xae>
 800a81a:	6a21      	ldr	r1, [r4, #32]
 800a81c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a81e:	4643      	mov	r3, r8
 800a820:	463a      	mov	r2, r7
 800a822:	4628      	mov	r0, r5
 800a824:	47b0      	blx	r6
 800a826:	2800      	cmp	r0, #0
 800a828:	dc08      	bgt.n	800a83c <__sflush_r+0xfc>
 800a82a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a82e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a832:	81a3      	strh	r3, [r4, #12]
 800a834:	f04f 30ff 	mov.w	r0, #4294967295
 800a838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a83c:	4407      	add	r7, r0
 800a83e:	eba8 0800 	sub.w	r8, r8, r0
 800a842:	e7e7      	b.n	800a814 <__sflush_r+0xd4>
 800a844:	20400001 	.word	0x20400001

0800a848 <_fflush_r>:
 800a848:	b538      	push	{r3, r4, r5, lr}
 800a84a:	690b      	ldr	r3, [r1, #16]
 800a84c:	4605      	mov	r5, r0
 800a84e:	460c      	mov	r4, r1
 800a850:	b913      	cbnz	r3, 800a858 <_fflush_r+0x10>
 800a852:	2500      	movs	r5, #0
 800a854:	4628      	mov	r0, r5
 800a856:	bd38      	pop	{r3, r4, r5, pc}
 800a858:	b118      	cbz	r0, 800a862 <_fflush_r+0x1a>
 800a85a:	6a03      	ldr	r3, [r0, #32]
 800a85c:	b90b      	cbnz	r3, 800a862 <_fflush_r+0x1a>
 800a85e:	f7fc fed7 	bl	8007610 <__sinit>
 800a862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d0f3      	beq.n	800a852 <_fflush_r+0xa>
 800a86a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a86c:	07d0      	lsls	r0, r2, #31
 800a86e:	d404      	bmi.n	800a87a <_fflush_r+0x32>
 800a870:	0599      	lsls	r1, r3, #22
 800a872:	d402      	bmi.n	800a87a <_fflush_r+0x32>
 800a874:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a876:	f7fd f84e 	bl	8007916 <__retarget_lock_acquire_recursive>
 800a87a:	4628      	mov	r0, r5
 800a87c:	4621      	mov	r1, r4
 800a87e:	f7ff ff5f 	bl	800a740 <__sflush_r>
 800a882:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a884:	07da      	lsls	r2, r3, #31
 800a886:	4605      	mov	r5, r0
 800a888:	d4e4      	bmi.n	800a854 <_fflush_r+0xc>
 800a88a:	89a3      	ldrh	r3, [r4, #12]
 800a88c:	059b      	lsls	r3, r3, #22
 800a88e:	d4e1      	bmi.n	800a854 <_fflush_r+0xc>
 800a890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a892:	f7fd f841 	bl	8007918 <__retarget_lock_release_recursive>
 800a896:	e7dd      	b.n	800a854 <_fflush_r+0xc>

0800a898 <__sccl>:
 800a898:	b570      	push	{r4, r5, r6, lr}
 800a89a:	780b      	ldrb	r3, [r1, #0]
 800a89c:	4604      	mov	r4, r0
 800a89e:	2b5e      	cmp	r3, #94	@ 0x5e
 800a8a0:	bf0b      	itete	eq
 800a8a2:	784b      	ldrbeq	r3, [r1, #1]
 800a8a4:	1c4a      	addne	r2, r1, #1
 800a8a6:	1c8a      	addeq	r2, r1, #2
 800a8a8:	2100      	movne	r1, #0
 800a8aa:	bf08      	it	eq
 800a8ac:	2101      	moveq	r1, #1
 800a8ae:	3801      	subs	r0, #1
 800a8b0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800a8b4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a8b8:	42a8      	cmp	r0, r5
 800a8ba:	d1fb      	bne.n	800a8b4 <__sccl+0x1c>
 800a8bc:	b90b      	cbnz	r3, 800a8c2 <__sccl+0x2a>
 800a8be:	1e50      	subs	r0, r2, #1
 800a8c0:	bd70      	pop	{r4, r5, r6, pc}
 800a8c2:	f081 0101 	eor.w	r1, r1, #1
 800a8c6:	54e1      	strb	r1, [r4, r3]
 800a8c8:	4610      	mov	r0, r2
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a8d0:	2d2d      	cmp	r5, #45	@ 0x2d
 800a8d2:	d005      	beq.n	800a8e0 <__sccl+0x48>
 800a8d4:	2d5d      	cmp	r5, #93	@ 0x5d
 800a8d6:	d016      	beq.n	800a906 <__sccl+0x6e>
 800a8d8:	2d00      	cmp	r5, #0
 800a8da:	d0f1      	beq.n	800a8c0 <__sccl+0x28>
 800a8dc:	462b      	mov	r3, r5
 800a8de:	e7f2      	b.n	800a8c6 <__sccl+0x2e>
 800a8e0:	7846      	ldrb	r6, [r0, #1]
 800a8e2:	2e5d      	cmp	r6, #93	@ 0x5d
 800a8e4:	d0fa      	beq.n	800a8dc <__sccl+0x44>
 800a8e6:	42b3      	cmp	r3, r6
 800a8e8:	dcf8      	bgt.n	800a8dc <__sccl+0x44>
 800a8ea:	3002      	adds	r0, #2
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	3201      	adds	r2, #1
 800a8f0:	4296      	cmp	r6, r2
 800a8f2:	54a1      	strb	r1, [r4, r2]
 800a8f4:	dcfb      	bgt.n	800a8ee <__sccl+0x56>
 800a8f6:	1af2      	subs	r2, r6, r3
 800a8f8:	3a01      	subs	r2, #1
 800a8fa:	1c5d      	adds	r5, r3, #1
 800a8fc:	42b3      	cmp	r3, r6
 800a8fe:	bfa8      	it	ge
 800a900:	2200      	movge	r2, #0
 800a902:	18ab      	adds	r3, r5, r2
 800a904:	e7e1      	b.n	800a8ca <__sccl+0x32>
 800a906:	4610      	mov	r0, r2
 800a908:	e7da      	b.n	800a8c0 <__sccl+0x28>

0800a90a <__submore>:
 800a90a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a90e:	460c      	mov	r4, r1
 800a910:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a912:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a916:	4299      	cmp	r1, r3
 800a918:	d11d      	bne.n	800a956 <__submore+0x4c>
 800a91a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a91e:	f7fd fedf 	bl	80086e0 <_malloc_r>
 800a922:	b918      	cbnz	r0, 800a92c <__submore+0x22>
 800a924:	f04f 30ff 	mov.w	r0, #4294967295
 800a928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a92c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a930:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a932:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800a936:	6360      	str	r0, [r4, #52]	@ 0x34
 800a938:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800a93c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a940:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800a944:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a948:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800a94c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800a950:	6020      	str	r0, [r4, #0]
 800a952:	2000      	movs	r0, #0
 800a954:	e7e8      	b.n	800a928 <__submore+0x1e>
 800a956:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800a958:	0077      	lsls	r7, r6, #1
 800a95a:	463a      	mov	r2, r7
 800a95c:	f000 fbd1 	bl	800b102 <_realloc_r>
 800a960:	4605      	mov	r5, r0
 800a962:	2800      	cmp	r0, #0
 800a964:	d0de      	beq.n	800a924 <__submore+0x1a>
 800a966:	eb00 0806 	add.w	r8, r0, r6
 800a96a:	4601      	mov	r1, r0
 800a96c:	4632      	mov	r2, r6
 800a96e:	4640      	mov	r0, r8
 800a970:	f7fc ffd3 	bl	800791a <memcpy>
 800a974:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800a978:	f8c4 8000 	str.w	r8, [r4]
 800a97c:	e7e9      	b.n	800a952 <__submore+0x48>

0800a97e <memmove>:
 800a97e:	4288      	cmp	r0, r1
 800a980:	b510      	push	{r4, lr}
 800a982:	eb01 0402 	add.w	r4, r1, r2
 800a986:	d902      	bls.n	800a98e <memmove+0x10>
 800a988:	4284      	cmp	r4, r0
 800a98a:	4623      	mov	r3, r4
 800a98c:	d807      	bhi.n	800a99e <memmove+0x20>
 800a98e:	1e43      	subs	r3, r0, #1
 800a990:	42a1      	cmp	r1, r4
 800a992:	d008      	beq.n	800a9a6 <memmove+0x28>
 800a994:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a998:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a99c:	e7f8      	b.n	800a990 <memmove+0x12>
 800a99e:	4402      	add	r2, r0
 800a9a0:	4601      	mov	r1, r0
 800a9a2:	428a      	cmp	r2, r1
 800a9a4:	d100      	bne.n	800a9a8 <memmove+0x2a>
 800a9a6:	bd10      	pop	{r4, pc}
 800a9a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a9ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a9b0:	e7f7      	b.n	800a9a2 <memmove+0x24>

0800a9b2 <strncmp>:
 800a9b2:	b510      	push	{r4, lr}
 800a9b4:	b16a      	cbz	r2, 800a9d2 <strncmp+0x20>
 800a9b6:	3901      	subs	r1, #1
 800a9b8:	1884      	adds	r4, r0, r2
 800a9ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9be:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d103      	bne.n	800a9ce <strncmp+0x1c>
 800a9c6:	42a0      	cmp	r0, r4
 800a9c8:	d001      	beq.n	800a9ce <strncmp+0x1c>
 800a9ca:	2a00      	cmp	r2, #0
 800a9cc:	d1f5      	bne.n	800a9ba <strncmp+0x8>
 800a9ce:	1ad0      	subs	r0, r2, r3
 800a9d0:	bd10      	pop	{r4, pc}
 800a9d2:	4610      	mov	r0, r2
 800a9d4:	e7fc      	b.n	800a9d0 <strncmp+0x1e>
	...

0800a9d8 <_sbrk_r>:
 800a9d8:	b538      	push	{r3, r4, r5, lr}
 800a9da:	4d06      	ldr	r5, [pc, #24]	@ (800a9f4 <_sbrk_r+0x1c>)
 800a9dc:	2300      	movs	r3, #0
 800a9de:	4604      	mov	r4, r0
 800a9e0:	4608      	mov	r0, r1
 800a9e2:	602b      	str	r3, [r5, #0]
 800a9e4:	f7f7 fe7a 	bl	80026dc <_sbrk>
 800a9e8:	1c43      	adds	r3, r0, #1
 800a9ea:	d102      	bne.n	800a9f2 <_sbrk_r+0x1a>
 800a9ec:	682b      	ldr	r3, [r5, #0]
 800a9ee:	b103      	cbz	r3, 800a9f2 <_sbrk_r+0x1a>
 800a9f0:	6023      	str	r3, [r4, #0]
 800a9f2:	bd38      	pop	{r3, r4, r5, pc}
 800a9f4:	20000c40 	.word	0x20000c40

0800a9f8 <nan>:
 800a9f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aa00 <nan+0x8>
 800a9fc:	4770      	bx	lr
 800a9fe:	bf00      	nop
 800aa00:	00000000 	.word	0x00000000
 800aa04:	7ff80000 	.word	0x7ff80000

0800aa08 <__assert_func>:
 800aa08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa0a:	4614      	mov	r4, r2
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	4b09      	ldr	r3, [pc, #36]	@ (800aa34 <__assert_func+0x2c>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4605      	mov	r5, r0
 800aa14:	68d8      	ldr	r0, [r3, #12]
 800aa16:	b14c      	cbz	r4, 800aa2c <__assert_func+0x24>
 800aa18:	4b07      	ldr	r3, [pc, #28]	@ (800aa38 <__assert_func+0x30>)
 800aa1a:	9100      	str	r1, [sp, #0]
 800aa1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa20:	4906      	ldr	r1, [pc, #24]	@ (800aa3c <__assert_func+0x34>)
 800aa22:	462b      	mov	r3, r5
 800aa24:	f000 fc1a 	bl	800b25c <fiprintf>
 800aa28:	f000 fc2a 	bl	800b280 <abort>
 800aa2c:	4b04      	ldr	r3, [pc, #16]	@ (800aa40 <__assert_func+0x38>)
 800aa2e:	461c      	mov	r4, r3
 800aa30:	e7f3      	b.n	800aa1a <__assert_func+0x12>
 800aa32:	bf00      	nop
 800aa34:	20000020 	.word	0x20000020
 800aa38:	0800bbbb 	.word	0x0800bbbb
 800aa3c:	0800bbc8 	.word	0x0800bbc8
 800aa40:	0800bbf6 	.word	0x0800bbf6

0800aa44 <_calloc_r>:
 800aa44:	b570      	push	{r4, r5, r6, lr}
 800aa46:	fba1 5402 	umull	r5, r4, r1, r2
 800aa4a:	b934      	cbnz	r4, 800aa5a <_calloc_r+0x16>
 800aa4c:	4629      	mov	r1, r5
 800aa4e:	f7fd fe47 	bl	80086e0 <_malloc_r>
 800aa52:	4606      	mov	r6, r0
 800aa54:	b928      	cbnz	r0, 800aa62 <_calloc_r+0x1e>
 800aa56:	4630      	mov	r0, r6
 800aa58:	bd70      	pop	{r4, r5, r6, pc}
 800aa5a:	220c      	movs	r2, #12
 800aa5c:	6002      	str	r2, [r0, #0]
 800aa5e:	2600      	movs	r6, #0
 800aa60:	e7f9      	b.n	800aa56 <_calloc_r+0x12>
 800aa62:	462a      	mov	r2, r5
 800aa64:	4621      	mov	r1, r4
 800aa66:	f7fc fed9 	bl	800781c <memset>
 800aa6a:	e7f4      	b.n	800aa56 <_calloc_r+0x12>

0800aa6c <rshift>:
 800aa6c:	6903      	ldr	r3, [r0, #16]
 800aa6e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aa72:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa76:	ea4f 1261 	mov.w	r2, r1, asr #5
 800aa7a:	f100 0414 	add.w	r4, r0, #20
 800aa7e:	dd45      	ble.n	800ab0c <rshift+0xa0>
 800aa80:	f011 011f 	ands.w	r1, r1, #31
 800aa84:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aa88:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aa8c:	d10c      	bne.n	800aaa8 <rshift+0x3c>
 800aa8e:	f100 0710 	add.w	r7, r0, #16
 800aa92:	4629      	mov	r1, r5
 800aa94:	42b1      	cmp	r1, r6
 800aa96:	d334      	bcc.n	800ab02 <rshift+0x96>
 800aa98:	1a9b      	subs	r3, r3, r2
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	1eea      	subs	r2, r5, #3
 800aa9e:	4296      	cmp	r6, r2
 800aaa0:	bf38      	it	cc
 800aaa2:	2300      	movcc	r3, #0
 800aaa4:	4423      	add	r3, r4
 800aaa6:	e015      	b.n	800aad4 <rshift+0x68>
 800aaa8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aaac:	f1c1 0820 	rsb	r8, r1, #32
 800aab0:	40cf      	lsrs	r7, r1
 800aab2:	f105 0e04 	add.w	lr, r5, #4
 800aab6:	46a1      	mov	r9, r4
 800aab8:	4576      	cmp	r6, lr
 800aaba:	46f4      	mov	ip, lr
 800aabc:	d815      	bhi.n	800aaea <rshift+0x7e>
 800aabe:	1a9a      	subs	r2, r3, r2
 800aac0:	0092      	lsls	r2, r2, #2
 800aac2:	3a04      	subs	r2, #4
 800aac4:	3501      	adds	r5, #1
 800aac6:	42ae      	cmp	r6, r5
 800aac8:	bf38      	it	cc
 800aaca:	2200      	movcc	r2, #0
 800aacc:	18a3      	adds	r3, r4, r2
 800aace:	50a7      	str	r7, [r4, r2]
 800aad0:	b107      	cbz	r7, 800aad4 <rshift+0x68>
 800aad2:	3304      	adds	r3, #4
 800aad4:	1b1a      	subs	r2, r3, r4
 800aad6:	42a3      	cmp	r3, r4
 800aad8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aadc:	bf08      	it	eq
 800aade:	2300      	moveq	r3, #0
 800aae0:	6102      	str	r2, [r0, #16]
 800aae2:	bf08      	it	eq
 800aae4:	6143      	streq	r3, [r0, #20]
 800aae6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aaea:	f8dc c000 	ldr.w	ip, [ip]
 800aaee:	fa0c fc08 	lsl.w	ip, ip, r8
 800aaf2:	ea4c 0707 	orr.w	r7, ip, r7
 800aaf6:	f849 7b04 	str.w	r7, [r9], #4
 800aafa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aafe:	40cf      	lsrs	r7, r1
 800ab00:	e7da      	b.n	800aab8 <rshift+0x4c>
 800ab02:	f851 cb04 	ldr.w	ip, [r1], #4
 800ab06:	f847 cf04 	str.w	ip, [r7, #4]!
 800ab0a:	e7c3      	b.n	800aa94 <rshift+0x28>
 800ab0c:	4623      	mov	r3, r4
 800ab0e:	e7e1      	b.n	800aad4 <rshift+0x68>

0800ab10 <__hexdig_fun>:
 800ab10:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ab14:	2b09      	cmp	r3, #9
 800ab16:	d802      	bhi.n	800ab1e <__hexdig_fun+0xe>
 800ab18:	3820      	subs	r0, #32
 800ab1a:	b2c0      	uxtb	r0, r0
 800ab1c:	4770      	bx	lr
 800ab1e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ab22:	2b05      	cmp	r3, #5
 800ab24:	d801      	bhi.n	800ab2a <__hexdig_fun+0x1a>
 800ab26:	3847      	subs	r0, #71	@ 0x47
 800ab28:	e7f7      	b.n	800ab1a <__hexdig_fun+0xa>
 800ab2a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ab2e:	2b05      	cmp	r3, #5
 800ab30:	d801      	bhi.n	800ab36 <__hexdig_fun+0x26>
 800ab32:	3827      	subs	r0, #39	@ 0x27
 800ab34:	e7f1      	b.n	800ab1a <__hexdig_fun+0xa>
 800ab36:	2000      	movs	r0, #0
 800ab38:	4770      	bx	lr
	...

0800ab3c <__gethex>:
 800ab3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab40:	b085      	sub	sp, #20
 800ab42:	468a      	mov	sl, r1
 800ab44:	9302      	str	r3, [sp, #8]
 800ab46:	680b      	ldr	r3, [r1, #0]
 800ab48:	9001      	str	r0, [sp, #4]
 800ab4a:	4690      	mov	r8, r2
 800ab4c:	1c9c      	adds	r4, r3, #2
 800ab4e:	46a1      	mov	r9, r4
 800ab50:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ab54:	2830      	cmp	r0, #48	@ 0x30
 800ab56:	d0fa      	beq.n	800ab4e <__gethex+0x12>
 800ab58:	eba9 0303 	sub.w	r3, r9, r3
 800ab5c:	f1a3 0b02 	sub.w	fp, r3, #2
 800ab60:	f7ff ffd6 	bl	800ab10 <__hexdig_fun>
 800ab64:	4605      	mov	r5, r0
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d168      	bne.n	800ac3c <__gethex+0x100>
 800ab6a:	49a0      	ldr	r1, [pc, #640]	@ (800adec <__gethex+0x2b0>)
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	4648      	mov	r0, r9
 800ab70:	f7ff ff1f 	bl	800a9b2 <strncmp>
 800ab74:	4607      	mov	r7, r0
 800ab76:	2800      	cmp	r0, #0
 800ab78:	d167      	bne.n	800ac4a <__gethex+0x10e>
 800ab7a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ab7e:	4626      	mov	r6, r4
 800ab80:	f7ff ffc6 	bl	800ab10 <__hexdig_fun>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	d062      	beq.n	800ac4e <__gethex+0x112>
 800ab88:	4623      	mov	r3, r4
 800ab8a:	7818      	ldrb	r0, [r3, #0]
 800ab8c:	2830      	cmp	r0, #48	@ 0x30
 800ab8e:	4699      	mov	r9, r3
 800ab90:	f103 0301 	add.w	r3, r3, #1
 800ab94:	d0f9      	beq.n	800ab8a <__gethex+0x4e>
 800ab96:	f7ff ffbb 	bl	800ab10 <__hexdig_fun>
 800ab9a:	fab0 f580 	clz	r5, r0
 800ab9e:	096d      	lsrs	r5, r5, #5
 800aba0:	f04f 0b01 	mov.w	fp, #1
 800aba4:	464a      	mov	r2, r9
 800aba6:	4616      	mov	r6, r2
 800aba8:	3201      	adds	r2, #1
 800abaa:	7830      	ldrb	r0, [r6, #0]
 800abac:	f7ff ffb0 	bl	800ab10 <__hexdig_fun>
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d1f8      	bne.n	800aba6 <__gethex+0x6a>
 800abb4:	498d      	ldr	r1, [pc, #564]	@ (800adec <__gethex+0x2b0>)
 800abb6:	2201      	movs	r2, #1
 800abb8:	4630      	mov	r0, r6
 800abba:	f7ff fefa 	bl	800a9b2 <strncmp>
 800abbe:	2800      	cmp	r0, #0
 800abc0:	d13f      	bne.n	800ac42 <__gethex+0x106>
 800abc2:	b944      	cbnz	r4, 800abd6 <__gethex+0x9a>
 800abc4:	1c74      	adds	r4, r6, #1
 800abc6:	4622      	mov	r2, r4
 800abc8:	4616      	mov	r6, r2
 800abca:	3201      	adds	r2, #1
 800abcc:	7830      	ldrb	r0, [r6, #0]
 800abce:	f7ff ff9f 	bl	800ab10 <__hexdig_fun>
 800abd2:	2800      	cmp	r0, #0
 800abd4:	d1f8      	bne.n	800abc8 <__gethex+0x8c>
 800abd6:	1ba4      	subs	r4, r4, r6
 800abd8:	00a7      	lsls	r7, r4, #2
 800abda:	7833      	ldrb	r3, [r6, #0]
 800abdc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800abe0:	2b50      	cmp	r3, #80	@ 0x50
 800abe2:	d13e      	bne.n	800ac62 <__gethex+0x126>
 800abe4:	7873      	ldrb	r3, [r6, #1]
 800abe6:	2b2b      	cmp	r3, #43	@ 0x2b
 800abe8:	d033      	beq.n	800ac52 <__gethex+0x116>
 800abea:	2b2d      	cmp	r3, #45	@ 0x2d
 800abec:	d034      	beq.n	800ac58 <__gethex+0x11c>
 800abee:	1c71      	adds	r1, r6, #1
 800abf0:	2400      	movs	r4, #0
 800abf2:	7808      	ldrb	r0, [r1, #0]
 800abf4:	f7ff ff8c 	bl	800ab10 <__hexdig_fun>
 800abf8:	1e43      	subs	r3, r0, #1
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	2b18      	cmp	r3, #24
 800abfe:	d830      	bhi.n	800ac62 <__gethex+0x126>
 800ac00:	f1a0 0210 	sub.w	r2, r0, #16
 800ac04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ac08:	f7ff ff82 	bl	800ab10 <__hexdig_fun>
 800ac0c:	f100 3cff 	add.w	ip, r0, #4294967295
 800ac10:	fa5f fc8c 	uxtb.w	ip, ip
 800ac14:	f1bc 0f18 	cmp.w	ip, #24
 800ac18:	f04f 030a 	mov.w	r3, #10
 800ac1c:	d91e      	bls.n	800ac5c <__gethex+0x120>
 800ac1e:	b104      	cbz	r4, 800ac22 <__gethex+0xe6>
 800ac20:	4252      	negs	r2, r2
 800ac22:	4417      	add	r7, r2
 800ac24:	f8ca 1000 	str.w	r1, [sl]
 800ac28:	b1ed      	cbz	r5, 800ac66 <__gethex+0x12a>
 800ac2a:	f1bb 0f00 	cmp.w	fp, #0
 800ac2e:	bf0c      	ite	eq
 800ac30:	2506      	moveq	r5, #6
 800ac32:	2500      	movne	r5, #0
 800ac34:	4628      	mov	r0, r5
 800ac36:	b005      	add	sp, #20
 800ac38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac3c:	2500      	movs	r5, #0
 800ac3e:	462c      	mov	r4, r5
 800ac40:	e7b0      	b.n	800aba4 <__gethex+0x68>
 800ac42:	2c00      	cmp	r4, #0
 800ac44:	d1c7      	bne.n	800abd6 <__gethex+0x9a>
 800ac46:	4627      	mov	r7, r4
 800ac48:	e7c7      	b.n	800abda <__gethex+0x9e>
 800ac4a:	464e      	mov	r6, r9
 800ac4c:	462f      	mov	r7, r5
 800ac4e:	2501      	movs	r5, #1
 800ac50:	e7c3      	b.n	800abda <__gethex+0x9e>
 800ac52:	2400      	movs	r4, #0
 800ac54:	1cb1      	adds	r1, r6, #2
 800ac56:	e7cc      	b.n	800abf2 <__gethex+0xb6>
 800ac58:	2401      	movs	r4, #1
 800ac5a:	e7fb      	b.n	800ac54 <__gethex+0x118>
 800ac5c:	fb03 0002 	mla	r0, r3, r2, r0
 800ac60:	e7ce      	b.n	800ac00 <__gethex+0xc4>
 800ac62:	4631      	mov	r1, r6
 800ac64:	e7de      	b.n	800ac24 <__gethex+0xe8>
 800ac66:	eba6 0309 	sub.w	r3, r6, r9
 800ac6a:	3b01      	subs	r3, #1
 800ac6c:	4629      	mov	r1, r5
 800ac6e:	2b07      	cmp	r3, #7
 800ac70:	dc0a      	bgt.n	800ac88 <__gethex+0x14c>
 800ac72:	9801      	ldr	r0, [sp, #4]
 800ac74:	f7fd fdc0 	bl	80087f8 <_Balloc>
 800ac78:	4604      	mov	r4, r0
 800ac7a:	b940      	cbnz	r0, 800ac8e <__gethex+0x152>
 800ac7c:	4b5c      	ldr	r3, [pc, #368]	@ (800adf0 <__gethex+0x2b4>)
 800ac7e:	4602      	mov	r2, r0
 800ac80:	21e4      	movs	r1, #228	@ 0xe4
 800ac82:	485c      	ldr	r0, [pc, #368]	@ (800adf4 <__gethex+0x2b8>)
 800ac84:	f7ff fec0 	bl	800aa08 <__assert_func>
 800ac88:	3101      	adds	r1, #1
 800ac8a:	105b      	asrs	r3, r3, #1
 800ac8c:	e7ef      	b.n	800ac6e <__gethex+0x132>
 800ac8e:	f100 0a14 	add.w	sl, r0, #20
 800ac92:	2300      	movs	r3, #0
 800ac94:	4655      	mov	r5, sl
 800ac96:	469b      	mov	fp, r3
 800ac98:	45b1      	cmp	r9, r6
 800ac9a:	d337      	bcc.n	800ad0c <__gethex+0x1d0>
 800ac9c:	f845 bb04 	str.w	fp, [r5], #4
 800aca0:	eba5 050a 	sub.w	r5, r5, sl
 800aca4:	10ad      	asrs	r5, r5, #2
 800aca6:	6125      	str	r5, [r4, #16]
 800aca8:	4658      	mov	r0, fp
 800acaa:	f7fd fe97 	bl	80089dc <__hi0bits>
 800acae:	016d      	lsls	r5, r5, #5
 800acb0:	f8d8 6000 	ldr.w	r6, [r8]
 800acb4:	1a2d      	subs	r5, r5, r0
 800acb6:	42b5      	cmp	r5, r6
 800acb8:	dd54      	ble.n	800ad64 <__gethex+0x228>
 800acba:	1bad      	subs	r5, r5, r6
 800acbc:	4629      	mov	r1, r5
 800acbe:	4620      	mov	r0, r4
 800acc0:	f7fe fa23 	bl	800910a <__any_on>
 800acc4:	4681      	mov	r9, r0
 800acc6:	b178      	cbz	r0, 800ace8 <__gethex+0x1ac>
 800acc8:	1e6b      	subs	r3, r5, #1
 800acca:	1159      	asrs	r1, r3, #5
 800accc:	f003 021f 	and.w	r2, r3, #31
 800acd0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800acd4:	f04f 0901 	mov.w	r9, #1
 800acd8:	fa09 f202 	lsl.w	r2, r9, r2
 800acdc:	420a      	tst	r2, r1
 800acde:	d003      	beq.n	800ace8 <__gethex+0x1ac>
 800ace0:	454b      	cmp	r3, r9
 800ace2:	dc36      	bgt.n	800ad52 <__gethex+0x216>
 800ace4:	f04f 0902 	mov.w	r9, #2
 800ace8:	4629      	mov	r1, r5
 800acea:	4620      	mov	r0, r4
 800acec:	f7ff febe 	bl	800aa6c <rshift>
 800acf0:	442f      	add	r7, r5
 800acf2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800acf6:	42bb      	cmp	r3, r7
 800acf8:	da42      	bge.n	800ad80 <__gethex+0x244>
 800acfa:	9801      	ldr	r0, [sp, #4]
 800acfc:	4621      	mov	r1, r4
 800acfe:	f7fd fdbb 	bl	8008878 <_Bfree>
 800ad02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad04:	2300      	movs	r3, #0
 800ad06:	6013      	str	r3, [r2, #0]
 800ad08:	25a3      	movs	r5, #163	@ 0xa3
 800ad0a:	e793      	b.n	800ac34 <__gethex+0xf8>
 800ad0c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ad10:	2a2e      	cmp	r2, #46	@ 0x2e
 800ad12:	d012      	beq.n	800ad3a <__gethex+0x1fe>
 800ad14:	2b20      	cmp	r3, #32
 800ad16:	d104      	bne.n	800ad22 <__gethex+0x1e6>
 800ad18:	f845 bb04 	str.w	fp, [r5], #4
 800ad1c:	f04f 0b00 	mov.w	fp, #0
 800ad20:	465b      	mov	r3, fp
 800ad22:	7830      	ldrb	r0, [r6, #0]
 800ad24:	9303      	str	r3, [sp, #12]
 800ad26:	f7ff fef3 	bl	800ab10 <__hexdig_fun>
 800ad2a:	9b03      	ldr	r3, [sp, #12]
 800ad2c:	f000 000f 	and.w	r0, r0, #15
 800ad30:	4098      	lsls	r0, r3
 800ad32:	ea4b 0b00 	orr.w	fp, fp, r0
 800ad36:	3304      	adds	r3, #4
 800ad38:	e7ae      	b.n	800ac98 <__gethex+0x15c>
 800ad3a:	45b1      	cmp	r9, r6
 800ad3c:	d8ea      	bhi.n	800ad14 <__gethex+0x1d8>
 800ad3e:	492b      	ldr	r1, [pc, #172]	@ (800adec <__gethex+0x2b0>)
 800ad40:	9303      	str	r3, [sp, #12]
 800ad42:	2201      	movs	r2, #1
 800ad44:	4630      	mov	r0, r6
 800ad46:	f7ff fe34 	bl	800a9b2 <strncmp>
 800ad4a:	9b03      	ldr	r3, [sp, #12]
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	d1e1      	bne.n	800ad14 <__gethex+0x1d8>
 800ad50:	e7a2      	b.n	800ac98 <__gethex+0x15c>
 800ad52:	1ea9      	subs	r1, r5, #2
 800ad54:	4620      	mov	r0, r4
 800ad56:	f7fe f9d8 	bl	800910a <__any_on>
 800ad5a:	2800      	cmp	r0, #0
 800ad5c:	d0c2      	beq.n	800ace4 <__gethex+0x1a8>
 800ad5e:	f04f 0903 	mov.w	r9, #3
 800ad62:	e7c1      	b.n	800ace8 <__gethex+0x1ac>
 800ad64:	da09      	bge.n	800ad7a <__gethex+0x23e>
 800ad66:	1b75      	subs	r5, r6, r5
 800ad68:	4621      	mov	r1, r4
 800ad6a:	9801      	ldr	r0, [sp, #4]
 800ad6c:	462a      	mov	r2, r5
 800ad6e:	f7fd ff93 	bl	8008c98 <__lshift>
 800ad72:	1b7f      	subs	r7, r7, r5
 800ad74:	4604      	mov	r4, r0
 800ad76:	f100 0a14 	add.w	sl, r0, #20
 800ad7a:	f04f 0900 	mov.w	r9, #0
 800ad7e:	e7b8      	b.n	800acf2 <__gethex+0x1b6>
 800ad80:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ad84:	42bd      	cmp	r5, r7
 800ad86:	dd6f      	ble.n	800ae68 <__gethex+0x32c>
 800ad88:	1bed      	subs	r5, r5, r7
 800ad8a:	42ae      	cmp	r6, r5
 800ad8c:	dc34      	bgt.n	800adf8 <__gethex+0x2bc>
 800ad8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad92:	2b02      	cmp	r3, #2
 800ad94:	d022      	beq.n	800addc <__gethex+0x2a0>
 800ad96:	2b03      	cmp	r3, #3
 800ad98:	d024      	beq.n	800ade4 <__gethex+0x2a8>
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d115      	bne.n	800adca <__gethex+0x28e>
 800ad9e:	42ae      	cmp	r6, r5
 800ada0:	d113      	bne.n	800adca <__gethex+0x28e>
 800ada2:	2e01      	cmp	r6, #1
 800ada4:	d10b      	bne.n	800adbe <__gethex+0x282>
 800ada6:	9a02      	ldr	r2, [sp, #8]
 800ada8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800adac:	6013      	str	r3, [r2, #0]
 800adae:	2301      	movs	r3, #1
 800adb0:	6123      	str	r3, [r4, #16]
 800adb2:	f8ca 3000 	str.w	r3, [sl]
 800adb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adb8:	2562      	movs	r5, #98	@ 0x62
 800adba:	601c      	str	r4, [r3, #0]
 800adbc:	e73a      	b.n	800ac34 <__gethex+0xf8>
 800adbe:	1e71      	subs	r1, r6, #1
 800adc0:	4620      	mov	r0, r4
 800adc2:	f7fe f9a2 	bl	800910a <__any_on>
 800adc6:	2800      	cmp	r0, #0
 800adc8:	d1ed      	bne.n	800ada6 <__gethex+0x26a>
 800adca:	9801      	ldr	r0, [sp, #4]
 800adcc:	4621      	mov	r1, r4
 800adce:	f7fd fd53 	bl	8008878 <_Bfree>
 800add2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800add4:	2300      	movs	r3, #0
 800add6:	6013      	str	r3, [r2, #0]
 800add8:	2550      	movs	r5, #80	@ 0x50
 800adda:	e72b      	b.n	800ac34 <__gethex+0xf8>
 800addc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d1f3      	bne.n	800adca <__gethex+0x28e>
 800ade2:	e7e0      	b.n	800ada6 <__gethex+0x26a>
 800ade4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d1dd      	bne.n	800ada6 <__gethex+0x26a>
 800adea:	e7ee      	b.n	800adca <__gethex+0x28e>
 800adec:	0800bb85 	.word	0x0800bb85
 800adf0:	0800bb1b 	.word	0x0800bb1b
 800adf4:	0800bbf7 	.word	0x0800bbf7
 800adf8:	1e6f      	subs	r7, r5, #1
 800adfa:	f1b9 0f00 	cmp.w	r9, #0
 800adfe:	d130      	bne.n	800ae62 <__gethex+0x326>
 800ae00:	b127      	cbz	r7, 800ae0c <__gethex+0x2d0>
 800ae02:	4639      	mov	r1, r7
 800ae04:	4620      	mov	r0, r4
 800ae06:	f7fe f980 	bl	800910a <__any_on>
 800ae0a:	4681      	mov	r9, r0
 800ae0c:	117a      	asrs	r2, r7, #5
 800ae0e:	2301      	movs	r3, #1
 800ae10:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ae14:	f007 071f 	and.w	r7, r7, #31
 800ae18:	40bb      	lsls	r3, r7
 800ae1a:	4213      	tst	r3, r2
 800ae1c:	4629      	mov	r1, r5
 800ae1e:	4620      	mov	r0, r4
 800ae20:	bf18      	it	ne
 800ae22:	f049 0902 	orrne.w	r9, r9, #2
 800ae26:	f7ff fe21 	bl	800aa6c <rshift>
 800ae2a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ae2e:	1b76      	subs	r6, r6, r5
 800ae30:	2502      	movs	r5, #2
 800ae32:	f1b9 0f00 	cmp.w	r9, #0
 800ae36:	d047      	beq.n	800aec8 <__gethex+0x38c>
 800ae38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae3c:	2b02      	cmp	r3, #2
 800ae3e:	d015      	beq.n	800ae6c <__gethex+0x330>
 800ae40:	2b03      	cmp	r3, #3
 800ae42:	d017      	beq.n	800ae74 <__gethex+0x338>
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d109      	bne.n	800ae5c <__gethex+0x320>
 800ae48:	f019 0f02 	tst.w	r9, #2
 800ae4c:	d006      	beq.n	800ae5c <__gethex+0x320>
 800ae4e:	f8da 3000 	ldr.w	r3, [sl]
 800ae52:	ea49 0903 	orr.w	r9, r9, r3
 800ae56:	f019 0f01 	tst.w	r9, #1
 800ae5a:	d10e      	bne.n	800ae7a <__gethex+0x33e>
 800ae5c:	f045 0510 	orr.w	r5, r5, #16
 800ae60:	e032      	b.n	800aec8 <__gethex+0x38c>
 800ae62:	f04f 0901 	mov.w	r9, #1
 800ae66:	e7d1      	b.n	800ae0c <__gethex+0x2d0>
 800ae68:	2501      	movs	r5, #1
 800ae6a:	e7e2      	b.n	800ae32 <__gethex+0x2f6>
 800ae6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae6e:	f1c3 0301 	rsb	r3, r3, #1
 800ae72:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d0f0      	beq.n	800ae5c <__gethex+0x320>
 800ae7a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae7e:	f104 0314 	add.w	r3, r4, #20
 800ae82:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ae86:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ae8a:	f04f 0c00 	mov.w	ip, #0
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae94:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ae98:	d01b      	beq.n	800aed2 <__gethex+0x396>
 800ae9a:	3201      	adds	r2, #1
 800ae9c:	6002      	str	r2, [r0, #0]
 800ae9e:	2d02      	cmp	r5, #2
 800aea0:	f104 0314 	add.w	r3, r4, #20
 800aea4:	d13c      	bne.n	800af20 <__gethex+0x3e4>
 800aea6:	f8d8 2000 	ldr.w	r2, [r8]
 800aeaa:	3a01      	subs	r2, #1
 800aeac:	42b2      	cmp	r2, r6
 800aeae:	d109      	bne.n	800aec4 <__gethex+0x388>
 800aeb0:	1171      	asrs	r1, r6, #5
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aeb8:	f006 061f 	and.w	r6, r6, #31
 800aebc:	fa02 f606 	lsl.w	r6, r2, r6
 800aec0:	421e      	tst	r6, r3
 800aec2:	d13a      	bne.n	800af3a <__gethex+0x3fe>
 800aec4:	f045 0520 	orr.w	r5, r5, #32
 800aec8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aeca:	601c      	str	r4, [r3, #0]
 800aecc:	9b02      	ldr	r3, [sp, #8]
 800aece:	601f      	str	r7, [r3, #0]
 800aed0:	e6b0      	b.n	800ac34 <__gethex+0xf8>
 800aed2:	4299      	cmp	r1, r3
 800aed4:	f843 cc04 	str.w	ip, [r3, #-4]
 800aed8:	d8d9      	bhi.n	800ae8e <__gethex+0x352>
 800aeda:	68a3      	ldr	r3, [r4, #8]
 800aedc:	459b      	cmp	fp, r3
 800aede:	db17      	blt.n	800af10 <__gethex+0x3d4>
 800aee0:	6861      	ldr	r1, [r4, #4]
 800aee2:	9801      	ldr	r0, [sp, #4]
 800aee4:	3101      	adds	r1, #1
 800aee6:	f7fd fc87 	bl	80087f8 <_Balloc>
 800aeea:	4681      	mov	r9, r0
 800aeec:	b918      	cbnz	r0, 800aef6 <__gethex+0x3ba>
 800aeee:	4b1a      	ldr	r3, [pc, #104]	@ (800af58 <__gethex+0x41c>)
 800aef0:	4602      	mov	r2, r0
 800aef2:	2184      	movs	r1, #132	@ 0x84
 800aef4:	e6c5      	b.n	800ac82 <__gethex+0x146>
 800aef6:	6922      	ldr	r2, [r4, #16]
 800aef8:	3202      	adds	r2, #2
 800aefa:	f104 010c 	add.w	r1, r4, #12
 800aefe:	0092      	lsls	r2, r2, #2
 800af00:	300c      	adds	r0, #12
 800af02:	f7fc fd0a 	bl	800791a <memcpy>
 800af06:	4621      	mov	r1, r4
 800af08:	9801      	ldr	r0, [sp, #4]
 800af0a:	f7fd fcb5 	bl	8008878 <_Bfree>
 800af0e:	464c      	mov	r4, r9
 800af10:	6923      	ldr	r3, [r4, #16]
 800af12:	1c5a      	adds	r2, r3, #1
 800af14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af18:	6122      	str	r2, [r4, #16]
 800af1a:	2201      	movs	r2, #1
 800af1c:	615a      	str	r2, [r3, #20]
 800af1e:	e7be      	b.n	800ae9e <__gethex+0x362>
 800af20:	6922      	ldr	r2, [r4, #16]
 800af22:	455a      	cmp	r2, fp
 800af24:	dd0b      	ble.n	800af3e <__gethex+0x402>
 800af26:	2101      	movs	r1, #1
 800af28:	4620      	mov	r0, r4
 800af2a:	f7ff fd9f 	bl	800aa6c <rshift>
 800af2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af32:	3701      	adds	r7, #1
 800af34:	42bb      	cmp	r3, r7
 800af36:	f6ff aee0 	blt.w	800acfa <__gethex+0x1be>
 800af3a:	2501      	movs	r5, #1
 800af3c:	e7c2      	b.n	800aec4 <__gethex+0x388>
 800af3e:	f016 061f 	ands.w	r6, r6, #31
 800af42:	d0fa      	beq.n	800af3a <__gethex+0x3fe>
 800af44:	4453      	add	r3, sl
 800af46:	f1c6 0620 	rsb	r6, r6, #32
 800af4a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800af4e:	f7fd fd45 	bl	80089dc <__hi0bits>
 800af52:	42b0      	cmp	r0, r6
 800af54:	dbe7      	blt.n	800af26 <__gethex+0x3ea>
 800af56:	e7f0      	b.n	800af3a <__gethex+0x3fe>
 800af58:	0800bb1b 	.word	0x0800bb1b

0800af5c <L_shift>:
 800af5c:	f1c2 0208 	rsb	r2, r2, #8
 800af60:	0092      	lsls	r2, r2, #2
 800af62:	b570      	push	{r4, r5, r6, lr}
 800af64:	f1c2 0620 	rsb	r6, r2, #32
 800af68:	6843      	ldr	r3, [r0, #4]
 800af6a:	6804      	ldr	r4, [r0, #0]
 800af6c:	fa03 f506 	lsl.w	r5, r3, r6
 800af70:	432c      	orrs	r4, r5
 800af72:	40d3      	lsrs	r3, r2
 800af74:	6004      	str	r4, [r0, #0]
 800af76:	f840 3f04 	str.w	r3, [r0, #4]!
 800af7a:	4288      	cmp	r0, r1
 800af7c:	d3f4      	bcc.n	800af68 <L_shift+0xc>
 800af7e:	bd70      	pop	{r4, r5, r6, pc}

0800af80 <__match>:
 800af80:	b530      	push	{r4, r5, lr}
 800af82:	6803      	ldr	r3, [r0, #0]
 800af84:	3301      	adds	r3, #1
 800af86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af8a:	b914      	cbnz	r4, 800af92 <__match+0x12>
 800af8c:	6003      	str	r3, [r0, #0]
 800af8e:	2001      	movs	r0, #1
 800af90:	bd30      	pop	{r4, r5, pc}
 800af92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af96:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800af9a:	2d19      	cmp	r5, #25
 800af9c:	bf98      	it	ls
 800af9e:	3220      	addls	r2, #32
 800afa0:	42a2      	cmp	r2, r4
 800afa2:	d0f0      	beq.n	800af86 <__match+0x6>
 800afa4:	2000      	movs	r0, #0
 800afa6:	e7f3      	b.n	800af90 <__match+0x10>

0800afa8 <__hexnan>:
 800afa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afac:	680b      	ldr	r3, [r1, #0]
 800afae:	6801      	ldr	r1, [r0, #0]
 800afb0:	115e      	asrs	r6, r3, #5
 800afb2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800afb6:	f013 031f 	ands.w	r3, r3, #31
 800afba:	b087      	sub	sp, #28
 800afbc:	bf18      	it	ne
 800afbe:	3604      	addne	r6, #4
 800afc0:	2500      	movs	r5, #0
 800afc2:	1f37      	subs	r7, r6, #4
 800afc4:	4682      	mov	sl, r0
 800afc6:	4690      	mov	r8, r2
 800afc8:	9301      	str	r3, [sp, #4]
 800afca:	f846 5c04 	str.w	r5, [r6, #-4]
 800afce:	46b9      	mov	r9, r7
 800afd0:	463c      	mov	r4, r7
 800afd2:	9502      	str	r5, [sp, #8]
 800afd4:	46ab      	mov	fp, r5
 800afd6:	784a      	ldrb	r2, [r1, #1]
 800afd8:	1c4b      	adds	r3, r1, #1
 800afda:	9303      	str	r3, [sp, #12]
 800afdc:	b342      	cbz	r2, 800b030 <__hexnan+0x88>
 800afde:	4610      	mov	r0, r2
 800afe0:	9105      	str	r1, [sp, #20]
 800afe2:	9204      	str	r2, [sp, #16]
 800afe4:	f7ff fd94 	bl	800ab10 <__hexdig_fun>
 800afe8:	2800      	cmp	r0, #0
 800afea:	d151      	bne.n	800b090 <__hexnan+0xe8>
 800afec:	9a04      	ldr	r2, [sp, #16]
 800afee:	9905      	ldr	r1, [sp, #20]
 800aff0:	2a20      	cmp	r2, #32
 800aff2:	d818      	bhi.n	800b026 <__hexnan+0x7e>
 800aff4:	9b02      	ldr	r3, [sp, #8]
 800aff6:	459b      	cmp	fp, r3
 800aff8:	dd13      	ble.n	800b022 <__hexnan+0x7a>
 800affa:	454c      	cmp	r4, r9
 800affc:	d206      	bcs.n	800b00c <__hexnan+0x64>
 800affe:	2d07      	cmp	r5, #7
 800b000:	dc04      	bgt.n	800b00c <__hexnan+0x64>
 800b002:	462a      	mov	r2, r5
 800b004:	4649      	mov	r1, r9
 800b006:	4620      	mov	r0, r4
 800b008:	f7ff ffa8 	bl	800af5c <L_shift>
 800b00c:	4544      	cmp	r4, r8
 800b00e:	d952      	bls.n	800b0b6 <__hexnan+0x10e>
 800b010:	2300      	movs	r3, #0
 800b012:	f1a4 0904 	sub.w	r9, r4, #4
 800b016:	f844 3c04 	str.w	r3, [r4, #-4]
 800b01a:	f8cd b008 	str.w	fp, [sp, #8]
 800b01e:	464c      	mov	r4, r9
 800b020:	461d      	mov	r5, r3
 800b022:	9903      	ldr	r1, [sp, #12]
 800b024:	e7d7      	b.n	800afd6 <__hexnan+0x2e>
 800b026:	2a29      	cmp	r2, #41	@ 0x29
 800b028:	d157      	bne.n	800b0da <__hexnan+0x132>
 800b02a:	3102      	adds	r1, #2
 800b02c:	f8ca 1000 	str.w	r1, [sl]
 800b030:	f1bb 0f00 	cmp.w	fp, #0
 800b034:	d051      	beq.n	800b0da <__hexnan+0x132>
 800b036:	454c      	cmp	r4, r9
 800b038:	d206      	bcs.n	800b048 <__hexnan+0xa0>
 800b03a:	2d07      	cmp	r5, #7
 800b03c:	dc04      	bgt.n	800b048 <__hexnan+0xa0>
 800b03e:	462a      	mov	r2, r5
 800b040:	4649      	mov	r1, r9
 800b042:	4620      	mov	r0, r4
 800b044:	f7ff ff8a 	bl	800af5c <L_shift>
 800b048:	4544      	cmp	r4, r8
 800b04a:	d936      	bls.n	800b0ba <__hexnan+0x112>
 800b04c:	f1a8 0204 	sub.w	r2, r8, #4
 800b050:	4623      	mov	r3, r4
 800b052:	f853 1b04 	ldr.w	r1, [r3], #4
 800b056:	f842 1f04 	str.w	r1, [r2, #4]!
 800b05a:	429f      	cmp	r7, r3
 800b05c:	d2f9      	bcs.n	800b052 <__hexnan+0xaa>
 800b05e:	1b3b      	subs	r3, r7, r4
 800b060:	f023 0303 	bic.w	r3, r3, #3
 800b064:	3304      	adds	r3, #4
 800b066:	3401      	adds	r4, #1
 800b068:	3e03      	subs	r6, #3
 800b06a:	42b4      	cmp	r4, r6
 800b06c:	bf88      	it	hi
 800b06e:	2304      	movhi	r3, #4
 800b070:	4443      	add	r3, r8
 800b072:	2200      	movs	r2, #0
 800b074:	f843 2b04 	str.w	r2, [r3], #4
 800b078:	429f      	cmp	r7, r3
 800b07a:	d2fb      	bcs.n	800b074 <__hexnan+0xcc>
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	b91b      	cbnz	r3, 800b088 <__hexnan+0xe0>
 800b080:	4547      	cmp	r7, r8
 800b082:	d128      	bne.n	800b0d6 <__hexnan+0x12e>
 800b084:	2301      	movs	r3, #1
 800b086:	603b      	str	r3, [r7, #0]
 800b088:	2005      	movs	r0, #5
 800b08a:	b007      	add	sp, #28
 800b08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b090:	3501      	adds	r5, #1
 800b092:	2d08      	cmp	r5, #8
 800b094:	f10b 0b01 	add.w	fp, fp, #1
 800b098:	dd06      	ble.n	800b0a8 <__hexnan+0x100>
 800b09a:	4544      	cmp	r4, r8
 800b09c:	d9c1      	bls.n	800b022 <__hexnan+0x7a>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0a4:	2501      	movs	r5, #1
 800b0a6:	3c04      	subs	r4, #4
 800b0a8:	6822      	ldr	r2, [r4, #0]
 800b0aa:	f000 000f 	and.w	r0, r0, #15
 800b0ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b0b2:	6020      	str	r0, [r4, #0]
 800b0b4:	e7b5      	b.n	800b022 <__hexnan+0x7a>
 800b0b6:	2508      	movs	r5, #8
 800b0b8:	e7b3      	b.n	800b022 <__hexnan+0x7a>
 800b0ba:	9b01      	ldr	r3, [sp, #4]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d0dd      	beq.n	800b07c <__hexnan+0xd4>
 800b0c0:	f1c3 0320 	rsb	r3, r3, #32
 800b0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c8:	40da      	lsrs	r2, r3
 800b0ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b0ce:	4013      	ands	r3, r2
 800b0d0:	f846 3c04 	str.w	r3, [r6, #-4]
 800b0d4:	e7d2      	b.n	800b07c <__hexnan+0xd4>
 800b0d6:	3f04      	subs	r7, #4
 800b0d8:	e7d0      	b.n	800b07c <__hexnan+0xd4>
 800b0da:	2004      	movs	r0, #4
 800b0dc:	e7d5      	b.n	800b08a <__hexnan+0xe2>

0800b0de <__ascii_mbtowc>:
 800b0de:	b082      	sub	sp, #8
 800b0e0:	b901      	cbnz	r1, 800b0e4 <__ascii_mbtowc+0x6>
 800b0e2:	a901      	add	r1, sp, #4
 800b0e4:	b142      	cbz	r2, 800b0f8 <__ascii_mbtowc+0x1a>
 800b0e6:	b14b      	cbz	r3, 800b0fc <__ascii_mbtowc+0x1e>
 800b0e8:	7813      	ldrb	r3, [r2, #0]
 800b0ea:	600b      	str	r3, [r1, #0]
 800b0ec:	7812      	ldrb	r2, [r2, #0]
 800b0ee:	1e10      	subs	r0, r2, #0
 800b0f0:	bf18      	it	ne
 800b0f2:	2001      	movne	r0, #1
 800b0f4:	b002      	add	sp, #8
 800b0f6:	4770      	bx	lr
 800b0f8:	4610      	mov	r0, r2
 800b0fa:	e7fb      	b.n	800b0f4 <__ascii_mbtowc+0x16>
 800b0fc:	f06f 0001 	mvn.w	r0, #1
 800b100:	e7f8      	b.n	800b0f4 <__ascii_mbtowc+0x16>

0800b102 <_realloc_r>:
 800b102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b106:	4607      	mov	r7, r0
 800b108:	4614      	mov	r4, r2
 800b10a:	460d      	mov	r5, r1
 800b10c:	b921      	cbnz	r1, 800b118 <_realloc_r+0x16>
 800b10e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b112:	4611      	mov	r1, r2
 800b114:	f7fd bae4 	b.w	80086e0 <_malloc_r>
 800b118:	b92a      	cbnz	r2, 800b126 <_realloc_r+0x24>
 800b11a:	f7fd fa6d 	bl	80085f8 <_free_r>
 800b11e:	4625      	mov	r5, r4
 800b120:	4628      	mov	r0, r5
 800b122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b126:	f000 f8b2 	bl	800b28e <_malloc_usable_size_r>
 800b12a:	4284      	cmp	r4, r0
 800b12c:	4606      	mov	r6, r0
 800b12e:	d802      	bhi.n	800b136 <_realloc_r+0x34>
 800b130:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b134:	d8f4      	bhi.n	800b120 <_realloc_r+0x1e>
 800b136:	4621      	mov	r1, r4
 800b138:	4638      	mov	r0, r7
 800b13a:	f7fd fad1 	bl	80086e0 <_malloc_r>
 800b13e:	4680      	mov	r8, r0
 800b140:	b908      	cbnz	r0, 800b146 <_realloc_r+0x44>
 800b142:	4645      	mov	r5, r8
 800b144:	e7ec      	b.n	800b120 <_realloc_r+0x1e>
 800b146:	42b4      	cmp	r4, r6
 800b148:	4622      	mov	r2, r4
 800b14a:	4629      	mov	r1, r5
 800b14c:	bf28      	it	cs
 800b14e:	4632      	movcs	r2, r6
 800b150:	f7fc fbe3 	bl	800791a <memcpy>
 800b154:	4629      	mov	r1, r5
 800b156:	4638      	mov	r0, r7
 800b158:	f7fd fa4e 	bl	80085f8 <_free_r>
 800b15c:	e7f1      	b.n	800b142 <_realloc_r+0x40>
	...

0800b160 <_strtoul_l.isra.0>:
 800b160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b164:	4e34      	ldr	r6, [pc, #208]	@ (800b238 <_strtoul_l.isra.0+0xd8>)
 800b166:	4686      	mov	lr, r0
 800b168:	460d      	mov	r5, r1
 800b16a:	4628      	mov	r0, r5
 800b16c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b170:	5d37      	ldrb	r7, [r6, r4]
 800b172:	f017 0708 	ands.w	r7, r7, #8
 800b176:	d1f8      	bne.n	800b16a <_strtoul_l.isra.0+0xa>
 800b178:	2c2d      	cmp	r4, #45	@ 0x2d
 800b17a:	d110      	bne.n	800b19e <_strtoul_l.isra.0+0x3e>
 800b17c:	782c      	ldrb	r4, [r5, #0]
 800b17e:	2701      	movs	r7, #1
 800b180:	1c85      	adds	r5, r0, #2
 800b182:	f033 0010 	bics.w	r0, r3, #16
 800b186:	d115      	bne.n	800b1b4 <_strtoul_l.isra.0+0x54>
 800b188:	2c30      	cmp	r4, #48	@ 0x30
 800b18a:	d10d      	bne.n	800b1a8 <_strtoul_l.isra.0+0x48>
 800b18c:	7828      	ldrb	r0, [r5, #0]
 800b18e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800b192:	2858      	cmp	r0, #88	@ 0x58
 800b194:	d108      	bne.n	800b1a8 <_strtoul_l.isra.0+0x48>
 800b196:	786c      	ldrb	r4, [r5, #1]
 800b198:	3502      	adds	r5, #2
 800b19a:	2310      	movs	r3, #16
 800b19c:	e00a      	b.n	800b1b4 <_strtoul_l.isra.0+0x54>
 800b19e:	2c2b      	cmp	r4, #43	@ 0x2b
 800b1a0:	bf04      	itt	eq
 800b1a2:	782c      	ldrbeq	r4, [r5, #0]
 800b1a4:	1c85      	addeq	r5, r0, #2
 800b1a6:	e7ec      	b.n	800b182 <_strtoul_l.isra.0+0x22>
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d1f6      	bne.n	800b19a <_strtoul_l.isra.0+0x3a>
 800b1ac:	2c30      	cmp	r4, #48	@ 0x30
 800b1ae:	bf14      	ite	ne
 800b1b0:	230a      	movne	r3, #10
 800b1b2:	2308      	moveq	r3, #8
 800b1b4:	f04f 38ff 	mov.w	r8, #4294967295
 800b1b8:	2600      	movs	r6, #0
 800b1ba:	fbb8 f8f3 	udiv	r8, r8, r3
 800b1be:	fb03 f908 	mul.w	r9, r3, r8
 800b1c2:	ea6f 0909 	mvn.w	r9, r9
 800b1c6:	4630      	mov	r0, r6
 800b1c8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800b1cc:	f1bc 0f09 	cmp.w	ip, #9
 800b1d0:	d810      	bhi.n	800b1f4 <_strtoul_l.isra.0+0x94>
 800b1d2:	4664      	mov	r4, ip
 800b1d4:	42a3      	cmp	r3, r4
 800b1d6:	dd1e      	ble.n	800b216 <_strtoul_l.isra.0+0xb6>
 800b1d8:	f1b6 3fff 	cmp.w	r6, #4294967295
 800b1dc:	d007      	beq.n	800b1ee <_strtoul_l.isra.0+0x8e>
 800b1de:	4580      	cmp	r8, r0
 800b1e0:	d316      	bcc.n	800b210 <_strtoul_l.isra.0+0xb0>
 800b1e2:	d101      	bne.n	800b1e8 <_strtoul_l.isra.0+0x88>
 800b1e4:	45a1      	cmp	r9, r4
 800b1e6:	db13      	blt.n	800b210 <_strtoul_l.isra.0+0xb0>
 800b1e8:	fb00 4003 	mla	r0, r0, r3, r4
 800b1ec:	2601      	movs	r6, #1
 800b1ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1f2:	e7e9      	b.n	800b1c8 <_strtoul_l.isra.0+0x68>
 800b1f4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800b1f8:	f1bc 0f19 	cmp.w	ip, #25
 800b1fc:	d801      	bhi.n	800b202 <_strtoul_l.isra.0+0xa2>
 800b1fe:	3c37      	subs	r4, #55	@ 0x37
 800b200:	e7e8      	b.n	800b1d4 <_strtoul_l.isra.0+0x74>
 800b202:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800b206:	f1bc 0f19 	cmp.w	ip, #25
 800b20a:	d804      	bhi.n	800b216 <_strtoul_l.isra.0+0xb6>
 800b20c:	3c57      	subs	r4, #87	@ 0x57
 800b20e:	e7e1      	b.n	800b1d4 <_strtoul_l.isra.0+0x74>
 800b210:	f04f 36ff 	mov.w	r6, #4294967295
 800b214:	e7eb      	b.n	800b1ee <_strtoul_l.isra.0+0x8e>
 800b216:	1c73      	adds	r3, r6, #1
 800b218:	d106      	bne.n	800b228 <_strtoul_l.isra.0+0xc8>
 800b21a:	2322      	movs	r3, #34	@ 0x22
 800b21c:	f8ce 3000 	str.w	r3, [lr]
 800b220:	4630      	mov	r0, r6
 800b222:	b932      	cbnz	r2, 800b232 <_strtoul_l.isra.0+0xd2>
 800b224:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b228:	b107      	cbz	r7, 800b22c <_strtoul_l.isra.0+0xcc>
 800b22a:	4240      	negs	r0, r0
 800b22c:	2a00      	cmp	r2, #0
 800b22e:	d0f9      	beq.n	800b224 <_strtoul_l.isra.0+0xc4>
 800b230:	b106      	cbz	r6, 800b234 <_strtoul_l.isra.0+0xd4>
 800b232:	1e69      	subs	r1, r5, #1
 800b234:	6011      	str	r1, [r2, #0]
 800b236:	e7f5      	b.n	800b224 <_strtoul_l.isra.0+0xc4>
 800b238:	0800bda9 	.word	0x0800bda9

0800b23c <_strtoul_r>:
 800b23c:	f7ff bf90 	b.w	800b160 <_strtoul_l.isra.0>

0800b240 <__ascii_wctomb>:
 800b240:	4603      	mov	r3, r0
 800b242:	4608      	mov	r0, r1
 800b244:	b141      	cbz	r1, 800b258 <__ascii_wctomb+0x18>
 800b246:	2aff      	cmp	r2, #255	@ 0xff
 800b248:	d904      	bls.n	800b254 <__ascii_wctomb+0x14>
 800b24a:	228a      	movs	r2, #138	@ 0x8a
 800b24c:	601a      	str	r2, [r3, #0]
 800b24e:	f04f 30ff 	mov.w	r0, #4294967295
 800b252:	4770      	bx	lr
 800b254:	700a      	strb	r2, [r1, #0]
 800b256:	2001      	movs	r0, #1
 800b258:	4770      	bx	lr
	...

0800b25c <fiprintf>:
 800b25c:	b40e      	push	{r1, r2, r3}
 800b25e:	b503      	push	{r0, r1, lr}
 800b260:	4601      	mov	r1, r0
 800b262:	ab03      	add	r3, sp, #12
 800b264:	4805      	ldr	r0, [pc, #20]	@ (800b27c <fiprintf+0x20>)
 800b266:	f853 2b04 	ldr.w	r2, [r3], #4
 800b26a:	6800      	ldr	r0, [r0, #0]
 800b26c:	9301      	str	r3, [sp, #4]
 800b26e:	f000 f83f 	bl	800b2f0 <_vfiprintf_r>
 800b272:	b002      	add	sp, #8
 800b274:	f85d eb04 	ldr.w	lr, [sp], #4
 800b278:	b003      	add	sp, #12
 800b27a:	4770      	bx	lr
 800b27c:	20000020 	.word	0x20000020

0800b280 <abort>:
 800b280:	b508      	push	{r3, lr}
 800b282:	2006      	movs	r0, #6
 800b284:	f000 fa08 	bl	800b698 <raise>
 800b288:	2001      	movs	r0, #1
 800b28a:	f7f7 f9af 	bl	80025ec <_exit>

0800b28e <_malloc_usable_size_r>:
 800b28e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b292:	1f18      	subs	r0, r3, #4
 800b294:	2b00      	cmp	r3, #0
 800b296:	bfbc      	itt	lt
 800b298:	580b      	ldrlt	r3, [r1, r0]
 800b29a:	18c0      	addlt	r0, r0, r3
 800b29c:	4770      	bx	lr

0800b29e <__sfputc_r>:
 800b29e:	6893      	ldr	r3, [r2, #8]
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	b410      	push	{r4}
 800b2a6:	6093      	str	r3, [r2, #8]
 800b2a8:	da08      	bge.n	800b2bc <__sfputc_r+0x1e>
 800b2aa:	6994      	ldr	r4, [r2, #24]
 800b2ac:	42a3      	cmp	r3, r4
 800b2ae:	db01      	blt.n	800b2b4 <__sfputc_r+0x16>
 800b2b0:	290a      	cmp	r1, #10
 800b2b2:	d103      	bne.n	800b2bc <__sfputc_r+0x1e>
 800b2b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2b8:	f000 b932 	b.w	800b520 <__swbuf_r>
 800b2bc:	6813      	ldr	r3, [r2, #0]
 800b2be:	1c58      	adds	r0, r3, #1
 800b2c0:	6010      	str	r0, [r2, #0]
 800b2c2:	7019      	strb	r1, [r3, #0]
 800b2c4:	4608      	mov	r0, r1
 800b2c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2ca:	4770      	bx	lr

0800b2cc <__sfputs_r>:
 800b2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ce:	4606      	mov	r6, r0
 800b2d0:	460f      	mov	r7, r1
 800b2d2:	4614      	mov	r4, r2
 800b2d4:	18d5      	adds	r5, r2, r3
 800b2d6:	42ac      	cmp	r4, r5
 800b2d8:	d101      	bne.n	800b2de <__sfputs_r+0x12>
 800b2da:	2000      	movs	r0, #0
 800b2dc:	e007      	b.n	800b2ee <__sfputs_r+0x22>
 800b2de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2e2:	463a      	mov	r2, r7
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	f7ff ffda 	bl	800b29e <__sfputc_r>
 800b2ea:	1c43      	adds	r3, r0, #1
 800b2ec:	d1f3      	bne.n	800b2d6 <__sfputs_r+0xa>
 800b2ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b2f0 <_vfiprintf_r>:
 800b2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f4:	460d      	mov	r5, r1
 800b2f6:	b09d      	sub	sp, #116	@ 0x74
 800b2f8:	4614      	mov	r4, r2
 800b2fa:	4698      	mov	r8, r3
 800b2fc:	4606      	mov	r6, r0
 800b2fe:	b118      	cbz	r0, 800b308 <_vfiprintf_r+0x18>
 800b300:	6a03      	ldr	r3, [r0, #32]
 800b302:	b90b      	cbnz	r3, 800b308 <_vfiprintf_r+0x18>
 800b304:	f7fc f984 	bl	8007610 <__sinit>
 800b308:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b30a:	07d9      	lsls	r1, r3, #31
 800b30c:	d405      	bmi.n	800b31a <_vfiprintf_r+0x2a>
 800b30e:	89ab      	ldrh	r3, [r5, #12]
 800b310:	059a      	lsls	r2, r3, #22
 800b312:	d402      	bmi.n	800b31a <_vfiprintf_r+0x2a>
 800b314:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b316:	f7fc fafe 	bl	8007916 <__retarget_lock_acquire_recursive>
 800b31a:	89ab      	ldrh	r3, [r5, #12]
 800b31c:	071b      	lsls	r3, r3, #28
 800b31e:	d501      	bpl.n	800b324 <_vfiprintf_r+0x34>
 800b320:	692b      	ldr	r3, [r5, #16]
 800b322:	b99b      	cbnz	r3, 800b34c <_vfiprintf_r+0x5c>
 800b324:	4629      	mov	r1, r5
 800b326:	4630      	mov	r0, r6
 800b328:	f000 f938 	bl	800b59c <__swsetup_r>
 800b32c:	b170      	cbz	r0, 800b34c <_vfiprintf_r+0x5c>
 800b32e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b330:	07dc      	lsls	r4, r3, #31
 800b332:	d504      	bpl.n	800b33e <_vfiprintf_r+0x4e>
 800b334:	f04f 30ff 	mov.w	r0, #4294967295
 800b338:	b01d      	add	sp, #116	@ 0x74
 800b33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b33e:	89ab      	ldrh	r3, [r5, #12]
 800b340:	0598      	lsls	r0, r3, #22
 800b342:	d4f7      	bmi.n	800b334 <_vfiprintf_r+0x44>
 800b344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b346:	f7fc fae7 	bl	8007918 <__retarget_lock_release_recursive>
 800b34a:	e7f3      	b.n	800b334 <_vfiprintf_r+0x44>
 800b34c:	2300      	movs	r3, #0
 800b34e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b350:	2320      	movs	r3, #32
 800b352:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b356:	f8cd 800c 	str.w	r8, [sp, #12]
 800b35a:	2330      	movs	r3, #48	@ 0x30
 800b35c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b50c <_vfiprintf_r+0x21c>
 800b360:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b364:	f04f 0901 	mov.w	r9, #1
 800b368:	4623      	mov	r3, r4
 800b36a:	469a      	mov	sl, r3
 800b36c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b370:	b10a      	cbz	r2, 800b376 <_vfiprintf_r+0x86>
 800b372:	2a25      	cmp	r2, #37	@ 0x25
 800b374:	d1f9      	bne.n	800b36a <_vfiprintf_r+0x7a>
 800b376:	ebba 0b04 	subs.w	fp, sl, r4
 800b37a:	d00b      	beq.n	800b394 <_vfiprintf_r+0xa4>
 800b37c:	465b      	mov	r3, fp
 800b37e:	4622      	mov	r2, r4
 800b380:	4629      	mov	r1, r5
 800b382:	4630      	mov	r0, r6
 800b384:	f7ff ffa2 	bl	800b2cc <__sfputs_r>
 800b388:	3001      	adds	r0, #1
 800b38a:	f000 80a7 	beq.w	800b4dc <_vfiprintf_r+0x1ec>
 800b38e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b390:	445a      	add	r2, fp
 800b392:	9209      	str	r2, [sp, #36]	@ 0x24
 800b394:	f89a 3000 	ldrb.w	r3, [sl]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	f000 809f 	beq.w	800b4dc <_vfiprintf_r+0x1ec>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b3a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3a8:	f10a 0a01 	add.w	sl, sl, #1
 800b3ac:	9304      	str	r3, [sp, #16]
 800b3ae:	9307      	str	r3, [sp, #28]
 800b3b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b3b4:	931a      	str	r3, [sp, #104]	@ 0x68
 800b3b6:	4654      	mov	r4, sl
 800b3b8:	2205      	movs	r2, #5
 800b3ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3be:	4853      	ldr	r0, [pc, #332]	@ (800b50c <_vfiprintf_r+0x21c>)
 800b3c0:	f7f4 ff1e 	bl	8000200 <memchr>
 800b3c4:	9a04      	ldr	r2, [sp, #16]
 800b3c6:	b9d8      	cbnz	r0, 800b400 <_vfiprintf_r+0x110>
 800b3c8:	06d1      	lsls	r1, r2, #27
 800b3ca:	bf44      	itt	mi
 800b3cc:	2320      	movmi	r3, #32
 800b3ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3d2:	0713      	lsls	r3, r2, #28
 800b3d4:	bf44      	itt	mi
 800b3d6:	232b      	movmi	r3, #43	@ 0x2b
 800b3d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3dc:	f89a 3000 	ldrb.w	r3, [sl]
 800b3e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3e2:	d015      	beq.n	800b410 <_vfiprintf_r+0x120>
 800b3e4:	9a07      	ldr	r2, [sp, #28]
 800b3e6:	4654      	mov	r4, sl
 800b3e8:	2000      	movs	r0, #0
 800b3ea:	f04f 0c0a 	mov.w	ip, #10
 800b3ee:	4621      	mov	r1, r4
 800b3f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3f4:	3b30      	subs	r3, #48	@ 0x30
 800b3f6:	2b09      	cmp	r3, #9
 800b3f8:	d94b      	bls.n	800b492 <_vfiprintf_r+0x1a2>
 800b3fa:	b1b0      	cbz	r0, 800b42a <_vfiprintf_r+0x13a>
 800b3fc:	9207      	str	r2, [sp, #28]
 800b3fe:	e014      	b.n	800b42a <_vfiprintf_r+0x13a>
 800b400:	eba0 0308 	sub.w	r3, r0, r8
 800b404:	fa09 f303 	lsl.w	r3, r9, r3
 800b408:	4313      	orrs	r3, r2
 800b40a:	9304      	str	r3, [sp, #16]
 800b40c:	46a2      	mov	sl, r4
 800b40e:	e7d2      	b.n	800b3b6 <_vfiprintf_r+0xc6>
 800b410:	9b03      	ldr	r3, [sp, #12]
 800b412:	1d19      	adds	r1, r3, #4
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	9103      	str	r1, [sp, #12]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	bfbb      	ittet	lt
 800b41c:	425b      	neglt	r3, r3
 800b41e:	f042 0202 	orrlt.w	r2, r2, #2
 800b422:	9307      	strge	r3, [sp, #28]
 800b424:	9307      	strlt	r3, [sp, #28]
 800b426:	bfb8      	it	lt
 800b428:	9204      	strlt	r2, [sp, #16]
 800b42a:	7823      	ldrb	r3, [r4, #0]
 800b42c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b42e:	d10a      	bne.n	800b446 <_vfiprintf_r+0x156>
 800b430:	7863      	ldrb	r3, [r4, #1]
 800b432:	2b2a      	cmp	r3, #42	@ 0x2a
 800b434:	d132      	bne.n	800b49c <_vfiprintf_r+0x1ac>
 800b436:	9b03      	ldr	r3, [sp, #12]
 800b438:	1d1a      	adds	r2, r3, #4
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	9203      	str	r2, [sp, #12]
 800b43e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b442:	3402      	adds	r4, #2
 800b444:	9305      	str	r3, [sp, #20]
 800b446:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b51c <_vfiprintf_r+0x22c>
 800b44a:	7821      	ldrb	r1, [r4, #0]
 800b44c:	2203      	movs	r2, #3
 800b44e:	4650      	mov	r0, sl
 800b450:	f7f4 fed6 	bl	8000200 <memchr>
 800b454:	b138      	cbz	r0, 800b466 <_vfiprintf_r+0x176>
 800b456:	9b04      	ldr	r3, [sp, #16]
 800b458:	eba0 000a 	sub.w	r0, r0, sl
 800b45c:	2240      	movs	r2, #64	@ 0x40
 800b45e:	4082      	lsls	r2, r0
 800b460:	4313      	orrs	r3, r2
 800b462:	3401      	adds	r4, #1
 800b464:	9304      	str	r3, [sp, #16]
 800b466:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b46a:	4829      	ldr	r0, [pc, #164]	@ (800b510 <_vfiprintf_r+0x220>)
 800b46c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b470:	2206      	movs	r2, #6
 800b472:	f7f4 fec5 	bl	8000200 <memchr>
 800b476:	2800      	cmp	r0, #0
 800b478:	d03f      	beq.n	800b4fa <_vfiprintf_r+0x20a>
 800b47a:	4b26      	ldr	r3, [pc, #152]	@ (800b514 <_vfiprintf_r+0x224>)
 800b47c:	bb1b      	cbnz	r3, 800b4c6 <_vfiprintf_r+0x1d6>
 800b47e:	9b03      	ldr	r3, [sp, #12]
 800b480:	3307      	adds	r3, #7
 800b482:	f023 0307 	bic.w	r3, r3, #7
 800b486:	3308      	adds	r3, #8
 800b488:	9303      	str	r3, [sp, #12]
 800b48a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b48c:	443b      	add	r3, r7
 800b48e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b490:	e76a      	b.n	800b368 <_vfiprintf_r+0x78>
 800b492:	fb0c 3202 	mla	r2, ip, r2, r3
 800b496:	460c      	mov	r4, r1
 800b498:	2001      	movs	r0, #1
 800b49a:	e7a8      	b.n	800b3ee <_vfiprintf_r+0xfe>
 800b49c:	2300      	movs	r3, #0
 800b49e:	3401      	adds	r4, #1
 800b4a0:	9305      	str	r3, [sp, #20]
 800b4a2:	4619      	mov	r1, r3
 800b4a4:	f04f 0c0a 	mov.w	ip, #10
 800b4a8:	4620      	mov	r0, r4
 800b4aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4ae:	3a30      	subs	r2, #48	@ 0x30
 800b4b0:	2a09      	cmp	r2, #9
 800b4b2:	d903      	bls.n	800b4bc <_vfiprintf_r+0x1cc>
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d0c6      	beq.n	800b446 <_vfiprintf_r+0x156>
 800b4b8:	9105      	str	r1, [sp, #20]
 800b4ba:	e7c4      	b.n	800b446 <_vfiprintf_r+0x156>
 800b4bc:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4c0:	4604      	mov	r4, r0
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	e7f0      	b.n	800b4a8 <_vfiprintf_r+0x1b8>
 800b4c6:	ab03      	add	r3, sp, #12
 800b4c8:	9300      	str	r3, [sp, #0]
 800b4ca:	462a      	mov	r2, r5
 800b4cc:	4b12      	ldr	r3, [pc, #72]	@ (800b518 <_vfiprintf_r+0x228>)
 800b4ce:	a904      	add	r1, sp, #16
 800b4d0:	4630      	mov	r0, r6
 800b4d2:	f7fb fa4d 	bl	8006970 <_printf_float>
 800b4d6:	4607      	mov	r7, r0
 800b4d8:	1c78      	adds	r0, r7, #1
 800b4da:	d1d6      	bne.n	800b48a <_vfiprintf_r+0x19a>
 800b4dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4de:	07d9      	lsls	r1, r3, #31
 800b4e0:	d405      	bmi.n	800b4ee <_vfiprintf_r+0x1fe>
 800b4e2:	89ab      	ldrh	r3, [r5, #12]
 800b4e4:	059a      	lsls	r2, r3, #22
 800b4e6:	d402      	bmi.n	800b4ee <_vfiprintf_r+0x1fe>
 800b4e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4ea:	f7fc fa15 	bl	8007918 <__retarget_lock_release_recursive>
 800b4ee:	89ab      	ldrh	r3, [r5, #12]
 800b4f0:	065b      	lsls	r3, r3, #25
 800b4f2:	f53f af1f 	bmi.w	800b334 <_vfiprintf_r+0x44>
 800b4f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4f8:	e71e      	b.n	800b338 <_vfiprintf_r+0x48>
 800b4fa:	ab03      	add	r3, sp, #12
 800b4fc:	9300      	str	r3, [sp, #0]
 800b4fe:	462a      	mov	r2, r5
 800b500:	4b05      	ldr	r3, [pc, #20]	@ (800b518 <_vfiprintf_r+0x228>)
 800b502:	a904      	add	r1, sp, #16
 800b504:	4630      	mov	r0, r6
 800b506:	f7fb fccb 	bl	8006ea0 <_printf_i>
 800b50a:	e7e4      	b.n	800b4d6 <_vfiprintf_r+0x1e6>
 800b50c:	0800bb87 	.word	0x0800bb87
 800b510:	0800bb91 	.word	0x0800bb91
 800b514:	08006971 	.word	0x08006971
 800b518:	0800b2cd 	.word	0x0800b2cd
 800b51c:	0800bb8d 	.word	0x0800bb8d

0800b520 <__swbuf_r>:
 800b520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b522:	460e      	mov	r6, r1
 800b524:	4614      	mov	r4, r2
 800b526:	4605      	mov	r5, r0
 800b528:	b118      	cbz	r0, 800b532 <__swbuf_r+0x12>
 800b52a:	6a03      	ldr	r3, [r0, #32]
 800b52c:	b90b      	cbnz	r3, 800b532 <__swbuf_r+0x12>
 800b52e:	f7fc f86f 	bl	8007610 <__sinit>
 800b532:	69a3      	ldr	r3, [r4, #24]
 800b534:	60a3      	str	r3, [r4, #8]
 800b536:	89a3      	ldrh	r3, [r4, #12]
 800b538:	071a      	lsls	r2, r3, #28
 800b53a:	d501      	bpl.n	800b540 <__swbuf_r+0x20>
 800b53c:	6923      	ldr	r3, [r4, #16]
 800b53e:	b943      	cbnz	r3, 800b552 <__swbuf_r+0x32>
 800b540:	4621      	mov	r1, r4
 800b542:	4628      	mov	r0, r5
 800b544:	f000 f82a 	bl	800b59c <__swsetup_r>
 800b548:	b118      	cbz	r0, 800b552 <__swbuf_r+0x32>
 800b54a:	f04f 37ff 	mov.w	r7, #4294967295
 800b54e:	4638      	mov	r0, r7
 800b550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b552:	6823      	ldr	r3, [r4, #0]
 800b554:	6922      	ldr	r2, [r4, #16]
 800b556:	1a98      	subs	r0, r3, r2
 800b558:	6963      	ldr	r3, [r4, #20]
 800b55a:	b2f6      	uxtb	r6, r6
 800b55c:	4283      	cmp	r3, r0
 800b55e:	4637      	mov	r7, r6
 800b560:	dc05      	bgt.n	800b56e <__swbuf_r+0x4e>
 800b562:	4621      	mov	r1, r4
 800b564:	4628      	mov	r0, r5
 800b566:	f7ff f96f 	bl	800a848 <_fflush_r>
 800b56a:	2800      	cmp	r0, #0
 800b56c:	d1ed      	bne.n	800b54a <__swbuf_r+0x2a>
 800b56e:	68a3      	ldr	r3, [r4, #8]
 800b570:	3b01      	subs	r3, #1
 800b572:	60a3      	str	r3, [r4, #8]
 800b574:	6823      	ldr	r3, [r4, #0]
 800b576:	1c5a      	adds	r2, r3, #1
 800b578:	6022      	str	r2, [r4, #0]
 800b57a:	701e      	strb	r6, [r3, #0]
 800b57c:	6962      	ldr	r2, [r4, #20]
 800b57e:	1c43      	adds	r3, r0, #1
 800b580:	429a      	cmp	r2, r3
 800b582:	d004      	beq.n	800b58e <__swbuf_r+0x6e>
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	07db      	lsls	r3, r3, #31
 800b588:	d5e1      	bpl.n	800b54e <__swbuf_r+0x2e>
 800b58a:	2e0a      	cmp	r6, #10
 800b58c:	d1df      	bne.n	800b54e <__swbuf_r+0x2e>
 800b58e:	4621      	mov	r1, r4
 800b590:	4628      	mov	r0, r5
 800b592:	f7ff f959 	bl	800a848 <_fflush_r>
 800b596:	2800      	cmp	r0, #0
 800b598:	d0d9      	beq.n	800b54e <__swbuf_r+0x2e>
 800b59a:	e7d6      	b.n	800b54a <__swbuf_r+0x2a>

0800b59c <__swsetup_r>:
 800b59c:	b538      	push	{r3, r4, r5, lr}
 800b59e:	4b29      	ldr	r3, [pc, #164]	@ (800b644 <__swsetup_r+0xa8>)
 800b5a0:	4605      	mov	r5, r0
 800b5a2:	6818      	ldr	r0, [r3, #0]
 800b5a4:	460c      	mov	r4, r1
 800b5a6:	b118      	cbz	r0, 800b5b0 <__swsetup_r+0x14>
 800b5a8:	6a03      	ldr	r3, [r0, #32]
 800b5aa:	b90b      	cbnz	r3, 800b5b0 <__swsetup_r+0x14>
 800b5ac:	f7fc f830 	bl	8007610 <__sinit>
 800b5b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5b4:	0719      	lsls	r1, r3, #28
 800b5b6:	d422      	bmi.n	800b5fe <__swsetup_r+0x62>
 800b5b8:	06da      	lsls	r2, r3, #27
 800b5ba:	d407      	bmi.n	800b5cc <__swsetup_r+0x30>
 800b5bc:	2209      	movs	r2, #9
 800b5be:	602a      	str	r2, [r5, #0]
 800b5c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5c4:	81a3      	strh	r3, [r4, #12]
 800b5c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ca:	e033      	b.n	800b634 <__swsetup_r+0x98>
 800b5cc:	0758      	lsls	r0, r3, #29
 800b5ce:	d512      	bpl.n	800b5f6 <__swsetup_r+0x5a>
 800b5d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5d2:	b141      	cbz	r1, 800b5e6 <__swsetup_r+0x4a>
 800b5d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b5d8:	4299      	cmp	r1, r3
 800b5da:	d002      	beq.n	800b5e2 <__swsetup_r+0x46>
 800b5dc:	4628      	mov	r0, r5
 800b5de:	f7fd f80b 	bl	80085f8 <_free_r>
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800b5e6:	89a3      	ldrh	r3, [r4, #12]
 800b5e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b5ec:	81a3      	strh	r3, [r4, #12]
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	6063      	str	r3, [r4, #4]
 800b5f2:	6923      	ldr	r3, [r4, #16]
 800b5f4:	6023      	str	r3, [r4, #0]
 800b5f6:	89a3      	ldrh	r3, [r4, #12]
 800b5f8:	f043 0308 	orr.w	r3, r3, #8
 800b5fc:	81a3      	strh	r3, [r4, #12]
 800b5fe:	6923      	ldr	r3, [r4, #16]
 800b600:	b94b      	cbnz	r3, 800b616 <__swsetup_r+0x7a>
 800b602:	89a3      	ldrh	r3, [r4, #12]
 800b604:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b60c:	d003      	beq.n	800b616 <__swsetup_r+0x7a>
 800b60e:	4621      	mov	r1, r4
 800b610:	4628      	mov	r0, r5
 800b612:	f000 f883 	bl	800b71c <__smakebuf_r>
 800b616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b61a:	f013 0201 	ands.w	r2, r3, #1
 800b61e:	d00a      	beq.n	800b636 <__swsetup_r+0x9a>
 800b620:	2200      	movs	r2, #0
 800b622:	60a2      	str	r2, [r4, #8]
 800b624:	6962      	ldr	r2, [r4, #20]
 800b626:	4252      	negs	r2, r2
 800b628:	61a2      	str	r2, [r4, #24]
 800b62a:	6922      	ldr	r2, [r4, #16]
 800b62c:	b942      	cbnz	r2, 800b640 <__swsetup_r+0xa4>
 800b62e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b632:	d1c5      	bne.n	800b5c0 <__swsetup_r+0x24>
 800b634:	bd38      	pop	{r3, r4, r5, pc}
 800b636:	0799      	lsls	r1, r3, #30
 800b638:	bf58      	it	pl
 800b63a:	6962      	ldrpl	r2, [r4, #20]
 800b63c:	60a2      	str	r2, [r4, #8]
 800b63e:	e7f4      	b.n	800b62a <__swsetup_r+0x8e>
 800b640:	2000      	movs	r0, #0
 800b642:	e7f7      	b.n	800b634 <__swsetup_r+0x98>
 800b644:	20000020 	.word	0x20000020

0800b648 <_raise_r>:
 800b648:	291f      	cmp	r1, #31
 800b64a:	b538      	push	{r3, r4, r5, lr}
 800b64c:	4605      	mov	r5, r0
 800b64e:	460c      	mov	r4, r1
 800b650:	d904      	bls.n	800b65c <_raise_r+0x14>
 800b652:	2316      	movs	r3, #22
 800b654:	6003      	str	r3, [r0, #0]
 800b656:	f04f 30ff 	mov.w	r0, #4294967295
 800b65a:	bd38      	pop	{r3, r4, r5, pc}
 800b65c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b65e:	b112      	cbz	r2, 800b666 <_raise_r+0x1e>
 800b660:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b664:	b94b      	cbnz	r3, 800b67a <_raise_r+0x32>
 800b666:	4628      	mov	r0, r5
 800b668:	f000 f830 	bl	800b6cc <_getpid_r>
 800b66c:	4622      	mov	r2, r4
 800b66e:	4601      	mov	r1, r0
 800b670:	4628      	mov	r0, r5
 800b672:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b676:	f000 b817 	b.w	800b6a8 <_kill_r>
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d00a      	beq.n	800b694 <_raise_r+0x4c>
 800b67e:	1c59      	adds	r1, r3, #1
 800b680:	d103      	bne.n	800b68a <_raise_r+0x42>
 800b682:	2316      	movs	r3, #22
 800b684:	6003      	str	r3, [r0, #0]
 800b686:	2001      	movs	r0, #1
 800b688:	e7e7      	b.n	800b65a <_raise_r+0x12>
 800b68a:	2100      	movs	r1, #0
 800b68c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b690:	4620      	mov	r0, r4
 800b692:	4798      	blx	r3
 800b694:	2000      	movs	r0, #0
 800b696:	e7e0      	b.n	800b65a <_raise_r+0x12>

0800b698 <raise>:
 800b698:	4b02      	ldr	r3, [pc, #8]	@ (800b6a4 <raise+0xc>)
 800b69a:	4601      	mov	r1, r0
 800b69c:	6818      	ldr	r0, [r3, #0]
 800b69e:	f7ff bfd3 	b.w	800b648 <_raise_r>
 800b6a2:	bf00      	nop
 800b6a4:	20000020 	.word	0x20000020

0800b6a8 <_kill_r>:
 800b6a8:	b538      	push	{r3, r4, r5, lr}
 800b6aa:	4d07      	ldr	r5, [pc, #28]	@ (800b6c8 <_kill_r+0x20>)
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	4604      	mov	r4, r0
 800b6b0:	4608      	mov	r0, r1
 800b6b2:	4611      	mov	r1, r2
 800b6b4:	602b      	str	r3, [r5, #0]
 800b6b6:	f7f6 ff89 	bl	80025cc <_kill>
 800b6ba:	1c43      	adds	r3, r0, #1
 800b6bc:	d102      	bne.n	800b6c4 <_kill_r+0x1c>
 800b6be:	682b      	ldr	r3, [r5, #0]
 800b6c0:	b103      	cbz	r3, 800b6c4 <_kill_r+0x1c>
 800b6c2:	6023      	str	r3, [r4, #0]
 800b6c4:	bd38      	pop	{r3, r4, r5, pc}
 800b6c6:	bf00      	nop
 800b6c8:	20000c40 	.word	0x20000c40

0800b6cc <_getpid_r>:
 800b6cc:	f7f6 bf76 	b.w	80025bc <_getpid>

0800b6d0 <__swhatbuf_r>:
 800b6d0:	b570      	push	{r4, r5, r6, lr}
 800b6d2:	460c      	mov	r4, r1
 800b6d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6d8:	2900      	cmp	r1, #0
 800b6da:	b096      	sub	sp, #88	@ 0x58
 800b6dc:	4615      	mov	r5, r2
 800b6de:	461e      	mov	r6, r3
 800b6e0:	da0d      	bge.n	800b6fe <__swhatbuf_r+0x2e>
 800b6e2:	89a3      	ldrh	r3, [r4, #12]
 800b6e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b6e8:	f04f 0100 	mov.w	r1, #0
 800b6ec:	bf14      	ite	ne
 800b6ee:	2340      	movne	r3, #64	@ 0x40
 800b6f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b6f4:	2000      	movs	r0, #0
 800b6f6:	6031      	str	r1, [r6, #0]
 800b6f8:	602b      	str	r3, [r5, #0]
 800b6fa:	b016      	add	sp, #88	@ 0x58
 800b6fc:	bd70      	pop	{r4, r5, r6, pc}
 800b6fe:	466a      	mov	r2, sp
 800b700:	f000 f848 	bl	800b794 <_fstat_r>
 800b704:	2800      	cmp	r0, #0
 800b706:	dbec      	blt.n	800b6e2 <__swhatbuf_r+0x12>
 800b708:	9901      	ldr	r1, [sp, #4]
 800b70a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b70e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b712:	4259      	negs	r1, r3
 800b714:	4159      	adcs	r1, r3
 800b716:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b71a:	e7eb      	b.n	800b6f4 <__swhatbuf_r+0x24>

0800b71c <__smakebuf_r>:
 800b71c:	898b      	ldrh	r3, [r1, #12]
 800b71e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b720:	079d      	lsls	r5, r3, #30
 800b722:	4606      	mov	r6, r0
 800b724:	460c      	mov	r4, r1
 800b726:	d507      	bpl.n	800b738 <__smakebuf_r+0x1c>
 800b728:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b72c:	6023      	str	r3, [r4, #0]
 800b72e:	6123      	str	r3, [r4, #16]
 800b730:	2301      	movs	r3, #1
 800b732:	6163      	str	r3, [r4, #20]
 800b734:	b003      	add	sp, #12
 800b736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b738:	ab01      	add	r3, sp, #4
 800b73a:	466a      	mov	r2, sp
 800b73c:	f7ff ffc8 	bl	800b6d0 <__swhatbuf_r>
 800b740:	9f00      	ldr	r7, [sp, #0]
 800b742:	4605      	mov	r5, r0
 800b744:	4639      	mov	r1, r7
 800b746:	4630      	mov	r0, r6
 800b748:	f7fc ffca 	bl	80086e0 <_malloc_r>
 800b74c:	b948      	cbnz	r0, 800b762 <__smakebuf_r+0x46>
 800b74e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b752:	059a      	lsls	r2, r3, #22
 800b754:	d4ee      	bmi.n	800b734 <__smakebuf_r+0x18>
 800b756:	f023 0303 	bic.w	r3, r3, #3
 800b75a:	f043 0302 	orr.w	r3, r3, #2
 800b75e:	81a3      	strh	r3, [r4, #12]
 800b760:	e7e2      	b.n	800b728 <__smakebuf_r+0xc>
 800b762:	89a3      	ldrh	r3, [r4, #12]
 800b764:	6020      	str	r0, [r4, #0]
 800b766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b76a:	81a3      	strh	r3, [r4, #12]
 800b76c:	9b01      	ldr	r3, [sp, #4]
 800b76e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b772:	b15b      	cbz	r3, 800b78c <__smakebuf_r+0x70>
 800b774:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b778:	4630      	mov	r0, r6
 800b77a:	f000 f81d 	bl	800b7b8 <_isatty_r>
 800b77e:	b128      	cbz	r0, 800b78c <__smakebuf_r+0x70>
 800b780:	89a3      	ldrh	r3, [r4, #12]
 800b782:	f023 0303 	bic.w	r3, r3, #3
 800b786:	f043 0301 	orr.w	r3, r3, #1
 800b78a:	81a3      	strh	r3, [r4, #12]
 800b78c:	89a3      	ldrh	r3, [r4, #12]
 800b78e:	431d      	orrs	r5, r3
 800b790:	81a5      	strh	r5, [r4, #12]
 800b792:	e7cf      	b.n	800b734 <__smakebuf_r+0x18>

0800b794 <_fstat_r>:
 800b794:	b538      	push	{r3, r4, r5, lr}
 800b796:	4d07      	ldr	r5, [pc, #28]	@ (800b7b4 <_fstat_r+0x20>)
 800b798:	2300      	movs	r3, #0
 800b79a:	4604      	mov	r4, r0
 800b79c:	4608      	mov	r0, r1
 800b79e:	4611      	mov	r1, r2
 800b7a0:	602b      	str	r3, [r5, #0]
 800b7a2:	f7f6 ff73 	bl	800268c <_fstat>
 800b7a6:	1c43      	adds	r3, r0, #1
 800b7a8:	d102      	bne.n	800b7b0 <_fstat_r+0x1c>
 800b7aa:	682b      	ldr	r3, [r5, #0]
 800b7ac:	b103      	cbz	r3, 800b7b0 <_fstat_r+0x1c>
 800b7ae:	6023      	str	r3, [r4, #0]
 800b7b0:	bd38      	pop	{r3, r4, r5, pc}
 800b7b2:	bf00      	nop
 800b7b4:	20000c40 	.word	0x20000c40

0800b7b8 <_isatty_r>:
 800b7b8:	b538      	push	{r3, r4, r5, lr}
 800b7ba:	4d06      	ldr	r5, [pc, #24]	@ (800b7d4 <_isatty_r+0x1c>)
 800b7bc:	2300      	movs	r3, #0
 800b7be:	4604      	mov	r4, r0
 800b7c0:	4608      	mov	r0, r1
 800b7c2:	602b      	str	r3, [r5, #0]
 800b7c4:	f7f6 ff72 	bl	80026ac <_isatty>
 800b7c8:	1c43      	adds	r3, r0, #1
 800b7ca:	d102      	bne.n	800b7d2 <_isatty_r+0x1a>
 800b7cc:	682b      	ldr	r3, [r5, #0]
 800b7ce:	b103      	cbz	r3, 800b7d2 <_isatty_r+0x1a>
 800b7d0:	6023      	str	r3, [r4, #0]
 800b7d2:	bd38      	pop	{r3, r4, r5, pc}
 800b7d4:	20000c40 	.word	0x20000c40

0800b7d8 <_init>:
 800b7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7da:	bf00      	nop
 800b7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7de:	bc08      	pop	{r3}
 800b7e0:	469e      	mov	lr, r3
 800b7e2:	4770      	bx	lr

0800b7e4 <_fini>:
 800b7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7e6:	bf00      	nop
 800b7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7ea:	bc08      	pop	{r3}
 800b7ec:	469e      	mov	lr, r3
 800b7ee:	4770      	bx	lr
