// Seed: 823688176
module module_0 (
    id_1
);
  input wire id_1;
  bit id_2;
  always id_2 = -1;
  assign module_2.id_21 = 0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (id_4);
  inout wire id_1;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    output tri0 id_3
    , id_37,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    output supply0 id_14,
    output wor id_15,
    output wire id_16,
    output supply1 id_17,
    input tri0 id_18,
    output wire id_19,
    output wire id_20,
    input wor id_21,
    input wand id_22,
    input supply0 id_23,
    input wand id_24,
    output tri id_25,
    input tri1 id_26,
    output logic id_27,
    input supply1 id_28,
    output tri1 id_29,
    output wire id_30,
    input wire id_31,
    input supply1 id_32,
    output tri id_33,
    input tri id_34,
    input supply0 id_35
);
  assign id_20 = -1;
  module_0 modCall_1 (id_37);
  always id_27 = -1 * 1;
  uwire id_38 = -1;
  assign id_16 = 1;
endmodule
