# Reading pref.tcl
# do BrightnessFilter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness {C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/Matrix_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:45 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness" C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/Matrix_Controller.sv 
# -- Compiling module Matrix_Controller
# 
# Top level modules:
# 	Matrix_Controller
# End time: 14:18:46 on Jun 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness {C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/Matrix_Controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:46 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness" C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/Matrix_Controller_tb.sv 
# -- Compiling module Matrix_Controller_tb
# 
# Top level modules:
# 	Matrix_Controller_tb
# End time: 14:18:46 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Matrix_Controller_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Matrix_Controller_tb 
# Start time: 14:18:46 on Jun 16,2025
# Loading sv_std.std
# Loading work.Matrix_Controller_tb
# Loading work.Matrix_Controller
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: njohn  Hostname: NAHEEM  ProcessID: 43544
#           Attempting to use alternate WLF file "./wlft6rymtf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6rymtf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# === Iniciando procesamiento ===
# [T=65000] tpu_data_arr = 00000000000000xx
#     Valores:     X,     0,     0,     0
# [T=75000] tpu_data_arr = 0000000000xx00xx
#     Valores:     X,     X,     0,     0
# [T=85000] tpu_data_arr = 000000xx00xx00xx
#     Valores:     X,     X,     X,     0
# [T=95000] tpu_data_arr = 00xx00xx00xx00xx
#     Valores:     X,     X,     X,     X
# [T=105000] tpu_data_arr = 00xx00xx00xx0000
#     Valores:     0,     X,     X,     X
# [T=115000] tpu_data_arr = 00xx00xx00000000
#     Valores:     0,     0,     X,     X
# [T=125000] tpu_data_arr = 00xx000000000000
#     Valores:     0,     0,     0,     X
# [T=135000] tpu_data_arr = 0000000000000000
#     Valores:     0,     0,     0,     0
# [T=175000] tpu_data_arr = 0000000000000020
#     Valores:    32,     0,     0,     0
# [T=185000] tpu_data_arr = 0000000000200020
#     Valores:    32,    32,     0,     0
# [T=195000] tpu_data_arr = 0000002000200020
#     Valores:    32,    32,    32,     0
# [T=205000] tpu_data_arr = 0020002000200020
#     Valores:    32,    32,    32,    32
# [T=215000] tpu_data_arr = 0020002000200000
#     Valores:     0,    32,    32,    32
# [T=225000] tpu_data_arr = 0020002000000000
#     Valores:     0,     0,    32,    32
# [T=235000] tpu_data_arr = 0020000000000000
#     Valores:     0,     0,     0,    32
# [T=245000] tpu_data_arr = 0000000000000000
#     Valores:     0,     0,     0,     0
# [T=285000] tpu_data_arr = 000000000000003c
#     Valores:    60,     0,     0,     0
# [T=295000] tpu_data_arr = 00000000003c003c
#     Valores:    60,    60,     0,     0
# [T=305000] tpu_data_arr = 0000003c003c003c
#     Valores:    60,    60,    60,     0
# [T=315000] tpu_data_arr = 003c003c003c003c
#     Valores:    60,    60,    60,    60
# [T=325000] tpu_data_arr = 003c003c003c0000
#     Valores:     0,    60,    60,    60
# [T=335000] tpu_data_arr = 003c003c00000000
#     Valores:     0,     0,    60,    60
# [T=345000] tpu_data_arr = 003c000000000000
#     Valores:     0,     0,     0,    60
# [T=355000] tpu_data_arr = 0000000000000000
#     Valores:     0,     0,     0,     0
# [T=395000] tpu_data_arr = 0000000000000040
#     Valores:    64,     0,     0,     0
# [T=405000] tpu_data_arr = 0000000000400040
#     Valores:    64,    64,     0,     0
# [T=415000] tpu_data_arr = 0000004000400040
#     Valores:    64,    64,    64,     0
# [T=425000] tpu_data_arr = 0040004000400040
#     Valores:    64,    64,    64,    64
# [T=435000] tpu_data_arr = 0040004000400000
#     Valores:     0,    64,    64,    64
# [T=445000] tpu_data_arr = 0040004000000000
#     Valores:     0,     0,    64,    64
# [T=455000] tpu_data_arr = 0040000000000000
#     Valores:     0,     0,     0,    64
# [T=465000] tpu_data_arr = 0000000000000000
#     Valores:     0,     0,     0,     0
# === Procesamiento completado ===
# ** Note: $finish    : C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/Matrix_Controller_tb.sv(73)
#    Time: 575 ns  Iteration: 0  Instance: /Matrix_Controller_tb
# 1
# Break in Module Matrix_Controller_tb at C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/Matrix_Controller_tb.sv line 73
# End time: 14:22:34 on Jun 16,2025, Elapsed time: 0:03:48
# Errors: 0, Warnings: 2
