Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 18 00:04:14 2019
| Host         : DESKTOP-6BCPIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.216        0.000                      0                 7031        0.028        0.000                      0                 7031        4.020        0.000                       0                  2560  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 40.714}     81.428          12.281          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.216        0.000                      0                 6969        0.028        0.000                      0                 6969        4.020        0.000                       0                  2560  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.708        0.000                      0                   62        1.869        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 system_i/in_out_right/inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 3.649ns (50.881%)  route 3.523ns (49.119%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.682     2.976    system_i/in_out_right/inst/ap_clk
    SLICE_X30Y72         FDRE                                         r  system_i/in_out_right/inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  system_i/in_out_right/inst/index_reg[3]/Q
                         net (fo=15, routed)          1.036     4.530    system_i/in_out_right/inst/tmp_6_fu_232_p4[2]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.654 r  system_i/in_out_right/inst/index[3]_i_42/O
                         net (fo=1, routed)           0.000     4.654    system_i/in_out_right/inst/index[3]_i_42_n_2
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.167 r  system_i/in_out_right/inst/index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.009     5.176    system_i/in_out_right/inst/index_reg[3]_i_26_n_2
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.293 r  system_i/in_out_right/inst/index_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.293    system_i/in_out_right/inst/index_reg[3]_i_17_n_2
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.410 r  system_i/in_out_right/inst/index_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.410    system_i/in_out_right/inst/index_reg[3]_i_11_n_2
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.639 r  system_i/in_out_right/inst/index_reg[3]_i_10/CO[2]
                         net (fo=5, routed)           0.927     6.567    system_i/in_out_right/inst/index_reg[3]_i_10_n_3
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.310     6.877 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56/O
                         net (fo=1, routed)           0.000     6.877    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.409 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.409    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.523    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.751    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.874    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.988    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.301 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16/O[3]
                         net (fo=1, routed)           0.664     8.965    system_i/in_out_right/inst/storemerge_fu_278_p2[27]
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.306     9.271 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_4/O
                         net (fo=2, routed)           0.877    10.148    system_i/in_out_right/inst/tmp_12_fu_330_p1[27]
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.559    12.738    system_i/in_out_right/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    12.363    system_i/in_out_right/inst/tmp_1_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 system_i/in_out_right/inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 3.685ns (51.635%)  route 3.452ns (48.365%))
  Logic Levels:           15  (CARRY4=12 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.682     2.976    system_i/in_out_right/inst/ap_clk
    SLICE_X30Y72         FDRE                                         r  system_i/in_out_right/inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  system_i/in_out_right/inst/index_reg[3]/Q
                         net (fo=15, routed)          1.036     4.530    system_i/in_out_right/inst/tmp_6_fu_232_p4[2]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.654 r  system_i/in_out_right/inst/index[3]_i_42/O
                         net (fo=1, routed)           0.000     4.654    system_i/in_out_right/inst/index[3]_i_42_n_2
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.167 r  system_i/in_out_right/inst/index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.009     5.176    system_i/in_out_right/inst/index_reg[3]_i_26_n_2
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.293 r  system_i/in_out_right/inst/index_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.293    system_i/in_out_right/inst/index_reg[3]_i_17_n_2
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.410 r  system_i/in_out_right/inst/index_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.410    system_i/in_out_right/inst/index_reg[3]_i_11_n_2
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.639 r  system_i/in_out_right/inst/index_reg[3]_i_10/CO[2]
                         net (fo=5, routed)           0.927     6.567    system_i/in_out_right/inst/index_reg[3]_i_10_n_3
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.310     6.877 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56/O
                         net (fo=1, routed)           0.000     6.877    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.409 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.409    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.523    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.751    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.874    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.988    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.102    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.341 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_15/O[2]
                         net (fo=1, routed)           0.655     8.996    system_i/in_out_right/inst/storemerge_fu_278_p2[30]
    SLICE_X32Y78         LUT5 (Prop_lut5_I0_O)        0.302     9.298 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_1/O
                         net (fo=6, routed)           0.815    10.113    system_i/in_out_right/inst/tmp_12_fu_330_p1[30]
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.559    12.738    system_i/in_out_right/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    12.363    system_i/in_out_right/inst/tmp_1_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 system_i/in_out_right/inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 3.685ns (51.635%)  route 3.452ns (48.365%))
  Logic Levels:           15  (CARRY4=12 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.682     2.976    system_i/in_out_right/inst/ap_clk
    SLICE_X30Y72         FDRE                                         r  system_i/in_out_right/inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  system_i/in_out_right/inst/index_reg[3]/Q
                         net (fo=15, routed)          1.036     4.530    system_i/in_out_right/inst/tmp_6_fu_232_p4[2]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.654 r  system_i/in_out_right/inst/index[3]_i_42/O
                         net (fo=1, routed)           0.000     4.654    system_i/in_out_right/inst/index[3]_i_42_n_2
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.167 r  system_i/in_out_right/inst/index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.009     5.176    system_i/in_out_right/inst/index_reg[3]_i_26_n_2
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.293 r  system_i/in_out_right/inst/index_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.293    system_i/in_out_right/inst/index_reg[3]_i_17_n_2
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.410 r  system_i/in_out_right/inst/index_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.410    system_i/in_out_right/inst/index_reg[3]_i_11_n_2
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.639 r  system_i/in_out_right/inst/index_reg[3]_i_10/CO[2]
                         net (fo=5, routed)           0.927     6.567    system_i/in_out_right/inst/index_reg[3]_i_10_n_3
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.310     6.877 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56/O
                         net (fo=1, routed)           0.000     6.877    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.409 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.409    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.523    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.751    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.874    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.988    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.102    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.341 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_15/O[2]
                         net (fo=1, routed)           0.655     8.996    system_i/in_out_right/inst/storemerge_fu_278_p2[30]
    SLICE_X32Y78         LUT5 (Prop_lut5_I0_O)        0.302     9.298 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_1/O
                         net (fo=6, routed)           0.815    10.113    system_i/in_out_right/inst/tmp_12_fu_330_p1[30]
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.559    12.738    system_i/in_out_right/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    12.363    system_i/in_out_right/inst/tmp_1_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 0.580ns (8.477%)  route 6.262ns (91.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.761     7.224    system_i/fir_left1/inst/fir_fir_io_s_axi_U/ap_rst_n
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.348 r  system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=76, routed)          2.500     9.849    system_i/fir_left1/inst/fir_fir_io_s_axi_U/ap_rst_n_inv
    SLICE_X42Y91         FDRE                                         r  system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.478    12.657    system_i/fir_left1/inst/fir_fir_io_s_axi_U/ap_clk
    SLICE_X42Y91         FDRE                                         r  system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.524    12.108    system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 0.580ns (8.477%)  route 6.262ns (91.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.761     7.224    system_i/fir_left1/inst/fir_fir_io_s_axi_U/ap_rst_n
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.348 r  system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=76, routed)          2.500     9.849    system_i/fir_left1/inst/fir_fir_io_s_axi_U/ap_rst_n_inv
    SLICE_X42Y91         FDRE                                         r  system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.478    12.657    system_i/fir_left1/inst/fir_fir_io_s_axi_U/ap_clk
    SLICE_X42Y91         FDRE                                         r  system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.524    12.108    system_i/fir_left1/inst/fir_fir_io_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 system_i/in_out_right/inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 3.685ns (51.729%)  route 3.439ns (48.271%))
  Logic Levels:           15  (CARRY4=12 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.682     2.976    system_i/in_out_right/inst/ap_clk
    SLICE_X30Y72         FDRE                                         r  system_i/in_out_right/inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  system_i/in_out_right/inst/index_reg[3]/Q
                         net (fo=15, routed)          1.036     4.530    system_i/in_out_right/inst/tmp_6_fu_232_p4[2]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.654 r  system_i/in_out_right/inst/index[3]_i_42/O
                         net (fo=1, routed)           0.000     4.654    system_i/in_out_right/inst/index[3]_i_42_n_2
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.167 r  system_i/in_out_right/inst/index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.009     5.176    system_i/in_out_right/inst/index_reg[3]_i_26_n_2
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.293 r  system_i/in_out_right/inst/index_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.293    system_i/in_out_right/inst/index_reg[3]_i_17_n_2
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.410 r  system_i/in_out_right/inst/index_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.410    system_i/in_out_right/inst/index_reg[3]_i_11_n_2
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.639 r  system_i/in_out_right/inst/index_reg[3]_i_10/CO[2]
                         net (fo=5, routed)           0.927     6.567    system_i/in_out_right/inst/index_reg[3]_i_10_n_3
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.310     6.877 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56/O
                         net (fo=1, routed)           0.000     6.877    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.409 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.409    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.523    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.751    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.874    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.988    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.102    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.341 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_15/O[2]
                         net (fo=1, routed)           0.655     8.996    system_i/in_out_right/inst/storemerge_fu_278_p2[30]
    SLICE_X32Y78         LUT5 (Prop_lut5_I0_O)        0.302     9.298 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_1/O
                         net (fo=6, routed)           0.802    10.100    system_i/in_out_right/inst/tmp_12_fu_330_p1[30]
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.559    12.738    system_i/in_out_right/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    12.363    system_i/in_out_right/inst/tmp_1_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 system_i/in_out_right/inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 3.685ns (51.919%)  route 3.413ns (48.081%))
  Logic Levels:           15  (CARRY4=12 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.682     2.976    system_i/in_out_right/inst/ap_clk
    SLICE_X30Y72         FDRE                                         r  system_i/in_out_right/inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  system_i/in_out_right/inst/index_reg[3]/Q
                         net (fo=15, routed)          1.036     4.530    system_i/in_out_right/inst/tmp_6_fu_232_p4[2]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.654 r  system_i/in_out_right/inst/index[3]_i_42/O
                         net (fo=1, routed)           0.000     4.654    system_i/in_out_right/inst/index[3]_i_42_n_2
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.167 r  system_i/in_out_right/inst/index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.009     5.176    system_i/in_out_right/inst/index_reg[3]_i_26_n_2
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.293 r  system_i/in_out_right/inst/index_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.293    system_i/in_out_right/inst/index_reg[3]_i_17_n_2
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.410 r  system_i/in_out_right/inst/index_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.410    system_i/in_out_right/inst/index_reg[3]_i_11_n_2
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.639 r  system_i/in_out_right/inst/index_reg[3]_i_10/CO[2]
                         net (fo=5, routed)           0.927     6.567    system_i/in_out_right/inst/index_reg[3]_i_10_n_3
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.310     6.877 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56/O
                         net (fo=1, routed)           0.000     6.877    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.409 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.409    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.523    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.751    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.874    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.988    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.102    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.341 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_15/O[2]
                         net (fo=1, routed)           0.655     8.996    system_i/in_out_right/inst/storemerge_fu_278_p2[30]
    SLICE_X32Y78         LUT5 (Prop_lut5_I0_O)        0.302     9.298 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_1/O
                         net (fo=6, routed)           0.776    10.074    system_i/in_out_right/inst/tmp_12_fu_330_p1[30]
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.559    12.738    system_i/in_out_right/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    12.363    system_i/in_out_right/inst/tmp_1_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 system_i/in_out_right/inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 3.685ns (51.919%)  route 3.413ns (48.081%))
  Logic Levels:           15  (CARRY4=12 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.682     2.976    system_i/in_out_right/inst/ap_clk
    SLICE_X30Y72         FDRE                                         r  system_i/in_out_right/inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  system_i/in_out_right/inst/index_reg[3]/Q
                         net (fo=15, routed)          1.036     4.530    system_i/in_out_right/inst/tmp_6_fu_232_p4[2]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.654 r  system_i/in_out_right/inst/index[3]_i_42/O
                         net (fo=1, routed)           0.000     4.654    system_i/in_out_right/inst/index[3]_i_42_n_2
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.167 r  system_i/in_out_right/inst/index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.009     5.176    system_i/in_out_right/inst/index_reg[3]_i_26_n_2
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.293 r  system_i/in_out_right/inst/index_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.293    system_i/in_out_right/inst/index_reg[3]_i_17_n_2
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.410 r  system_i/in_out_right/inst/index_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.410    system_i/in_out_right/inst/index_reg[3]_i_11_n_2
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.639 r  system_i/in_out_right/inst/index_reg[3]_i_10/CO[2]
                         net (fo=5, routed)           0.927     6.567    system_i/in_out_right/inst/index_reg[3]_i_10_n_3
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.310     6.877 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56/O
                         net (fo=1, routed)           0.000     6.877    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.409 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.409    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.523    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.751    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.874    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.988    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.102    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.341 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_15/O[2]
                         net (fo=1, routed)           0.655     8.996    system_i/in_out_right/inst/storemerge_fu_278_p2[30]
    SLICE_X32Y78         LUT5 (Prop_lut5_I0_O)        0.302     9.298 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_1/O
                         net (fo=6, routed)           0.776    10.074    system_i/in_out_right/inst/tmp_12_fu_330_p1[30]
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.559    12.738    system_i/in_out_right/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    12.363    system_i/in_out_right/inst/tmp_1_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 system_i/in_out_right/inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 3.571ns (50.719%)  route 3.470ns (49.281%))
  Logic Levels:           14  (CARRY4=11 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.682     2.976    system_i/in_out_right/inst/ap_clk
    SLICE_X30Y72         FDRE                                         r  system_i/in_out_right/inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  system_i/in_out_right/inst/index_reg[3]/Q
                         net (fo=15, routed)          1.036     4.530    system_i/in_out_right/inst/tmp_6_fu_232_p4[2]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.654 r  system_i/in_out_right/inst/index[3]_i_42/O
                         net (fo=1, routed)           0.000     4.654    system_i/in_out_right/inst/index[3]_i_42_n_2
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.167 r  system_i/in_out_right/inst/index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.009     5.176    system_i/in_out_right/inst/index_reg[3]_i_26_n_2
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.293 r  system_i/in_out_right/inst/index_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.293    system_i/in_out_right/inst/index_reg[3]_i_17_n_2
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.410 r  system_i/in_out_right/inst/index_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.410    system_i/in_out_right/inst/index_reg[3]_i_11_n_2
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.639 r  system_i/in_out_right/inst/index_reg[3]_i_10/CO[2]
                         net (fo=5, routed)           0.927     6.567    system_i/in_out_right/inst/index_reg[3]_i_10_n_3
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.310     6.877 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56/O
                         net (fo=1, routed)           0.000     6.877    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.409 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.409    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.523    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.751    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.874    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.988    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.227 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16/O[2]
                         net (fo=1, routed)           0.787     9.014    system_i/in_out_right/inst/storemerge_fu_278_p2[26]
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.302     9.316 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_5/O
                         net (fo=2, routed)           0.701    10.017    system_i/in_out_right/inst/tmp_12_fu_330_p1[26]
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.559    12.738    system_i/in_out_right/inst/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    12.363    system_i/in_out_right/inst/tmp_1_reg_463_reg__0
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 system_i/in_out_right/inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/in_out_right/inst/tmp_11_fu_373_p2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 3.763ns (53.561%)  route 3.263ns (46.439%))
  Logic Levels:           15  (CARRY4=12 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.682     2.976    system_i/in_out_right/inst/ap_clk
    SLICE_X30Y72         FDRE                                         r  system_i/in_out_right/inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     3.494 f  system_i/in_out_right/inst/index_reg[3]/Q
                         net (fo=15, routed)          1.036     4.530    system_i/in_out_right/inst/tmp_6_fu_232_p4[2]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.654 r  system_i/in_out_right/inst/index[3]_i_42/O
                         net (fo=1, routed)           0.000     4.654    system_i/in_out_right/inst/index[3]_i_42_n_2
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.167 r  system_i/in_out_right/inst/index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.009     5.176    system_i/in_out_right/inst/index_reg[3]_i_26_n_2
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.293 r  system_i/in_out_right/inst/index_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.293    system_i/in_out_right/inst/index_reg[3]_i_17_n_2
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.410 r  system_i/in_out_right/inst/index_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.410    system_i/in_out_right/inst/index_reg[3]_i_11_n_2
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.639 r  system_i/in_out_right/inst/index_reg[3]_i_10/CO[2]
                         net (fo=5, routed)           0.927     6.567    system_i/in_out_right/inst/index_reg[3]_i_10_n_3
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.310     6.877 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56/O
                         net (fo=1, routed)           0.000     6.877    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_56_n_2
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.409 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.409    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_29_n_2
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.523    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_23_n_2
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.637    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_22_n_2
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.751    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_21_n_2
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.874    system_i/in_out_right/inst/tmp_1_fu_359_p2_i_19_n_2
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.988    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_17_n_2
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.102    system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_16_n_2
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.415 r  system_i/in_out_right/inst/tmp_1_reg_463_reg__0_i_15/O[3]
                         net (fo=1, routed)           0.418     8.833    system_i/in_out_right/inst/storemerge_fu_278_p2[31]
    SLICE_X28Y77         LUT5 (Prop_lut5_I0_O)        0.306     9.139 r  system_i/in_out_right/inst/tmp_11_fu_373_p2_i_1/O
                         net (fo=4, routed)           0.862    10.002    system_i/in_out_right/inst/tmp_12_fu_330_p1[31]
    DSP48_X2Y30          DSP48E1                                      r  system_i/in_out_right/inst/tmp_11_fu_373_p2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.554    12.733    system_i/in_out_right/inst/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  system_i/in_out_right/inst/tmp_11_fu_373_p2/CLK
                         clock pessimism              0.229    12.963    
                         clock uncertainty           -0.154    12.808    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    12.358    system_i/in_out_right/inst/tmp_11_fu_373_p2
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  2.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.730%)  route 0.223ns (61.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.548     0.884    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.223     1.248    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[2]
    SLICE_X44Y85         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.819     1.185    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y85         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X44Y85         FDRE (Hold_fdre_C_D)         0.070     1.220    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.545     0.881    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y81         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.203     1.247    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[8]
    SLICE_X44Y81         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.815     1.181    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y81         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.070     1.216    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/fir_left1/inst/i_2_reg_394_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fir_left1/inst/c_U/fir_c_ram_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.249ns (41.807%)  route 0.347ns (58.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.601     0.937    system_i/fir_left1/inst/ap_clk
    RAMB18_X2Y19         RAMB18E1                                     r  system_i/fir_left1/inst/i_2_reg_394_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.141 r  system_i/fir_left1/inst/i_2_reg_394_reg_rep/DOADO[6]
                         net (fo=1, routed)           0.177     1.318    system_i/fir_left1/inst/c_U/fir_c_ram_U/DOADO[6]
    SLICE_X33Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.363 r  system_i/fir_left1/inst/c_U/fir_c_ram_U/ram_reg_i_20__0/O
                         net (fo=1, routed)           0.169     1.532    system_i/fir_left1/inst/c_U/fir_c_ram_U/ram_reg_i_20__0_n_12
    RAMB18_X2Y20         RAMB18E1                                     r  system_i/fir_left1/inst/c_U/fir_c_ram_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.867     1.233    system_i/fir_left1/inst/c_U/fir_c_ram_U/ap_clk
    RAMB18_X2Y20         RAMB18E1                                     r  system_i/fir_left1/inst/c_U/fir_c_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.030     1.203    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.499    system_i/fir_left1/inst/c_U/fir_c_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.590%)  route 0.234ns (62.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.548     0.884    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.234     1.259    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[1]
    SLICE_X44Y84         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.818     1.184    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y84         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.070     1.219    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.307%)  route 0.237ns (62.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.544     0.880    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X52Y80         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.237     1.258    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[13]
    SLICE_X44Y81         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.815     1.181    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y81         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.070     1.216    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.278%)  route 0.237ns (62.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.548     0.884    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.237     1.262    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[3]
    SLICE_X45Y85         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.819     1.185    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y85         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.066     1.216    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.854%)  route 0.219ns (57.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.545     0.881    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y81         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.219     1.263    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[6]
    SLICE_X44Y81         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.815     1.181    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y81         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.066     1.212    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.930%)  route 0.251ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.544     0.880    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X52Y80         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.251     1.272    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[12]
    SLICE_X44Y83         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.817     1.183    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y83         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.070     1.218    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.655     0.991    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.242    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y103        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.929     1.295    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.576     0.912    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y96         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.110     1.163    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y96         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.844     1.210    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y35    system_i/in_out_left/inst/tmp_11_reg_483_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y29    system_i/in_out_right/inst/tmp_11_reg_483_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y38    system_i/in_out_left/inst/tmp_1_reg_463_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32    system_i/in_out_right/inst/tmp_1_reg_463_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y33    system_i/in_out_left/inst/tmp_reg_478_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y26    system_i/in_out_right/inst/tmp_reg_478_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y23    system_i/fir_right/inst/fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y22    system_i/fir_right/inst/acc_reg_850_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y20    system_i/fir_left1/inst/acc_reg_850_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21    system_i/fir_left1/inst/fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Time_Count_Reg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.580ns (12.279%)  route 4.144ns (87.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.819     7.731    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X113Y49        FDCE                                         f  system_i/Speaker_0/inst/Time_Count_Reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.703    12.882    system_i/Speaker_0/inst/Clk
    SLICE_X113Y49        FDCE                                         r  system_i/Speaker_0/inst/Time_Count_Reg_reg[20]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X113Y49        FDCE (Recov_fdce_C_CLR)     -0.405    12.438    system_i/Speaker_0/inst/Time_Count_Reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Time_Count_Reg_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.580ns (12.279%)  route 4.144ns (87.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.819     7.731    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X113Y49        FDCE                                         f  system_i/Speaker_0/inst/Time_Count_Reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.703    12.882    system_i/Speaker_0/inst/Clk
    SLICE_X113Y49        FDCE                                         r  system_i/Speaker_0/inst/Time_Count_Reg_reg[25]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X113Y49        FDCE (Recov_fdce_C_CLR)     -0.405    12.438    system_i/Speaker_0/inst/Time_Count_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Time_Count_Reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.580ns (12.279%)  route 4.144ns (87.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.819     7.731    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X113Y49        FDCE                                         f  system_i/Speaker_0/inst/Time_Count_Reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.703    12.882    system_i/Speaker_0/inst/Clk
    SLICE_X113Y49        FDCE                                         r  system_i/Speaker_0/inst/Time_Count_Reg_reg[2]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X113Y49        FDCE (Recov_fdce_C_CLR)     -0.405    12.438    system_i/Speaker_0/inst/Time_Count_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Time_Count_Reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.580ns (12.279%)  route 4.144ns (87.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.819     7.731    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X113Y49        FDCE                                         f  system_i/Speaker_0/inst/Time_Count_Reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.703    12.882    system_i/Speaker_0/inst/Clk
    SLICE_X113Y49        FDCE                                         r  system_i/Speaker_0/inst/Time_Count_Reg_reg[4]/C
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X113Y49        FDCE (Recov_fdce_C_CLR)     -0.405    12.438    system_i/Speaker_0/inst/Time_Count_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.580ns (12.169%)  route 4.186ns (87.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.862     7.773    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X110Y54        FDCE                                         f  system_i/Speaker_0/inst/Divide_Count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.686    12.865    system_i/Speaker_0/inst/Clk
    SLICE_X110Y54        FDCE                                         r  system_i/Speaker_0/inst/Divide_Count_reg[12]/C
                         clock pessimism              0.229    13.094    
                         clock uncertainty           -0.154    12.940    
    SLICE_X110Y54        FDCE (Recov_fdce_C_CLR)     -0.405    12.535    system_i/Speaker_0/inst/Divide_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.580ns (12.169%)  route 4.186ns (87.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.862     7.773    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X110Y54        FDCE                                         f  system_i/Speaker_0/inst/Divide_Count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.686    12.865    system_i/Speaker_0/inst/Clk
    SLICE_X110Y54        FDCE                                         r  system_i/Speaker_0/inst/Divide_Count_reg[13]/C
                         clock pessimism              0.229    13.094    
                         clock uncertainty           -0.154    12.940    
    SLICE_X110Y54        FDCE (Recov_fdce_C_CLR)     -0.405    12.535    system_i/Speaker_0/inst/Divide_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.580ns (12.169%)  route 4.186ns (87.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.862     7.773    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X110Y54        FDCE                                         f  system_i/Speaker_0/inst/Divide_Count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.686    12.865    system_i/Speaker_0/inst/Clk
    SLICE_X110Y54        FDCE                                         r  system_i/Speaker_0/inst/Divide_Count_reg[14]/C
                         clock pessimism              0.229    13.094    
                         clock uncertainty           -0.154    12.940    
    SLICE_X110Y54        FDCE (Recov_fdce_C_CLR)     -0.405    12.535    system_i/Speaker_0/inst/Divide_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.580ns (12.169%)  route 4.186ns (87.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.862     7.773    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X110Y54        FDCE                                         f  system_i/Speaker_0/inst/Divide_Count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.686    12.865    system_i/Speaker_0/inst/Clk
    SLICE_X110Y54        FDCE                                         r  system_i/Speaker_0/inst/Divide_Count_reg[15]/C
                         clock pessimism              0.229    13.094    
                         clock uncertainty           -0.154    12.940    
    SLICE_X110Y54        FDCE (Recov_fdce_C_CLR)     -0.405    12.535    system_i/Speaker_0/inst/Divide_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.580ns (12.169%)  route 4.186ns (87.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.862     7.773    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X110Y54        FDCE                                         f  system_i/Speaker_0/inst/Divide_Count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.686    12.865    system_i/Speaker_0/inst/Clk
    SLICE_X110Y54        FDCE                                         r  system_i/Speaker_0/inst/Divide_Count_reg[16]/C
                         clock pessimism              0.229    13.094    
                         clock uncertainty           -0.154    12.940    
    SLICE_X110Y54        FDCE (Recov_fdce_C_CLR)     -0.405    12.535    system_i/Speaker_0/inst/Divide_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.580ns (12.169%)  route 4.186ns (87.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.713     3.007    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.324     6.787    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.862     7.773    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X110Y54        FDCE                                         f  system_i/Speaker_0/inst/Divide_Count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        1.686    12.865    system_i/Speaker_0/inst/Clk
    SLICE_X110Y54        FDCE                                         r  system_i/Speaker_0/inst/Divide_Count_reg[17]/C
                         clock pessimism              0.229    13.094    
                         clock uncertainty           -0.154    12.940    
    SLICE_X110Y54        FDCE (Recov_fdce_C_CLR)     -0.405    12.535    system_i/Speaker_0/inst/Divide_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  4.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Time_Count_Reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.186ns (8.800%)  route 1.928ns (91.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.333     3.027    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X113Y49        FDCE                                         f  system_i/Speaker_0/inst/Time_Count_Reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.914     1.280    system_i/Speaker_0/inst/Clk
    SLICE_X113Y49        FDCE                                         r  system_i/Speaker_0/inst/Time_Count_Reg_reg[20]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X113Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    system_i/Speaker_0/inst/Time_Count_Reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Time_Count_Reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.186ns (8.800%)  route 1.928ns (91.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.333     3.027    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X113Y49        FDCE                                         f  system_i/Speaker_0/inst/Time_Count_Reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.914     1.280    system_i/Speaker_0/inst/Clk
    SLICE_X113Y49        FDCE                                         r  system_i/Speaker_0/inst/Time_Count_Reg_reg[25]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X113Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    system_i/Speaker_0/inst/Time_Count_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Time_Count_Reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.186ns (8.800%)  route 1.928ns (91.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.333     3.027    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X113Y49        FDCE                                         f  system_i/Speaker_0/inst/Time_Count_Reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.914     1.280    system_i/Speaker_0/inst/Clk
    SLICE_X113Y49        FDCE                                         r  system_i/Speaker_0/inst/Time_Count_Reg_reg[2]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X113Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    system_i/Speaker_0/inst/Time_Count_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Time_Count_Reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.186ns (8.800%)  route 1.928ns (91.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.333     3.027    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X113Y49        FDCE                                         f  system_i/Speaker_0/inst/Time_Count_Reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.914     1.280    system_i/Speaker_0/inst/Clk
    SLICE_X113Y49        FDCE                                         r  system_i/Speaker_0/inst/Time_Count_Reg_reg[4]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X113Y49        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    system_i/Speaker_0/inst/Time_Count_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.968ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/State_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.186ns (9.324%)  route 1.809ns (90.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.215     2.909    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X108Y52        FDCE                                         f  system_i/Speaker_0/inst/State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.906     1.272    system_i/Speaker_0/inst/Clk
    SLICE_X108Y52        FDCE                                         r  system_i/Speaker_0/inst/State_reg[2]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X108Y52        FDCE (Remov_fdce_C_CLR)     -0.067     0.941    system_i/Speaker_0/inst/State_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/State_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.186ns (9.324%)  route 1.809ns (90.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.215     2.909    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X108Y52        FDCE                                         f  system_i/Speaker_0/inst/State_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.906     1.272    system_i/Speaker_0/inst/Clk
    SLICE_X108Y52        FDCE                                         r  system_i/Speaker_0/inst/State_reg[3]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X108Y52        FDCE (Remov_fdce_C_CLR)     -0.067     0.941    system_i/Speaker_0/inst/State_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.986ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Frequency_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.186ns (9.238%)  route 1.827ns (90.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.233     2.927    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X108Y51        FDCE                                         f  system_i/Speaker_0/inst/Divide_Frequency_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.906     1.272    system_i/Speaker_0/inst/Clk
    SLICE_X108Y51        FDCE                                         r  system_i/Speaker_0/inst/Divide_Frequency_reg[4]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X108Y51        FDCE (Remov_fdce_C_CLR)     -0.067     0.941    system_i/Speaker_0/inst/Divide_Frequency_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.986ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Frequency_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.186ns (9.238%)  route 1.827ns (90.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.233     2.927    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X108Y51        FDCE                                         f  system_i/Speaker_0/inst/Divide_Frequency_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.906     1.272    system_i/Speaker_0/inst/Clk
    SLICE_X108Y51        FDCE                                         r  system_i/Speaker_0/inst/Divide_Frequency_reg[5]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X108Y51        FDCE (Remov_fdce_C_CLR)     -0.067     0.941    system_i/Speaker_0/inst/Divide_Frequency_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.988ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Frequency_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.186ns (9.346%)  route 1.804ns (90.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.210     2.904    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X107Y52        FDCE                                         f  system_i/Speaker_0/inst/Divide_Frequency_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.906     1.272    system_i/Speaker_0/inst/Clk
    SLICE_X107Y52        FDCE                                         r  system_i/Speaker_0/inst/Divide_Frequency_reg[0]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X107Y52        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    system_i/Speaker_0/inst/Divide_Frequency_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Speaker_0/inst/Divide_Frequency_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.186ns (9.346%)  route 1.804ns (90.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.578     0.914    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X59Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.594     2.649    system_i/Speaker_0/inst/Rst
    SLICE_X106Y51        LUT1 (Prop_lut1_I0_O)        0.045     2.694 f  system_i/Speaker_0/inst/PWM_i_2/O
                         net (fo=62, routed)          0.210     2.904    system_i/Speaker_0/inst/PWM_i_2_n_0
    SLICE_X107Y52        FDCE                                         f  system_i/Speaker_0/inst/Divide_Frequency_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/system_processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/system_processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/system_processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2566, routed)        0.906     1.272    system_i/Speaker_0/inst/Clk
    SLICE_X107Y52        FDCE                                         r  system_i/Speaker_0/inst/Divide_Frequency_reg[1]/C
                         clock pessimism             -0.264     1.008    
    SLICE_X107Y52        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    system_i/Speaker_0/inst/Divide_Frequency_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  1.988    





