#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\v2009.vpi";
S_000001be77357a90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001be7735a0b0 .scope module, "test_bne_TB" "test_bne_TB" 3 2;
 .timescale 0 0;
v000001be773ba510_0 .var "clk", 0 0;
v000001be773bbb90_0 .net "dataadr", 31 0, v000001be773b4250_0;  1 drivers
v000001be773baf10_0 .net "memwrite", 0 0, L_000001be773bb910;  1 drivers
v000001be773baab0_0 .var "reset", 0 0;
v000001be773bb0f0_0 .net "writedata", 31 0, L_000001be77479950;  1 drivers
E_000001be77353610 .event negedge, v000001be7734e240_0;
S_000001be773333e0 .scope module, "dut" "top" 3 8, 4 5 0, S_000001be7735a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000001be773bb050_0 .net "clk", 0 0, v000001be773ba510_0;  1 drivers
v000001be773ba1f0_0 .net "dataadr", 31 0, v000001be773b4250_0;  alias, 1 drivers
v000001be773ba290_0 .net "instr", 31 0, L_000001be77348e00;  1 drivers
v000001be773ba0b0_0 .net "memwrite", 0 0, L_000001be773bb910;  alias, 1 drivers
v000001be773ba3d0_0 .net "pc", 31 0, v000001be773b5330_0;  1 drivers
v000001be773ba470_0 .net "readdata", 31 0, L_000001be77348620;  1 drivers
v000001be773bb5f0_0 .net "reset", 0 0, v000001be773baab0_0;  1 drivers
v000001be773ba6f0_0 .net "writedata", 31 0, L_000001be77479950;  alias, 1 drivers
L_000001be77479630 .part v000001be773b5330_0, 2, 6;
S_000001be77333570 .scope module, "dmem" "dmem" 4 28, 5 1 0, S_000001be773333e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001be77348620 .functor BUFZ 32, L_000001be77478410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be7734e1a0 .array "RAM", 0 63, 31 0;
v000001be7734eec0_0 .net *"_ivl_0", 31 0, L_000001be77478410;  1 drivers
v000001be7734e740_0 .net *"_ivl_3", 29 0, L_000001be77478ff0;  1 drivers
v000001be7734f460_0 .net "a", 31 0, v000001be773b4250_0;  alias, 1 drivers
v000001be7734e240_0 .net "clk", 0 0, v000001be773ba510_0;  alias, 1 drivers
v000001be7734ef60_0 .net "rd", 31 0, L_000001be77348620;  alias, 1 drivers
v000001be7734f640_0 .net "wd", 31 0, L_000001be77479950;  alias, 1 drivers
v000001be7734e380_0 .net "we", 0 0, L_000001be773bb910;  alias, 1 drivers
E_000001be77353550 .event posedge, v000001be7734e240_0;
L_000001be77478410 .array/port v000001be7734e1a0, L_000001be77478ff0;
L_000001be77478ff0 .part v000001be773b4250_0, 2, 30;
S_000001be77335080 .scope module, "imem" "imem" 4 24, 6 1 0, S_000001be773333e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001be77348e00 .functor BUFZ 32, L_000001be77479db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001be7734ee20 .array "RAM", 0 63, 31 0;
v000001be7734f140_0 .net *"_ivl_0", 31 0, L_000001be77479db0;  1 drivers
v000001be7734e4c0_0 .net *"_ivl_2", 7 0, L_000001be77478550;  1 drivers
L_000001be774203a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001be7734dd40_0 .net *"_ivl_5", 1 0, L_000001be774203a0;  1 drivers
v000001be7734e560_0 .net "a", 5 0, L_000001be77479630;  1 drivers
v000001be7734eba0_0 .net "rd", 31 0, L_000001be77348e00;  alias, 1 drivers
L_000001be77479db0 .array/port v000001be7734ee20, L_000001be77478550;
L_000001be77478550 .concat [ 6 2 0 0], L_000001be77479630, L_000001be774203a0;
S_000001be77335210 .scope module, "mips" "mips" 4 14, 7 7 0, S_000001be773333e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v000001be773ba970_0 .net "alucontrol", 2 0, v000001be7734f960_0;  1 drivers
v000001be773ba5b0_0 .net "aluout", 31 0, v000001be773b4250_0;  alias, 1 drivers
v000001be773bad30_0 .net "alusrc", 0 0, L_000001be773bb870;  1 drivers
v000001be773ba150_0 .net "clk", 0 0, v000001be773ba510_0;  alias, 1 drivers
v000001be773bb730_0 .net "instr", 31 0, L_000001be77348e00;  alias, 1 drivers
v000001be773bbeb0_0 .net "jump", 0 0, L_000001be773bb9b0;  1 drivers
v000001be773badd0_0 .net "memtoreg", 0 0, L_000001be773ba830;  1 drivers
v000001be773bac90_0 .net "memwrite", 0 0, L_000001be773bb910;  alias, 1 drivers
v000001be773bb550_0 .net "pc", 31 0, v000001be773b5330_0;  alias, 1 drivers
v000001be773bafb0_0 .net "pcsrc", 0 0, v000001be773b5970_0;  1 drivers
v000001be773bb690_0 .net "readdata", 31 0, L_000001be77348620;  alias, 1 drivers
v000001be773bbe10_0 .net "regdst", 0 0, L_000001be773bb370;  1 drivers
v000001be773baa10_0 .net "regwrite", 0 0, L_000001be773ba330;  1 drivers
v000001be773bb7d0_0 .net "reset", 0 0, v000001be773baab0_0;  alias, 1 drivers
v000001be773bbf50_0 .net "writedata", 31 0, L_000001be77479950;  alias, 1 drivers
v000001be773ba650_0 .net "zero", 0 0, v000001be773b46b0_0;  1 drivers
L_000001be773ba8d0 .part L_000001be77348e00, 26, 6;
L_000001be773bab50 .part L_000001be77348e00, 0, 6;
S_000001be77314750 .scope module, "c" "controller" 7 19, 8 7 0, S_000001be77335210;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
    .port_info 11 /INPUT 1 "clk";
v000001be7734f0a0_0 .net "alucontrol", 2 0, v000001be7734f960_0;  alias, 1 drivers
v000001be7734f780_0 .net "aluop", 2 0, L_000001be773ba790;  1 drivers
v000001be7734f320_0 .net "alusrc", 0 0, L_000001be773bb870;  alias, 1 drivers
v000001be7734ed80_0 .net "branch", 0 0, L_000001be773bba50;  1 drivers
v000001be7734f500_0 .net "clk", 0 0, v000001be773ba510_0;  alias, 1 drivers
v000001be7734ece0_0 .net "funct", 5 0, L_000001be773bab50;  1 drivers
v000001be7734f820_0 .net "jump", 0 0, L_000001be773bb9b0;  alias, 1 drivers
v000001be7734f8c0_0 .net "memtoreg", 0 0, L_000001be773ba830;  alias, 1 drivers
v000001be773474e0_0 .net "memwrite", 0 0, L_000001be773bb910;  alias, 1 drivers
v000001be773b58d0_0 .net "op", 5 0, L_000001be773ba8d0;  1 drivers
v000001be773b5970_0 .var "pcsrc", 0 0;
v000001be773b50b0_0 .net "regdst", 0 0, L_000001be773bb370;  alias, 1 drivers
v000001be773b4b10_0 .net "regwrite", 0 0, L_000001be773ba330;  alias, 1 drivers
v000001be773b4d90_0 .net "zero", 0 0, v000001be773b46b0_0;  alias, 1 drivers
E_000001be773537d0 .event anyedge, v000001be7734f000_0, v000001be7734e7e0_0, v000001be773b4d90_0;
S_000001be773148e0 .scope module, "ad" "aludec" 8 35, 9 1 0, S_000001be77314750;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 3 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001be7734f960_0 .var "alucontrol", 2 0;
v000001be7734e600_0 .net "aluop", 2 0, L_000001be773ba790;  alias, 1 drivers
v000001be7734f6e0_0 .net "funct", 5 0, L_000001be773bab50;  alias, 1 drivers
E_000001be77353090 .event anyedge, v000001be7734e600_0, v000001be7734f6e0_0;
S_000001be7731bc00 .scope begin, "aludecblock" "aludecblock" 9 7, 9 7 0, S_000001be773148e0;
 .timescale 0 0;
S_000001be7731bd90 .scope module, "md" "maindec" 8 23, 10 4 0, S_000001be77314750;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 3 "aluop";
    .port_info 9 /INPUT 1 "clk";
v000001be7734ec40_0 .net *"_ivl_10", 9 0, v000001be7734e920_0;  1 drivers
v000001be7734e6a0_0 .net "aluop", 2 0, L_000001be773ba790;  alias, 1 drivers
v000001be7734f1e0_0 .net "alusrc", 0 0, L_000001be773bb870;  alias, 1 drivers
v000001be7734e7e0_0 .net "branch", 0 0, L_000001be773bba50;  alias, 1 drivers
v000001be7734e880_0 .net "clk", 0 0, v000001be773ba510_0;  alias, 1 drivers
v000001be7734e920_0 .var "controls", 9 0;
v000001be7734db60_0 .net "jump", 0 0, L_000001be773bb9b0;  alias, 1 drivers
v000001be7734fa00_0 .net "memtoreg", 0 0, L_000001be773ba830;  alias, 1 drivers
v000001be7734e9c0_0 .net "memwrite", 0 0, L_000001be773bb910;  alias, 1 drivers
v000001be7734f000_0 .net "op", 5 0, L_000001be773ba8d0;  alias, 1 drivers
v000001be7734f3c0_0 .net "regdst", 0 0, L_000001be773bb370;  alias, 1 drivers
v000001be7734f280_0 .net "regwrite", 0 0, L_000001be773ba330;  alias, 1 drivers
E_000001be773533d0 .event anyedge, v000001be7734f000_0;
L_000001be773ba330 .part v000001be7734e920_0, 9, 1;
L_000001be773bb370 .part v000001be7734e920_0, 8, 1;
L_000001be773bb870 .part v000001be7734e920_0, 7, 1;
L_000001be773bba50 .part v000001be7734e920_0, 6, 1;
L_000001be773bb910 .part v000001be7734e920_0, 5, 1;
L_000001be773ba830 .part v000001be7734e920_0, 4, 1;
L_000001be773bb9b0 .part v000001be7734e920_0, 3, 1;
L_000001be773ba790 .part v000001be7734e920_0, 0, 3;
S_000001be77315490 .scope module, "dp" "datapath" 7 33, 11 9 0, S_000001be77335210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v000001be773b8a30_0 .net *"_ivl_3", 3 0, L_000001be773bb410;  1 drivers
v000001be773b71d0_0 .net *"_ivl_5", 25 0, L_000001be773bb4b0;  1 drivers
L_000001be77420118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001be773b7630_0 .net/2u *"_ivl_6", 1 0, L_000001be77420118;  1 drivers
v000001be773b7270_0 .net "alucontrol", 2 0, v000001be7734f960_0;  alias, 1 drivers
v000001be773b8ad0_0 .net "aluout", 31 0, v000001be773b4250_0;  alias, 1 drivers
v000001be773b8b70_0 .net "alusrc", 0 0, L_000001be773bb870;  alias, 1 drivers
v000001be773b8030_0 .net "clk", 0 0, v000001be773ba510_0;  alias, 1 drivers
v000001be773b8d50_0 .net "instr", 31 0, L_000001be77348e00;  alias, 1 drivers
v000001be773b7950_0 .net "jump", 0 0, L_000001be773bb9b0;  alias, 1 drivers
v000001be773b8e90_0 .net "memtoreg", 0 0, L_000001be773ba830;  alias, 1 drivers
v000001be773b7bd0_0 .net "pc", 31 0, v000001be773b5330_0;  alias, 1 drivers
v000001be773b7310_0 .net "pcbranch", 31 0, L_000001be773bb230;  1 drivers
v000001be773b80d0_0 .net "pcnext", 31 0, L_000001be773bbc30;  1 drivers
v000001be773b7770_0 .net "pcnextbr", 31 0, L_000001be773bb2d0;  1 drivers
v000001be773b8f30_0 .net "pcplus4", 31 0, L_000001be773bb190;  1 drivers
v000001be773b8170_0 .net "pcsrc", 0 0, v000001be773b5970_0;  alias, 1 drivers
v000001be773b7d10_0 .net "readdata", 31 0, L_000001be77348620;  alias, 1 drivers
v000001be773b73b0_0 .net "regdst", 0 0, L_000001be773bb370;  alias, 1 drivers
v000001be773b7db0_0 .net "regwrite", 0 0, L_000001be773ba330;  alias, 1 drivers
v000001be773b7130_0 .net "reset", 0 0, v000001be773baab0_0;  alias, 1 drivers
v000001be773b74f0_0 .net "result", 31 0, L_000001be77479f90;  1 drivers
v000001be773b8210_0 .net "signimm", 31 0, L_000001be77478d70;  1 drivers
v000001be773b7810_0 .net "signimmsh", 31 0, L_000001be773babf0;  1 drivers
v000001be773b78b0_0 .net "srca", 31 0, L_000001be77479a90;  1 drivers
v000001be773b7ef0_0 .net "srcb", 31 0, L_000001be77479770;  1 drivers
v000001be773b82b0_0 .net "writedata", 31 0, L_000001be77479950;  alias, 1 drivers
v000001be773b8350_0 .net "writereg", 4 0, L_000001be77478730;  1 drivers
v000001be773bae70_0 .net "zero", 0 0, v000001be773b46b0_0;  alias, 1 drivers
L_000001be773bb410 .part L_000001be773bb190, 28, 4;
L_000001be773bb4b0 .part L_000001be77348e00, 0, 26;
L_000001be773bbcd0 .concat [ 2 26 4 0], L_000001be77420118, L_000001be773bb4b0, L_000001be773bb410;
L_000001be774789b0 .part L_000001be77348e00, 21, 5;
L_000001be774784b0 .part L_000001be77348e00, 16, 5;
L_000001be77479450 .part L_000001be77348e00, 16, 5;
L_000001be774782d0 .part L_000001be77348e00, 11, 5;
L_000001be77478f50 .part L_000001be77348e00, 0, 16;
S_000001be77315620 .scope module, "alu" "alu" 11 98, 12 9 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "zero";
v000001be773b5150_0 .net "alucontrol", 2 0, v000001be7734f960_0;  alias, 1 drivers
v000001be773b4250_0 .var "aluout", 31 0;
v000001be773b4930_0 .net "srca", 31 0, L_000001be77479a90;  alias, 1 drivers
v000001be773b49d0_0 .net "srcb", 31 0, L_000001be77479770;  alias, 1 drivers
v000001be773b46b0_0 .var "zero", 0 0;
E_000001be77353310 .event anyedge, v000001be7734f960_0, v000001be773b4930_0, v000001be773b49d0_0;
S_000001be773196a0 .scope begin, "alublock" "alublock" 12 16, 12 16 0, S_000001be77315620;
 .timescale 0 0;
S_000001be77319830 .scope module, "immsh" "sl2" 11 43, 13 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001be773b5470_0 .net *"_ivl_1", 29 0, L_000001be773bbaf0;  1 drivers
L_000001be774200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001be773b5a10_0 .net/2u *"_ivl_2", 1 0, L_000001be774200d0;  1 drivers
v000001be773b4a70_0 .net "a", 31 0, L_000001be77478d70;  alias, 1 drivers
v000001be773b5dd0_0 .net "y", 31 0, L_000001be773babf0;  alias, 1 drivers
L_000001be773bbaf0 .part L_000001be77478d70, 0, 30;
L_000001be773babf0 .concat [ 2 30 0 0], L_000001be774200d0, L_000001be773bbaf0;
S_000001be77328370 .scope module, "pcadd1" "adder" 11 38, 14 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001be773b4bb0_0 .net "a", 31 0, v000001be773b5330_0;  alias, 1 drivers
L_000001be77420088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001be773b5bf0_0 .net "b", 31 0, L_000001be77420088;  1 drivers
v000001be773b42f0_0 .net "y", 31 0, L_000001be773bb190;  alias, 1 drivers
L_000001be773bb190 .arith/sum 32, v000001be773b5330_0, L_000001be77420088;
S_000001be77328500 .scope module, "pcadd2" "adder" 11 47, 14 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001be773b51f0_0 .net "a", 31 0, L_000001be773bb190;  alias, 1 drivers
v000001be773b4430_0 .net "b", 31 0, L_000001be773babf0;  alias, 1 drivers
v000001be773b5510_0 .net "y", 31 0, L_000001be773bb230;  alias, 1 drivers
L_000001be773bb230 .arith/sum 32, L_000001be773bb190, L_000001be773babf0;
S_000001be7732d8d0 .scope module, "pcbrmux" "mux2" 11 52, 15 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001be77353d90 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001be773b55b0_0 .net "d0", 31 0, L_000001be773bb190;  alias, 1 drivers
v000001be773b4c50_0 .net "d1", 31 0, L_000001be773bb230;  alias, 1 drivers
v000001be773b5290_0 .net "s", 0 0, v000001be773b5970_0;  alias, 1 drivers
v000001be773b56f0_0 .net "y", 31 0, L_000001be773bb2d0;  alias, 1 drivers
L_000001be773bb2d0 .functor MUXZ 32, L_000001be773bb190, L_000001be773bb230, v000001be773b5970_0, C4<>;
S_000001be773b63a0 .scope module, "pcmux" "mux2" 11 58, 15 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001be77353710 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001be773b44d0_0 .net "d0", 31 0, L_000001be773bb2d0;  alias, 1 drivers
v000001be773b5650_0 .net "d1", 31 0, L_000001be773bbcd0;  1 drivers
v000001be773b5790_0 .net "s", 0 0, L_000001be773bb9b0;  alias, 1 drivers
v000001be773b4570_0 .net "y", 31 0, L_000001be773bbc30;  alias, 1 drivers
L_000001be773bbc30 .functor MUXZ 32, L_000001be773bb2d0, L_000001be773bbcd0, L_000001be773bb9b0, C4<>;
S_000001be773b6530 .scope module, "pcreg" "flopr" 11 32, 16 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001be77353650 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v000001be773b5010_0 .net "clk", 0 0, v000001be773ba510_0;  alias, 1 drivers
v000001be773b4610_0 .net "d", 31 0, L_000001be773bbc30;  alias, 1 drivers
v000001be773b5330_0 .var "q", 31 0;
v000001be773b53d0_0 .net "reset", 0 0, v000001be773baab0_0;  alias, 1 drivers
E_000001be77353c90 .event posedge, v000001be773b53d0_0, v000001be7734e240_0;
S_000001be773b6080 .scope module, "resmux" "mux2" 11 81, 15 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001be77353410 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001be773b47f0_0 .net "d0", 31 0, v000001be773b4250_0;  alias, 1 drivers
v000001be773b5ab0_0 .net "d1", 31 0, L_000001be77348620;  alias, 1 drivers
v000001be773b4cf0_0 .net "s", 0 0, L_000001be773ba830;  alias, 1 drivers
v000001be773b5830_0 .net "y", 31 0, L_000001be77479f90;  alias, 1 drivers
L_000001be77479f90 .functor MUXZ 32, v000001be773b4250_0, L_000001be77348620, L_000001be773ba830, C4<>;
S_000001be773b6850 .scope module, "rf" "regfile" 11 65, 17 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001be773b4e30_0 .net *"_ivl_0", 31 0, L_000001be773bbd70;  1 drivers
v000001be773b4ed0_0 .net *"_ivl_10", 6 0, L_000001be774793b0;  1 drivers
L_000001be774201f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001be773b5b50_0 .net *"_ivl_13", 1 0, L_000001be774201f0;  1 drivers
L_000001be77420238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be773b4390_0 .net/2u *"_ivl_14", 31 0, L_000001be77420238;  1 drivers
v000001be773b4750_0 .net *"_ivl_18", 31 0, L_000001be774796d0;  1 drivers
L_000001be77420280 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be773b4f70_0 .net *"_ivl_21", 26 0, L_000001be77420280;  1 drivers
L_000001be774202c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be773b4110_0 .net/2u *"_ivl_22", 31 0, L_000001be774202c8;  1 drivers
v000001be773b5c90_0 .net *"_ivl_24", 0 0, L_000001be77479c70;  1 drivers
v000001be773b5e70_0 .net *"_ivl_26", 31 0, L_000001be77479310;  1 drivers
v000001be773b5d30_0 .net *"_ivl_28", 6 0, L_000001be77478eb0;  1 drivers
L_000001be77420160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be773b5f10_0 .net *"_ivl_3", 26 0, L_000001be77420160;  1 drivers
L_000001be77420310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001be773b4070_0 .net *"_ivl_31", 1 0, L_000001be77420310;  1 drivers
L_000001be77420358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be773b41b0_0 .net/2u *"_ivl_32", 31 0, L_000001be77420358;  1 drivers
L_000001be774201a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001be773b4890_0 .net/2u *"_ivl_4", 31 0, L_000001be774201a8;  1 drivers
v000001be773b7090_0 .net *"_ivl_6", 0 0, L_000001be77478b90;  1 drivers
v000001be773b7450_0 .net *"_ivl_8", 31 0, L_000001be77479b30;  1 drivers
v000001be773b8710_0 .net "clk", 0 0, v000001be773ba510_0;  alias, 1 drivers
v000001be773b7a90_0 .net "ra1", 4 0, L_000001be774789b0;  1 drivers
v000001be773b7c70_0 .net "ra2", 4 0, L_000001be774784b0;  1 drivers
v000001be773b7e50_0 .net "rd1", 31 0, L_000001be77479a90;  alias, 1 drivers
v000001be773b8df0_0 .net "rd2", 31 0, L_000001be77479950;  alias, 1 drivers
v000001be773b8530 .array "rf", 0 31, 31 0;
v000001be773b8c10_0 .net "wa3", 4 0, L_000001be77478730;  alias, 1 drivers
v000001be773b83f0_0 .net "wd3", 31 0, L_000001be77479f90;  alias, 1 drivers
v000001be773b79f0_0 .net "we3", 0 0, L_000001be773ba330;  alias, 1 drivers
L_000001be773bbd70 .concat [ 5 27 0 0], L_000001be774789b0, L_000001be77420160;
L_000001be77478b90 .cmp/ne 32, L_000001be773bbd70, L_000001be774201a8;
L_000001be77479b30 .array/port v000001be773b8530, L_000001be774793b0;
L_000001be774793b0 .concat [ 5 2 0 0], L_000001be774789b0, L_000001be774201f0;
L_000001be77479a90 .functor MUXZ 32, L_000001be77420238, L_000001be77479b30, L_000001be77478b90, C4<>;
L_000001be774796d0 .concat [ 5 27 0 0], L_000001be774784b0, L_000001be77420280;
L_000001be77479c70 .cmp/ne 32, L_000001be774796d0, L_000001be774202c8;
L_000001be77479310 .array/port v000001be773b8530, L_000001be77478eb0;
L_000001be77478eb0 .concat [ 5 2 0 0], L_000001be774784b0, L_000001be77420310;
L_000001be77479950 .functor MUXZ 32, L_000001be77420358, L_000001be77479310, L_000001be77479c70, C4<>;
S_000001be773b6e90 .scope module, "se" "signext" 11 87, 18 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001be773b88f0_0 .net *"_ivl_1", 0 0, L_000001be77479810;  1 drivers
v000001be773b8cb0_0 .net *"_ivl_2", 15 0, L_000001be77478910;  1 drivers
v000001be773b76d0_0 .net "a", 15 0, L_000001be77478f50;  1 drivers
v000001be773b8490_0 .net "y", 31 0, L_000001be77478d70;  alias, 1 drivers
L_000001be77479810 .part L_000001be77478f50, 15, 1;
LS_000001be77478910_0_0 .concat [ 1 1 1 1], L_000001be77479810, L_000001be77479810, L_000001be77479810, L_000001be77479810;
LS_000001be77478910_0_4 .concat [ 1 1 1 1], L_000001be77479810, L_000001be77479810, L_000001be77479810, L_000001be77479810;
LS_000001be77478910_0_8 .concat [ 1 1 1 1], L_000001be77479810, L_000001be77479810, L_000001be77479810, L_000001be77479810;
LS_000001be77478910_0_12 .concat [ 1 1 1 1], L_000001be77479810, L_000001be77479810, L_000001be77479810, L_000001be77479810;
L_000001be77478910 .concat [ 4 4 4 4], LS_000001be77478910_0_0, LS_000001be77478910_0_4, LS_000001be77478910_0_8, LS_000001be77478910_0_12;
L_000001be77478d70 .concat [ 16 16 0 0], L_000001be77478f50, L_000001be77478910;
S_000001be773b69e0 .scope module, "srcbmux" "mux2" 11 92, 15 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001be77353d10 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001be773b85d0_0 .net "d0", 31 0, L_000001be77479950;  alias, 1 drivers
v000001be773b8670_0 .net "d1", 31 0, L_000001be77478d70;  alias, 1 drivers
v000001be773b87b0_0 .net "s", 0 0, L_000001be773bb870;  alias, 1 drivers
v000001be773b7f90_0 .net "y", 31 0, L_000001be77479770;  alias, 1 drivers
L_000001be77479770 .functor MUXZ 32, L_000001be77479950, L_000001be77478d70, L_000001be773bb870, C4<>;
S_000001be773b6210 .scope module, "wrmux" "mux2" 11 75, 15 1 0, S_000001be77315490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_000001be77353490 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000000101>;
v000001be773b7590_0 .net "d0", 4 0, L_000001be77479450;  1 drivers
v000001be773b8850_0 .net "d1", 4 0, L_000001be774782d0;  1 drivers
v000001be773b7b30_0 .net "s", 0 0, L_000001be773bb370;  alias, 1 drivers
v000001be773b8990_0 .net "y", 4 0, L_000001be77478730;  alias, 1 drivers
L_000001be77478730 .functor MUXZ 5, L_000001be77479450, L_000001be774782d0, L_000001be773bb370, C4<>;
    .scope S_000001be7731bd90;
T_0 ;
Ewait_0 .event/or E_000001be773533d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001be7734f000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 772, 0, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 656, 0, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 160, 0, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 65, 0, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 65, 0, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 640, 0, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 642, 0, 10;
    %store/vec4 v000001be7734e920_0, 0, 10;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001be773148e0;
T_1 ;
Ewait_1 .event/or E_000001be77353090, E_0x0;
    %wait Ewait_1;
    %fork t_1, S_000001be7731bc00;
    %jmp t_0;
    .scope S_000001be7731bc00;
t_1 ;
    %load/vec4 v000001be7734e600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %load/vec4 v000001be7734f6e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001be7734f960_0, 0, 3;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %end;
    .scope S_000001be773148e0;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001be77314750;
T_2 ;
Ewait_2 .event/or E_000001be773537d0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001be773b58d0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001be7734ed80_0;
    %load/vec4 v000001be773b4d90_0;
    %inv;
    %and;
    %store/vec4 v000001be773b5970_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001be7734ed80_0;
    %load/vec4 v000001be773b4d90_0;
    %and;
    %store/vec4 v000001be773b5970_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001be773b6530;
T_3 ;
    %wait E_000001be77353c90;
    %load/vec4 v000001be773b53d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001be773b5330_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001be773b4610_0;
    %assign/vec4 v000001be773b5330_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001be773b6850;
T_4 ;
    %wait E_000001be77353550;
    %load/vec4 v000001be773b79f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001be773b83f0_0;
    %load/vec4 v000001be773b8c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001be773b8530, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001be77315620;
T_5 ;
Ewait_3 .event/or E_000001be77353310, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_000001be773196a0;
    %jmp t_2;
    .scope S_000001be773196a0;
t_3 ;
    %load/vec4 v000001be773b5150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001be773b4250_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001be773b4930_0;
    %load/vec4 v000001be773b49d0_0;
    %add;
    %store/vec4 v000001be773b4250_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001be773b4930_0;
    %load/vec4 v000001be773b49d0_0;
    %sub;
    %store/vec4 v000001be773b4250_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001be773b4930_0;
    %load/vec4 v000001be773b49d0_0;
    %and;
    %store/vec4 v000001be773b4250_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001be773b4930_0;
    %load/vec4 v000001be773b49d0_0;
    %or;
    %store/vec4 v000001be773b4250_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001be773b4930_0;
    %load/vec4 v000001be773b49d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v000001be773b4250_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v000001be773b4250_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 1;
    %store/vec4 v000001be773b46b0_0, 0, 1;
    %end;
    .scope S_000001be77315620;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001be77335080;
T_6 ;
    %vpi_call/w 6 6 "$readmemh", "memfile2_bne.dat", v000001be7734ee20 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001be77333570;
T_7 ;
    %wait E_000001be77353550;
    %load/vec4 v000001be7734e380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001be7734f640_0;
    %load/vec4 v000001be7734f460_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001be7734e1a0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001be7735a0b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be773ba510_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001be7735a0b0;
T_9 ;
    %vpi_call/w 3 17 "$dumpfile", "test_bne_TB.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be773baab0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be773baab0_0, 0;
    %end;
    .thread T_9;
    .scope S_000001be7735a0b0;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000001be773ba510_0;
    %inv;
    %assign/vec4 v000001be773ba510_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_000001be7735a0b0;
T_11 ;
    %wait E_000001be77353610;
    %load/vec4 v000001be773baf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001be773bbb90_0;
    %cmpi/e 84, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.4, 4;
    %load/vec4 v000001be773bb0f0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call/w 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 34 "$finish" {0 0 0};
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "test_bne_TB.sv";
    "./top.sv";
    "./dmem.sv";
    "./imem.sv";
    "./mips.sv";
    "./controller.sv";
    "./aludec.sv";
    "./maindec.sv";
    "./datapath.sv";
    "./alu.sv";
    "./sl2.sv";
    "./adder.sv";
    "./mux2.sv";
    "./flopr.sv";
    "./regfile.sv";
    "./signext.sv";
