Source Block: oh/etx/hdl/etx_io.v@82:92@HdlIdDef
   reg [7:0]    pframe;
   reg [1:0]    txenb_sync;
   wire         txenb = txenb_sync[0];
   reg [1:0]    txgpio_sync;
   wire         txgpio = txgpio_sync[0];
   integer      n;
   
      // Sync these control bits into our domain
   always @ (posedge txlclk_p) begin

      txenb_sync <= {ecfg_tx_enable, txenb_sync[1]};

Diff Content:
- 87    integer      n;
+ 87    always @ (posedge tx_lclk_par) 
+ 87      begin
+ 87 	txenb_sync <= {ecfg_tx_enable, txenb_sync[1]};
+ 87 	txgpio_sync <= {ecfg_tx_gpio_mode, txgpio_sync[1]};      
+ 87 	if(txgpio) 
+ 87 	  begin
+ 87              pframe <= {8{ecfg_dataout[8]}};           
+ 87              for(n=0; n<8; n=n+1)
+ 87                pdata[n*8+7 -: 8] <= ecfg_dataout[7:0];	   
+ 87 	  end else if(txenb) 
+ 87 	    begin
+ 87                pframe[7:0]  <= tx_frame_par[7:0];
+ 87                pdata[63:0]  <= tx_data_par[63:0];         
+ 87 	    end 
+ 87 	  else 
+ 87 	    begin	   
+ 87                pframe[7:0] <= 8'd0;
+ 87                pdata[63:0] <= 64'd0;	   
+ 87 	    end
+ 87      end

Clone Blocks:
Clone Blocks 1:
oh/etx/hdl/etx_io.v@76:86
   
   //#############################
   //# Serializer instantiations
   //#############################

   reg [63:0]   pdata;
   reg [7:0]    pframe;
   reg [1:0]    txenb_sync;
   wire         txenb = txenb_sync[0];
   reg [1:0]    txgpio_sync;
   wire         txgpio = txgpio_sync[0];

Clone Blocks 2:
oh/etx/hdl/etx_io.v@79:89
   //#############################

   reg [63:0]   pdata;
   reg [7:0]    pframe;
   reg [1:0]    txenb_sync;
   wire         txenb = txenb_sync[0];
   reg [1:0]    txgpio_sync;
   wire         txgpio = txgpio_sync[0];
   integer      n;
   
      // Sync these control bits into our domain

Clone Blocks 3:
oh/etx/hdl/etx_io.v@81:91
   reg [63:0]   pdata;
   reg [7:0]    pframe;
   reg [1:0]    txenb_sync;
   wire         txenb = txenb_sync[0];
   reg [1:0]    txgpio_sync;
   wire         txgpio = txgpio_sync[0];
   integer      n;
   
      // Sync these control bits into our domain
   always @ (posedge txlclk_p) begin


Clone Blocks 4:
oh/etx/hdl/etx_io.v@80:90

   reg [63:0]   pdata;
   reg [7:0]    pframe;
   reg [1:0]    txenb_sync;
   wire         txenb = txenb_sync[0];
   reg [1:0]    txgpio_sync;
   wire         txgpio = txgpio_sync[0];
   integer      n;
   
      // Sync these control bits into our domain
   always @ (posedge txlclk_p) begin

Clone Blocks 5:
oh/etx/hdl/etx_io.v@77:87
   //#############################
   //# Serializer instantiations
   //#############################

   reg [63:0]   pdata;
   reg [7:0]    pframe;
   reg [1:0]    txenb_sync;
   wire         txenb = txenb_sync[0];
   reg [1:0]    txgpio_sync;
   wire         txgpio = txgpio_sync[0];
   integer      n;

Clone Blocks 6:
oh/etx/hdl/etx_io.v@78:88
   //# Serializer instantiations
   //#############################

   reg [63:0]   pdata;
   reg [7:0]    pframe;
   reg [1:0]    txenb_sync;
   wire         txenb = txenb_sync[0];
   reg [1:0]    txgpio_sync;
   wire         txgpio = txgpio_sync[0];
   integer      n;
   

