# SPI_UVM
This project implements a UVM-based testbench for an SPI controller (master) interfacing with a slave memory device. The testbench is designed to verify the functionality of the SPI communication protocol, focusing on the master-slave interaction, signal timing, and data integrity.
![design spi](https://github.com/user-attachments/assets/6856b57c-367c-4f42-a7ea-45ffdd914f13)
![env spi](https://github.com/user-attachments/assets/ecf228e5-cdbc-4a23-bb9c-53ab016cc8ce)
