$date
	Wed Jul  1 15:56:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ ra1 [4:0] $end
$var reg 5 % ra2 [4:0] $end
$var reg 1 & reset $end
$var reg 5 ' wa3 [4:0] $end
$var reg 32 ( wd3 [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 5 ) ra1 [4:0] $end
$var wire 5 * ra2 [4:0] $end
$var wire 32 + rd1 [31:0] $end
$var wire 32 , rd2 [31:0] $end
$var wire 5 - wa3 [4:0] $end
$var wire 32 . wd3 [31:0] $end
$var wire 1 & we3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
1&
bx %
bx $
1#
bx "
bx !
$end
#5
0#
#10
1#
#15
0#
#20
1#
#22
b0 (
b0 .
b0 '
b0 -
b0 %
b0 *
b0 $
b0 )
0&
#25
0#
#27
b1 %
b1 *
b10 $
b10 )
#30
1#
#32
b100 %
b100 *
b101 $
b101 )
#35
0#
#37
b10 %
b10 *
b1101 $
b1101 )
#40
1#
#42
b1000 %
b1000 *
b11 $
b11 )
#45
0#
#50
1#
#55
0#
#60
1#
#65
0#
#70
1#
#75
0#
#80
1#
#85
0#
#90
1#
#95
0#
#100
1#
#105
0#
#110
1#
#115
0#
#120
1#
#125
0#
#130
1#
#135
0#
#140
1#
#145
0#
#150
1#
#155
0#
#160
1#
#165
0#
#170
1#
#175
0#
#180
1#
#185
0#
#190
1#
#195
0#
#200
1#
#205
0#
#210
1#
#215
0#
#220
1#
#225
0#
#230
1#
#235
0#
#240
1#
#245
0#
#250
1#
#255
0#
#260
1#
#265
0#
#270
1#
#275
0#
#280
1#
#285
0#
#290
1#
#295
0#
#300
1#
#305
0#
#310
1#
#315
0#
#320
1#
#325
0#
#330
1#
#335
0#
#340
1#
#345
0#
#347
