

================================================================
== Vitis HLS Report for 'p_mul'
================================================================
* Date:           Tue Feb  8 11:01:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 20 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 
21 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%num_b_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %num_b_offset" [../src/ban.cpp:166]   --->   Operation 23 'read' 'num_b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i4 %num_b_offset_read" [../src/ban.cpp:166]   --->   Operation 24 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_247 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %num_b_offset_read, i2 0" [../src/ban.cpp:166]   --->   Operation 25 'bitconcatenate' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%sub_ln166 = sub i6 %tmp_247, i6 %zext_ln166" [../src/ban.cpp:166]   --->   Operation 26 'sub' 'sub_ln166' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln166_2 = zext i6 %sub_ln166" [../src/ban.cpp:166]   --->   Operation 27 'zext' 'zext_ln166_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%num_b_addr = getelementptr i32 %num_b, i64 0, i64 %zext_ln166_2" [../src/ban.cpp:166]   --->   Operation 28 'getelementptr' 'num_b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%empty = add i6 %sub_ln166, i6 1" [../src/ban.cpp:166]   --->   Operation 29 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [../src/ban.cpp:166]   --->   Operation 30 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%num_b_addr_3 = getelementptr i32 %num_b, i64 0, i64 %p_cast" [../src/ban.cpp:166]   --->   Operation 31 'getelementptr' 'num_b_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%empty_117 = add i6 %sub_ln166, i6 2" [../src/ban.cpp:166]   --->   Operation 32 'add' 'empty_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %empty_117" [../src/ban.cpp:166]   --->   Operation 33 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%num_b_addr_4 = getelementptr i32 %num_b, i64 0, i64 %p_cast2" [../src/ban.cpp:166]   --->   Operation 34 'getelementptr' 'num_b_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 35 'alloca' 'aux' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%num_b_load = load i6 %num_b_addr" [../src/ban.cpp:173]   --->   Operation 36 'load' 'num_b_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%num_b_load_1 = load i6 %num_b_addr_3" [../src/ban.cpp:173]   --->   Operation 37 'load' 'num_b_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%num_b_load_2 = load i6 %num_b_addr_4" [../src/ban.cpp:173]   --->   Operation 38 'load' 'num_b_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i" [../src/ban.cpp:169]   --->   Operation 39 'store' 'store_ln169' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%num_a_2_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_2_read" [../src/ban.cpp:166]   --->   Operation 40 'read' 'num_a_2_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%num_a_1_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_1_read" [../src/ban.cpp:166]   --->   Operation 41 'read' 'num_a_1_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%num_b_load = load i6 %num_b_addr" [../src/ban.cpp:173]   --->   Operation 42 'load' 'num_b_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%num_b_load_1 = load i6 %num_b_addr_3" [../src/ban.cpp:173]   --->   Operation 43 'load' 'num_b_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%num_b_load_2 = load i6 %num_b_addr_4" [../src/ban.cpp:173]   --->   Operation 44 'load' 'num_b_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln169 = br void" [../src/ban.cpp:169]   --->   Operation 45 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i_70 = load i3 %i" [../src/ban.cpp:173]   --->   Operation 46 'load' 'i_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_70" [../src/ban.cpp:169]   --->   Operation 47 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_70, i3 5" [../src/ban.cpp:169]   --->   Operation 48 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_118 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 49 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_70, i3 1" [../src/ban.cpp:169]   --->   Operation 50 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split2_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.preheader" [../src/ban.cpp:169]   --->   Operation 51 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_70, i3 3" [../src/ban.cpp:172]   --->   Operation 52 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_70" [../src/ban.cpp:173]   --->   Operation 53 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_3, i32 %num_a_2_read_3, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 54 'mux' 'tmp' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_70, i3 7" [../src/ban.cpp:172]   --->   Operation 55 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.58ns)   --->   "%icmp_ln172_22 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 56 'icmp' 'icmp_ln172_22' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 57 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_3, i32 %num_a_2_read_3, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 58 'mux' 'tmp_s' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.67ns)   --->   "%add_ln172_12 = add i3 %i_70, i3 6" [../src/ban.cpp:172]   --->   Operation 59 'add' 'add_ln172_12' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.58ns)   --->   "%icmp_ln172_23 = icmp_ult  i3 %add_ln172_12, i3 3" [../src/ban.cpp:172]   --->   Operation 60 'icmp' 'icmp_ln172_23' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 61 'xor' 'xor_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.47ns)   --->   "%tmp_248 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_3, i32 %num_a_2_read_3, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 62 'mux' 'tmp_248' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 63 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%i_69 = alloca i32 1"   --->   Operation 64 'alloca' 'i_69' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%num_res_2_write_assign = alloca i32 1"   --->   Operation 65 'alloca' 'num_res_2_write_assign' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%num_res_1_write_assign = alloca i32 1"   --->   Operation 66 'alloca' 'num_res_1_write_assign' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%num_res_0_write_assign = alloca i32 1"   --->   Operation 67 'alloca' 'num_res_0_write_assign' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_69" [../src/ban.cpp:187]   --->   Operation 68 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit" [../src/ban.cpp:187]   --->   Operation 69 'br' 'br_ln187' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 70 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 70 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [3/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 71 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_22)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [3/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_248, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 72 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 73 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 73 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [2/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 74 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_22)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [2/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_248, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 75 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 76 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 76 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 77 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_22)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_248, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 78 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 79 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 79 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 80 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 80 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 81 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 81 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 82 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 82 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.44ns)   --->   "%tmp_254 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 83 'select' 'tmp_254' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 84 [4/4] (6.43ns)   --->   "%tmp2_26 = fadd i32 %tmp_254, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 84 'fadd' 'tmp2_26' <Predicate = (icmp_ln172_22)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 85 [3/4] (6.43ns)   --->   "%tmp2_26 = fadd i32 %tmp_254, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 85 'fadd' 'tmp2_26' <Predicate = (icmp_ln172_22)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 86 [2/4] (6.43ns)   --->   "%tmp2_26 = fadd i32 %tmp_254, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 86 'fadd' 'tmp2_26' <Predicate = (icmp_ln172_22)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 87 [1/4] (6.43ns)   --->   "%tmp2_26 = fadd i32 %tmp_254, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 87 'fadd' 'tmp2_26' <Predicate = (icmp_ln172_22)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.44ns)   --->   "%tmp_256 = select i1 %icmp_ln172_22, i32 %tmp2_26, i32 %tmp_254" [../src/ban.cpp:172]   --->   Operation 88 'select' 'tmp_256' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 89 [4/4] (6.43ns)   --->   "%tmp2_27 = fadd i32 %tmp_256, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 89 'fadd' 'tmp2_27' <Predicate = (icmp_ln172_23)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 90 [3/4] (6.43ns)   --->   "%tmp2_27 = fadd i32 %tmp_256, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 90 'fadd' 'tmp2_27' <Predicate = (icmp_ln172_23)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 91 [2/4] (6.43ns)   --->   "%tmp2_27 = fadd i32 %tmp_256, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 91 'fadd' 'tmp2_27' <Predicate = (icmp_ln172_23)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 92 [1/4] (6.43ns)   --->   "%tmp2_27 = fadd i32 %tmp_256, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 92 'fadd' 'tmp2_27' <Predicate = (icmp_ln172_23)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 93 [1/1] (0.44ns)   --->   "%tmp_258 = select i1 %icmp_ln172_23, i32 %tmp2_27, i32 %tmp_256" [../src/ban.cpp:172]   --->   Operation 93 'select' 'tmp_258' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.67>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 94 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln169" [../src/ban.cpp:177]   --->   Operation 95 'getelementptr' 'aux_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_258, i3 %aux_addr" [../src/ban.cpp:177]   --->   Operation 96 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.67>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%i_71 = load i2 %i_69" [../src/ban.cpp:187]   --->   Operation 98 'load' 'i_71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %i_71" [../src/ban.cpp:187]   --->   Operation 99 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i_71, i2 3" [../src/ban.cpp:187]   --->   Operation 100 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%empty_119 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 101 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i_71, i2 1" [../src/ban.cpp:187]   --->   Operation 102 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split, void" [../src/ban.cpp:187]   --->   Operation 103 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%aux_addr_6 = getelementptr i32 %aux, i64 0, i64 %zext_ln187" [../src/ban.cpp:188]   --->   Operation 104 'getelementptr' 'aux_addr_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 105 [2/2] (0.67ns)   --->   "%aux_load = load i3 %aux_addr_6" [../src/ban.cpp:188]   --->   Operation 105 'load' 'aux_load' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%num_res_2_write_assign_load = load i32 %num_res_2_write_assign" [../src/ban.cpp:189]   --->   Operation 106 'load' 'num_res_2_write_assign_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%num_res_1_write_assign_load = load i32 %num_res_1_write_assign" [../src/ban.cpp:189]   --->   Operation 107 'load' 'num_res_1_write_assign_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%num_res_0_write_assign_load = load i32 %num_res_0_write_assign" [../src/ban.cpp:189]   --->   Operation 108 'load' 'num_res_0_write_assign_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %num_res_0_write_assign_load" [../src/ban.cpp:189]   --->   Operation 109 'insertvalue' 'mrv' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %num_res_1_write_assign_load" [../src/ban.cpp:189]   --->   Operation 110 'insertvalue' 'mrv_1' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %num_res_2_write_assign_load" [../src/ban.cpp:189]   --->   Operation 111 'insertvalue' 'mrv_2' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln189 = ret i96 %mrv_2" [../src/ban.cpp:189]   --->   Operation 112 'ret' 'ret_ln189' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 0.67>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 113 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/2] (0.67ns)   --->   "%aux_load = load i3 %aux_addr_6" [../src/ban.cpp:188]   --->   Operation 114 'load' 'aux_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 115 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_71, void %branch2, i2 0, void %.split..split16_crit_edge, i2 1, void %branch1" [../src/ban.cpp:188]   --->   Operation 115 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res_1_write_assign" [../src/ban.cpp:188]   --->   Operation 116 'store' 'store_ln188' <Predicate = (i_71 == 1)> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split16" [../src/ban.cpp:188]   --->   Operation 117 'br' 'br_ln188' <Predicate = (i_71 == 1)> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res_0_write_assign" [../src/ban.cpp:188]   --->   Operation 118 'store' 'store_ln188' <Predicate = (i_71 == 0)> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split16" [../src/ban.cpp:188]   --->   Operation 119 'br' 'br_ln188' <Predicate = (i_71 == 0)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res_2_write_assign" [../src/ban.cpp:188]   --->   Operation 120 'store' 'store_ln188' <Predicate = (i_71 != 0 & i_71 != 1)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split16" [../src/ban.cpp:188]   --->   Operation 121 'br' 'br_ln188' <Predicate = (i_71 != 0 & i_71 != 1)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_69" [../src/ban.cpp:187]   --->   Operation 122 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_a_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_a_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11133333333333333]; IO mode=ap_memory:ce=0
Port [ num_b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                           (alloca           ) [ 0111111111111111111100]
num_b_offset_read           (read             ) [ 0000000000000000000000]
zext_ln166                  (zext             ) [ 0000000000000000000000]
tmp_247                     (bitconcatenate   ) [ 0000000000000000000000]
sub_ln166                   (sub              ) [ 0000000000000000000000]
zext_ln166_2                (zext             ) [ 0000000000000000000000]
num_b_addr                  (getelementptr    ) [ 0010000000000000000000]
empty                       (add              ) [ 0000000000000000000000]
p_cast                      (zext             ) [ 0000000000000000000000]
num_b_addr_3                (getelementptr    ) [ 0010000000000000000000]
empty_117                   (add              ) [ 0000000000000000000000]
p_cast2                     (zext             ) [ 0000000000000000000000]
num_b_addr_4                (getelementptr    ) [ 0010000000000000000000]
aux                         (alloca           ) [ 0011111111111111111111]
store_ln169                 (store            ) [ 0000000000000000000000]
num_a_2_read_3              (read             ) [ 0001111111111111111100]
num_a_1_read_3              (read             ) [ 0001111111111111111100]
num_b_load                  (load             ) [ 0001111111111111111100]
num_b_load_1                (load             ) [ 0001111111111111111100]
num_b_load_2                (load             ) [ 0001111111111111111100]
br_ln169                    (br               ) [ 0000000000000000000000]
i_70                        (load             ) [ 0000000000000000000000]
zext_ln169                  (zext             ) [ 0000111111111111111100]
icmp_ln169                  (icmp             ) [ 0001111111111111111100]
empty_118                   (speclooptripcount) [ 0000000000000000000000]
add_ln169                   (add              ) [ 0000000000000000000000]
br_ln169                    (br               ) [ 0000000000000000000000]
icmp_ln172                  (icmp             ) [ 0000111111100000000000]
trunc_ln173                 (trunc            ) [ 0000000000000000000000]
tmp                         (mux              ) [ 0000111000000000000000]
add_ln172                   (add              ) [ 0000000000000000000000]
icmp_ln172_22               (icmp             ) [ 0000111111111110000000]
add_ln173                   (add              ) [ 0000000000000000000000]
tmp_s                       (mux              ) [ 0000111000000000000000]
add_ln172_12                (add              ) [ 0000000000000000000000]
icmp_ln172_23               (icmp             ) [ 0000111111111111111000]
xor_ln173                   (xor              ) [ 0000000000000000000000]
tmp_248                     (mux              ) [ 0000111000000000000000]
store_ln169                 (store            ) [ 0000000000000000000000]
i_69                        (alloca           ) [ 0001111111111111111111]
num_res_2_write_assign      (alloca           ) [ 0000000000000000000011]
num_res_1_write_assign      (alloca           ) [ 0000000000000000000011]
num_res_0_write_assign      (alloca           ) [ 0000000000000000000011]
store_ln187                 (store            ) [ 0000000000000000000000]
br_ln187                    (br               ) [ 0000000000000000000000]
mul_i                       (fmul             ) [ 0000000111100000000000]
mul_1_i                     (fmul             ) [ 0000000111111110000000]
mul_2_i                     (fmul             ) [ 0000000111111111111000]
tmp2                        (fadd             ) [ 0000000000000000000000]
tmp_254                     (select           ) [ 0000000000011110000000]
tmp2_26                     (fadd             ) [ 0000000000000000000000]
tmp_256                     (select           ) [ 0000000000000001111000]
tmp2_27                     (fadd             ) [ 0000000000000000000000]
tmp_258                     (select           ) [ 0000000000000000000100]
specloopname_ln169          (specloopname     ) [ 0000000000000000000000]
aux_addr                    (getelementptr    ) [ 0000000000000000000000]
store_ln177                 (store            ) [ 0000000000000000000000]
br_ln0                      (br               ) [ 0000000000000000000000]
i_71                        (load             ) [ 0000000000000000000001]
zext_ln187                  (zext             ) [ 0000000000000000000000]
icmp_ln187                  (icmp             ) [ 0000000000000000000011]
empty_119                   (speclooptripcount) [ 0000000000000000000000]
add_ln187                   (add              ) [ 0000000000000000000001]
br_ln187                    (br               ) [ 0000000000000000000000]
aux_addr_6                  (getelementptr    ) [ 0000000000000000000001]
num_res_2_write_assign_load (load             ) [ 0000000000000000000000]
num_res_1_write_assign_load (load             ) [ 0000000000000000000000]
num_res_0_write_assign_load (load             ) [ 0000000000000000000000]
mrv                         (insertvalue      ) [ 0000000000000000000000]
mrv_1                       (insertvalue      ) [ 0000000000000000000000]
mrv_2                       (insertvalue      ) [ 0000000000000000000000]
ret_ln189                   (ret              ) [ 0000000000000000000000]
specloopname_ln187          (specloopname     ) [ 0000000000000000000000]
aux_load                    (load             ) [ 0000000000000000000000]
switch_ln188                (switch           ) [ 0000000000000000000000]
store_ln188                 (store            ) [ 0000000000000000000000]
br_ln188                    (br               ) [ 0000000000000000000000]
store_ln188                 (store            ) [ 0000000000000000000000]
br_ln188                    (br               ) [ 0000000000000000000000]
store_ln188                 (store            ) [ 0000000000000000000000]
br_ln188                    (br               ) [ 0000000000000000000000]
store_ln187                 (store            ) [ 0000000000000000000000]
br_ln0                      (br               ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_a_1_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_1_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_a_2_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_2_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_b"/><MemPortTyVec>1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_b_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_b_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="aux_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_69_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_69/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="num_res_2_write_assign_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_write_assign/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="num_res_1_write_assign_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_1_write_assign/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="num_res_0_write_assign_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_0_write_assign/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="num_b_offset_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_b_offset_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="num_a_2_read_3_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_2_read_3/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="num_a_1_read_3_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_1_read_3/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="num_b_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="num_b_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="num_b_addr_3_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="num_b_addr_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="num_b_addr_4_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="num_b_addr_4/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="32" slack="0"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="8" bw="6" slack="2147483647"/>
<pin id="135" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="2"/>
<pin id="133" dir="1" index="7" bw="32" slack="2"/>
<pin id="137" dir="1" index="11" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_b_load/1 num_b_load_1/1 num_b_load_2/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="aux_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="16"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr/19 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln177/19 aux_load/20 "/>
</bind>
</comp>

<comp id="153" class="1004" name="aux_addr_6_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr_6/20 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/7 tmp2_26/11 tmp2_27/15 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="2"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="2"/>
<pin id="172" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="32" slack="2"/>
<pin id="176" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln166_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_247_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_247/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sub_ln166_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln166/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln166_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="empty_117_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_117/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_cast2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln169_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_70_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="2"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_70/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln169_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln169_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln169_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln172_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln173_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="0" index="3" bw="32" slack="1"/>
<pin id="261" dir="0" index="4" bw="2" slack="0"/>
<pin id="262" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln172_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln172_22_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_22/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln173_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="1"/>
<pin id="288" dir="0" index="3" bw="32" slack="1"/>
<pin id="289" dir="0" index="4" bw="2" slack="0"/>
<pin id="290" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln172_12_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_12/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln172_23_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_23/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln173_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_248_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="1"/>
<pin id="316" dir="0" index="3" bw="32" slack="1"/>
<pin id="317" dir="0" index="4" bw="2" slack="0"/>
<pin id="318" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_248/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln169_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="2"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln187_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_254_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="7"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_254/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_256_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="11"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="4"/>
<pin id="343" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_256/14 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_258_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="15"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="32" slack="4"/>
<pin id="349" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_258/18 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_71_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="1"/>
<pin id="353" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_71/20 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln187_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln187_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/20 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln187_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/20 "/>
</bind>
</comp>

<comp id="371" class="1004" name="num_res_2_write_assign_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_write_assign_load/20 "/>
</bind>
</comp>

<comp id="374" class="1004" name="num_res_1_write_assign_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_1_write_assign_load/20 "/>
</bind>
</comp>

<comp id="377" class="1004" name="num_res_0_write_assign_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_0_write_assign_load/20 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mrv_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="96" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/20 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mrv_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="96" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/20 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mrv_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="96" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/20 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln188_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="2"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln188_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="2"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln188_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="2"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/21 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln187_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="1"/>
<pin id="415" dir="0" index="1" bw="2" slack="2"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/21 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="424" class="1005" name="num_b_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="1"/>
<pin id="426" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="num_b_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="num_b_addr_3_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="1"/>
<pin id="431" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="num_b_addr_3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="num_b_addr_4_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="1"/>
<pin id="436" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="num_b_addr_4 "/>
</bind>
</comp>

<comp id="439" class="1005" name="num_a_2_read_3_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_2_read_3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="num_a_1_read_3_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_1_read_3 "/>
</bind>
</comp>

<comp id="453" class="1005" name="num_b_load_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2"/>
<pin id="455" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_load "/>
</bind>
</comp>

<comp id="458" class="1005" name="num_b_load_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_load_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="num_b_load_2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_b_load_2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="zext_ln169_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="16"/>
<pin id="470" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln169 "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln172_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="486" class="1005" name="icmp_ln172_22_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln172_22 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_s_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_ln172_23_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="icmp_ln172_23 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_248_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_248 "/>
</bind>
</comp>

<comp id="506" class="1005" name="i_69_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_69 "/>
</bind>
</comp>

<comp id="513" class="1005" name="num_res_2_write_assign_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_2_write_assign "/>
</bind>
</comp>

<comp id="519" class="1005" name="num_res_1_write_assign_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_1_write_assign "/>
</bind>
</comp>

<comp id="525" class="1005" name="num_res_0_write_assign_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_0_write_assign "/>
</bind>
</comp>

<comp id="531" class="1005" name="mul_i_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="536" class="1005" name="mul_1_i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="5"/>
<pin id="538" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

<comp id="541" class="1005" name="mul_2_i_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="9"/>
<pin id="543" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mul_2_i "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_254_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_254 "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_256_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_256 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_258_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_258 "/>
</bind>
</comp>

<comp id="563" class="1005" name="i_71_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="1"/>
<pin id="565" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_71 "/>
</bind>
</comp>

<comp id="570" class="1005" name="add_ln187_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="1"/>
<pin id="572" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="575" class="1005" name="aux_addr_6_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="1"/>
<pin id="577" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="aux_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="138"><net_src comp="104" pin="3"/><net_sink comp="125" pin=5"/></net>

<net id="139"><net_src comp="111" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="140"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="153" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="180"><net_src comp="86" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="86" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="177" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="204"><net_src comp="189" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="215"><net_src comp="189" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="227" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="227" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="227" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="227" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="270"><net_src comp="227" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="252" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="278" pin="2"/><net_sink comp="284" pin=4"/></net>

<net id="298"><net_src comp="227" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="252" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="306" pin="2"/><net_sink comp="312" pin=4"/></net>

<net id="326"><net_src comp="240" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="160" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="160" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="160" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="363"><net_src comp="351" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="351" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="374" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="371" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="147" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="147" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="147" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="62" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="427"><net_src comp="104" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="125" pin=5"/></net>

<net id="432"><net_src comp="111" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="437"><net_src comp="118" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="442"><net_src comp="92" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="449"><net_src comp="98" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="456"><net_src comp="125" pin="11"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="461"><net_src comp="125" pin="7"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="466"><net_src comp="125" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="471"><net_src comp="230" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="479"><net_src comp="246" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="484"><net_src comp="256" pin="5"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="489"><net_src comp="272" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="494"><net_src comp="284" pin="5"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="499"><net_src comp="300" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="504"><net_src comp="312" pin="5"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="509"><net_src comp="70" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="516"><net_src comp="74" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="522"><net_src comp="78" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="528"><net_src comp="82" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="534"><net_src comp="165" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="539"><net_src comp="169" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="544"><net_src comp="173" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="549"><net_src comp="332" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="555"><net_src comp="339" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="561"><net_src comp="345" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="566"><net_src comp="351" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="365" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="578"><net_src comp="153" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _mul : num_a_1_read | {2 }
	Port: _mul : num_a_2_read | {2 }
	Port: _mul : num_b | {1 2 }
	Port: _mul : num_b_offset | {1 }
  - Chain level:
	State 1
		sub_ln166 : 1
		zext_ln166_2 : 2
		num_b_addr : 3
		empty : 2
		p_cast : 3
		num_b_addr_3 : 4
		empty_117 : 2
		p_cast2 : 3
		num_b_addr_4 : 4
		num_b_load : 4
		num_b_load_1 : 5
		num_b_load_2 : 5
		store_ln169 : 1
	State 2
	State 3
		zext_ln169 : 1
		icmp_ln169 : 1
		add_ln169 : 1
		br_ln169 : 2
		icmp_ln172 : 1
		trunc_ln173 : 1
		tmp : 2
		add_ln172 : 1
		icmp_ln172_22 : 2
		add_ln173 : 2
		tmp_s : 3
		add_ln172_12 : 1
		icmp_ln172_23 : 2
		xor_ln173 : 2
		tmp_248 : 2
		store_ln169 : 2
		store_ln187 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_254 : 1
	State 11
	State 12
	State 13
	State 14
		tmp_256 : 1
	State 15
	State 16
	State 17
	State 18
		tmp_258 : 1
	State 19
		store_ln177 : 1
	State 20
		zext_ln187 : 1
		icmp_ln187 : 1
		add_ln187 : 1
		br_ln187 : 2
		aux_addr_6 : 2
		aux_load : 3
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln189 : 4
	State 21
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_165          |    3    |   128   |   135   |
|   fmul   |          grp_fu_169          |    3    |   128   |   135   |
|          |          grp_fu_173          |    3    |   128   |   135   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_160          |    2    |   227   |   214   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_254_fu_332        |    0    |    0    |    32   |
|  select  |        tmp_256_fu_339        |    0    |    0    |    32   |
|          |        tmp_258_fu_345        |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_200         |    0    |    0    |    13   |
|          |       empty_117_fu_211       |    0    |    0    |    13   |
|          |       add_ln169_fu_240       |    0    |    0    |    10   |
|    add   |       add_ln172_fu_266       |    0    |    0    |    10   |
|          |       add_ln173_fu_278       |    0    |    0    |    9    |
|          |      add_ln172_12_fu_294     |    0    |    0    |    10   |
|          |       add_ln187_fu_365       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_256          |    0    |    0    |    14   |
|    mux   |         tmp_s_fu_284         |    0    |    0    |    14   |
|          |        tmp_248_fu_312        |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln169_fu_234      |    0    |    0    |    8    |
|          |       icmp_ln172_fu_246      |    0    |    0    |    8    |
|   icmp   |     icmp_ln172_22_fu_272     |    0    |    0    |    8    |
|          |     icmp_ln172_23_fu_300     |    0    |    0    |    8    |
|          |       icmp_ln187_fu_359      |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln166_fu_189       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln173_fu_306       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          | num_b_offset_read_read_fu_86 |    0    |    0    |    0    |
|   read   |   num_a_2_read_3_read_fu_92  |    0    |    0    |    0    |
|          |   num_a_1_read_3_read_fu_98  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln166_fu_177      |    0    |    0    |    0    |
|          |      zext_ln166_2_fu_195     |    0    |    0    |    0    |
|   zext   |         p_cast_fu_206        |    0    |    0    |    0    |
|          |        p_cast2_fu_217        |    0    |    0    |    0    |
|          |       zext_ln169_fu_230      |    0    |    0    |    0    |
|          |       zext_ln187_fu_354      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        tmp_247_fu_181        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln173_fu_252      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_380          |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_386         |    0    |    0    |    0    |
|          |         mrv_2_fu_392         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    11   |   611   |   886   |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| aux|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln187_reg_570      |    2   |
|      aux_addr_6_reg_575      |    3   |
|         i_69_reg_506         |    2   |
|         i_71_reg_563         |    2   |
|           i_reg_417          |    3   |
|     icmp_ln172_22_reg_486    |    1   |
|     icmp_ln172_23_reg_496    |    1   |
|      icmp_ln172_reg_476      |    1   |
|        mul_1_i_reg_536       |   32   |
|        mul_2_i_reg_541       |   32   |
|         mul_i_reg_531        |   32   |
|    num_a_1_read_3_reg_446    |   32   |
|    num_a_2_read_3_reg_439    |   32   |
|     num_b_addr_3_reg_429     |    6   |
|     num_b_addr_4_reg_434     |    6   |
|      num_b_addr_reg_424      |    6   |
|     num_b_load_1_reg_458     |   32   |
|     num_b_load_2_reg_463     |   32   |
|      num_b_load_reg_453      |   32   |
|num_res_0_write_assign_reg_525|   32   |
|num_res_1_write_assign_reg_519|   32   |
|num_res_2_write_assign_reg_513|   32   |
|        tmp_248_reg_501       |   32   |
|        tmp_254_reg_546       |   32   |
|        tmp_256_reg_552       |   32   |
|        tmp_258_reg_558       |   32   |
|          tmp_reg_481         |   32   |
|         tmp_s_reg_491        |   32   |
|      zext_ln169_reg_468      |   64   |
+------------------------------+--------+
|             Total            |   641  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_125 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_125 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_147 |  p0  |   3  |   3  |    9   ||    14   |
|     grp_fu_160    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_160    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   277  ||  2.709  ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |   611  |   886  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   69   |    -   |
|  Register |    -   |    -   |    -   |   641  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |    2   |  1316  |   958  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
