$date
	Sat Oct 22 22:50:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#783313
b11000 !
1"
#783314
b11000 &
b11000 %
1$
#783315
0"
#783318
b1100 &
b1100 %
#783322
b110 &
b110 %
#783326
b11 &
b11 %
#783330
b1010 &
b1010 %
#783334
b101 &
b101 %
#783338
b10000 &
b10000 %
#783342
b1000 &
b1000 %
#783346
b100 &
b100 %
#783350
b10 &
b10 %
#783354
b1 &
b1 %
1#
#783358
b0 &
0#
b0 %
0$
#1813611
b100 !
1"
#1813614
b100 &
b100 %
1$
#1813615
0"
#1813618
b10 &
b10 %
#1813622
b1 &
1#
b1 %
#1813626
b0 &
b0 %
0#
0$
#2735615
b1001 !
1"
#2735618
b1001 &
b1001 %
1$
#2735619
0"
#2735622
b11100 &
b11100 %
#2735626
b1110 &
b1110 %
#2735630
b111 &
b111 %
#2735634
b10110 &
b10110 %
#2735638
b1011 &
b1011 %
#2735642
b100010 &
b100010 %
#2735646
b10001 &
b10001 %
#2735650
b110100 &
b110100 %
#2735654
b11010 &
b11010 %
#2735658
b1101 &
b1101 %
#2735662
b101000 &
b101000 %
#2735666
b10100 &
b10100 %
#2735670
b1010 &
b1010 %
#2735674
b101 &
b101 %
#2735678
b10000 &
b10000 %
#2735682
b1000 &
b1000 %
#2735686
b100 &
b100 %
#2735690
b10 &
b10 %
#2735694
b1 &
1#
b1 %
#2735698
b0 &
b0 %
0#
0$
#4500012
