#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\HP\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\HP\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\HP\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\HP\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\HP\iverilog\lib\ivl\va_math.vpi";
S_0000023cb65927f0 .scope module, "pipelined_riscv" "pipelined_riscv" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0000023cb66e1250_0 .net "ALUControlE", 3 0, L_0000023cb6676da0;  1 drivers
v0000023cb66e1930_0 .net "ALUSrcE", 0 0, v0000023cb66d6e70_0;  1 drivers
v0000023cb66e1610_0 .net "ALU_ResultM", 31 0, v0000023cb66dd3a0_0;  1 drivers
v0000023cb66e1e30_0 .net "ALU_ResultW", 31 0, v0000023cb66dee10_0;  1 drivers
v0000023cb66e0710_0 .net "BranchE", 0 0, v0000023cb66d7190_0;  1 drivers
o0000023cb668d2e8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000023cb66e16b0_0 .net "ForwardA_E", 1 0, o0000023cb668d2e8;  0 drivers
o0000023cb668d5b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000023cb66e0df0_0 .net "ForwardB_E", 1 0, o0000023cb668d5b8;  0 drivers
v0000023cb66e2010_0 .net "Imm_Ext_E", 31 0, v0000023cb66d57f0_0;  1 drivers
v0000023cb66e0990_0 .net "InstrD", 31 0, L_0000023cb66e3760;  1 drivers
v0000023cb66e1ed0_0 .net "MemReadE", 0 0, L_0000023cb6677890;  1 drivers
v0000023cb66e1070_0 .net "MemReadM", 0 0, L_0000023cb6677580;  1 drivers
v0000023cb66e1430_0 .net "MemWriteE", 0 0, L_0000023cb6676be0;  1 drivers
v0000023cb66e1110_0 .net "MemWriteM", 0 0, L_0000023cb6676ef0;  1 drivers
v0000023cb66e1a70_0 .net "PCD", 31 0, L_0000023cb66e25e0;  1 drivers
v0000023cb66e0ad0_0 .net "PCE", 31 0, v0000023cb66d79e0_0;  1 drivers
v0000023cb66e0b70_0 .net "PCPlus4D", 31 0, L_0000023cb66e2ea0;  1 drivers
v0000023cb66e1bb0_0 .net "PCPlus4E", 31 0, L_0000023cb6676e10;  1 drivers
v0000023cb66e1c50_0 .net "PCPlus4M", 31 0, L_0000023cb6677120;  1 drivers
v0000023cb66e1cf0_0 .net "PCPlus4W", 31 0, L_0000023cb6677270;  1 drivers
v0000023cb66e0c10_0 .net "PCSrcE", 0 0, L_0000023cb6676d30;  1 drivers
v0000023cb66e0cb0_0 .net "PCTargetE", 31 0, L_0000023cb673d660;  1 drivers
v0000023cb66e1f70_0 .net "RD1_E", 31 0, v0000023cb66d8ca0_0;  1 drivers
v0000023cb66e20b0_0 .net "RD2_E", 31 0, v0000023cb66d88e0_0;  1 drivers
v0000023cb66e21f0_0 .net "RD_E", 4 0, L_0000023cb6676a90;  1 drivers
v0000023cb66e2290_0 .net "RD_M", 4 0, L_0000023cb66770b0;  1 drivers
v0000023cb66e2330_0 .net "RD_W", 4 0, L_0000023cb66775f0;  1 drivers
v0000023cb66e23d0_0 .net "RS1_E", 4 0, L_0000023cb6676b70;  1 drivers
v0000023cb66e4020_0 .net "RS2_E", 4 0, L_0000023cb6676e80;  1 drivers
v0000023cb66e2860_0 .net "ReadDataW", 31 0, v0000023cb66e19d0_0;  1 drivers
v0000023cb66e2cc0_0 .net "RegWriteE", 0 0, L_0000023cb6676f60;  1 drivers
v0000023cb66e2e00_0 .net "RegWriteM", 0 0, L_0000023cb6677200;  1 drivers
v0000023cb66e2680_0 .net "RegWriteW", 0 0, L_0000023cb6677660;  1 drivers
v0000023cb66e2900_0 .net "ResultSrcE", 0 0, L_0000023cb66772e0;  1 drivers
v0000023cb66e38a0_0 .net "ResultSrcM", 0 0, L_0000023cb6676fd0;  1 drivers
v0000023cb66e2d60_0 .net "ResultSrcW", 0 0, v0000023cb66e0670_0;  1 drivers
v0000023cb66e2b80_0 .net "ResultW", 31 0, L_0000023cb673cd00;  1 drivers
v0000023cb66e3440_0 .net "WriteDataM", 31 0, L_0000023cb66776d0;  1 drivers
o0000023cb668bc98 .functor BUFZ 1, C4<z>; HiZ drive
v0000023cb66e2ae0_0 .net "clk", 0 0, o0000023cb668bc98;  0 drivers
o0000023cb668bdb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023cb66e40c0_0 .net "rst", 0 0, o0000023cb668bdb8;  0 drivers
S_0000023cb6592980 .scope module, "decode_stage" "decode_cycle" 2 50, 3 5 0, S_0000023cb65927f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWriteW";
    .port_info 3 /INPUT 5 "RDW";
    .port_info 4 /INPUT 32 "InstrD";
    .port_info 5 /INPUT 32 "PCD";
    .port_info 6 /INPUT 32 "PCPlus4D";
    .port_info 7 /INPUT 32 "ResultW";
    .port_info 8 /OUTPUT 1 "RegWriteE";
    .port_info 9 /OUTPUT 1 "ALUSrcE";
    .port_info 10 /OUTPUT 1 "MemWriteE";
    .port_info 11 /OUTPUT 1 "MemReadE";
    .port_info 12 /OUTPUT 1 "ResultSrcE";
    .port_info 13 /OUTPUT 1 "BranchE";
    .port_info 14 /OUTPUT 4 "ALUControlE";
    .port_info 15 /OUTPUT 32 "RD1_E";
    .port_info 16 /OUTPUT 32 "RD2_E";
    .port_info 17 /OUTPUT 32 "Imm_Ext_E";
    .port_info 18 /OUTPUT 5 "RS1_E";
    .port_info 19 /OUTPUT 5 "RS2_E";
    .port_info 20 /OUTPUT 5 "RD_E";
    .port_info 21 /OUTPUT 32 "PCE";
    .port_info 22 /OUTPUT 32 "PCPlus4E";
L_0000023cb6676f60 .functor BUFZ 1, v0000023cb66d9100_0, C4<0>, C4<0>, C4<0>;
L_0000023cb6676be0 .functor BUFZ 1, v0000023cb66d7620_0, C4<0>, C4<0>, C4<0>;
L_0000023cb6677890 .functor BUFZ 1, v0000023cb66d5d90_0, C4<0>, C4<0>, C4<0>;
L_0000023cb66772e0 .functor BUFZ 1, v0000023cb66d91a0_0, C4<0>, C4<0>, C4<0>;
L_0000023cb6676da0 .functor BUFZ 4, v0000023cb66d5890_0, C4<0000>, C4<0000>, C4<0000>;
L_0000023cb6676a90 .functor BUFZ 5, v0000023cb66d7da0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000023cb6676e10 .functor BUFZ 32, v0000023cb66d7bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023cb6676b70 .functor BUFZ 5, v0000023cb66d7760_0, C4<00000>, C4<00000>, C4<00000>;
L_0000023cb6676e80 .functor BUFZ 5, v0000023cb66d7b20_0, C4<00000>, C4<00000>, C4<00000>;
v0000023cb66d5930_0 .net "ALUControlD", 3 0, v0000023cb65cd870_0;  1 drivers
v0000023cb66d5890_0 .var "ALUControlD_r", 3 0;
v0000023cb66d6bf0_0 .net "ALUControlE", 3 0, L_0000023cb6676da0;  alias, 1 drivers
v0000023cb66d61f0_0 .net "ALUSrcD", 0 0, v0000023cb65cc470_0;  1 drivers
v0000023cb66d6e70_0 .var "ALUSrcD_r", 0 0;
v0000023cb66d5b10_0 .net "ALUSrcE", 0 0, v0000023cb66d6e70_0;  alias, 1 drivers
v0000023cb66d7050_0 .net "BranchD", 0 0, v0000023cb65cde10_0;  1 drivers
v0000023cb66d7190_0 .var "BranchD_r", 0 0;
v0000023cb66d5610_0 .net "BranchE", 0 0, v0000023cb66d7190_0;  alias, 1 drivers
v0000023cb66d56b0_0 .net "Imm_Ext_D", 31 0, v0000023cb66d6010_0;  1 drivers
v0000023cb66d57f0_0 .var "Imm_Ext_D_r", 31 0;
v0000023cb66d5bb0_0 .net "Imm_Ext_E", 31 0, v0000023cb66d57f0_0;  alias, 1 drivers
v0000023cb66d5c50_0 .net "InstrD", 31 0, L_0000023cb66e3760;  alias, 1 drivers
v0000023cb66d5cf0_0 .net "MemReadD", 0 0, v0000023cb65c7d70_0;  1 drivers
v0000023cb66d5d90_0 .var "MemReadD_r", 0 0;
v0000023cb66d5f70_0 .net "MemReadE", 0 0, L_0000023cb6677890;  alias, 1 drivers
v0000023cb66d5e30_0 .net "MemWriteD", 0 0, v0000023cb66d65b0_0;  1 drivers
v0000023cb66d7620_0 .var "MemWriteD_r", 0 0;
v0000023cb66d92e0_0 .net "MemWriteE", 0 0, L_0000023cb6676be0;  alias, 1 drivers
v0000023cb66d7a80_0 .net "PCD", 31 0, L_0000023cb66e25e0;  alias, 1 drivers
v0000023cb66d79e0_0 .var "PCD_r", 31 0;
v0000023cb66d8160_0 .net "PCE", 31 0, v0000023cb66d79e0_0;  alias, 1 drivers
v0000023cb66d8f20_0 .net "PCPlus4D", 31 0, L_0000023cb66e2ea0;  alias, 1 drivers
v0000023cb66d7bc0_0 .var "PCPlus4D_r", 31 0;
v0000023cb66d9060_0 .net "PCPlus4E", 31 0, L_0000023cb6676e10;  alias, 1 drivers
v0000023cb66d8200_0 .net "RD1_D", 31 0, L_0000023cb66e33a0;  1 drivers
v0000023cb66d8ca0_0 .var "RD1_D_r", 31 0;
v0000023cb66d78a0_0 .net "RD1_E", 31 0, v0000023cb66d8ca0_0;  alias, 1 drivers
v0000023cb66d76c0_0 .net "RD2_D", 31 0, L_0000023cb66e3940;  1 drivers
v0000023cb66d88e0_0 .var "RD2_D_r", 31 0;
v0000023cb66d8480_0 .net "RD2_E", 31 0, v0000023cb66d88e0_0;  alias, 1 drivers
v0000023cb66d8520_0 .net "RDW", 4 0, L_0000023cb66775f0;  alias, 1 drivers
v0000023cb66d7da0_0 .var "RD_D_r", 4 0;
v0000023cb66d7800_0 .net "RD_E", 4 0, L_0000023cb6676a90;  alias, 1 drivers
v0000023cb66d7760_0 .var "RS1_D_r", 4 0;
v0000023cb66d7940_0 .net "RS1_E", 4 0, L_0000023cb6676b70;  alias, 1 drivers
v0000023cb66d7b20_0 .var "RS2_D_r", 4 0;
v0000023cb66d7f80_0 .net "RS2_E", 4 0, L_0000023cb6676e80;  alias, 1 drivers
v0000023cb66d7c60_0 .net "RegWriteD", 0 0, v0000023cb66d5750_0;  1 drivers
v0000023cb66d9100_0 .var "RegWriteD_r", 0 0;
v0000023cb66d8020_0 .net "RegWriteE", 0 0, L_0000023cb6676f60;  alias, 1 drivers
v0000023cb66d83e0_0 .net "RegWriteW", 0 0, L_0000023cb6677660;  alias, 1 drivers
v0000023cb66d85c0_0 .net "ResultSrcD", 0 0, v0000023cb66d6830_0;  1 drivers
v0000023cb66d91a0_0 .var "ResultSrcD_r", 0 0;
v0000023cb66d7e40_0 .net "ResultSrcE", 0 0, L_0000023cb66772e0;  alias, 1 drivers
v0000023cb66d8700_0 .net "ResultW", 31 0, L_0000023cb673cd00;  alias, 1 drivers
v0000023cb66d9380_0 .net "clk", 0 0, o0000023cb668bc98;  alias, 0 drivers
v0000023cb66d7d00_0 .net "rst", 0 0, o0000023cb668bdb8;  alias, 0 drivers
E_0000023cb665ebb0/0 .event negedge, v0000023cb66d6dd0_0;
E_0000023cb665ebb0/1 .event posedge, v0000023cb66d7410_0;
E_0000023cb665ebb0 .event/or E_0000023cb665ebb0/0, E_0000023cb665ebb0/1;
L_0000023cb66e4160 .part L_0000023cb66e3760, 0, 7;
L_0000023cb66e3800 .part L_0000023cb66e3760, 25, 7;
L_0000023cb66e2720 .part L_0000023cb66e3760, 12, 3;
L_0000023cb66e3a80 .part L_0000023cb66e3760, 15, 5;
L_0000023cb66e4200 .part L_0000023cb66e3760, 20, 5;
S_0000023cb6594e00 .scope module, "control" "controlnew" 3 29, 4 1 0, S_0000023cb6592980;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "regWrite";
    .port_info 9 /OUTPUT 4 "ALUCtl";
v0000023cb65cd870_0 .var "ALUCtl", 3 0;
v0000023cb65cd910_0 .var "ALUOp", 1 0;
v0000023cb65cc470_0 .var "ALUSrc", 0 0;
v0000023cb65cde10_0 .var "branch", 0 0;
v0000023cb65cc0b0_0 .var "ctz", 0 0;
v0000023cb65cc1f0_0 .net "funct3", 2 0, L_0000023cb66e2720;  1 drivers
v0000023cb65c7410_0 .net "funct7", 6 0, L_0000023cb66e3800;  1 drivers
v0000023cb65c7d70_0 .var "memRead", 0 0;
v0000023cb66d65b0_0 .var "memWrite", 0 0;
v0000023cb66d6830_0 .var "memtoReg", 0 0;
v0000023cb66d59d0_0 .net "opcode", 6 0, L_0000023cb66e4160;  1 drivers
v0000023cb66d5750_0 .var "regWrite", 0 0;
E_0000023cb665ef30 .event anyedge, v0000023cb65cd910_0, v0000023cb65cc1f0_0, v0000023cb65c7410_0;
E_0000023cb665f830 .event anyedge, v0000023cb66d59d0_0;
S_0000023cb658e350 .scope module, "m_ImmGen" "ImmGen" 3 56, 5 1 0, S_0000023cb6592980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "imm";
v0000023cb66d6010_0 .var "imm", 31 0;
v0000023cb66d63d0_0 .net "inst", 31 0, L_0000023cb66e3760;  alias, 1 drivers
E_0000023cb665f070 .event anyedge, v0000023cb66d63d0_0;
S_0000023cb658e4e0 .scope module, "m_Register" "Register" 3 43, 6 3 0, S_0000023cb6592980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
v0000023cb66d70f0_0 .net *"_ivl_0", 31 0, L_0000023cb66e2fe0;  1 drivers
v0000023cb66d72d0_0 .net *"_ivl_10", 6 0, L_0000023cb66e3300;  1 drivers
L_0000023cb66e4998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cb66d6650_0 .net *"_ivl_13", 1 0, L_0000023cb66e4998;  1 drivers
L_0000023cb66e49e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66d6c90_0 .net/2u *"_ivl_14", 31 0, L_0000023cb66e49e0;  1 drivers
v0000023cb66d60b0_0 .net *"_ivl_18", 31 0, L_0000023cb66e3c60;  1 drivers
L_0000023cb66e4a28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66d6fb0_0 .net *"_ivl_21", 26 0, L_0000023cb66e4a28;  1 drivers
L_0000023cb66e4a70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66d6290_0 .net/2u *"_ivl_22", 31 0, L_0000023cb66e4a70;  1 drivers
v0000023cb66d66f0_0 .net *"_ivl_24", 0 0, L_0000023cb66e34e0;  1 drivers
v0000023cb66d68d0_0 .net *"_ivl_26", 31 0, L_0000023cb66e3580;  1 drivers
v0000023cb66d6150_0 .net *"_ivl_28", 6 0, L_0000023cb66e3b20;  1 drivers
L_0000023cb66e4908 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66d6510_0 .net *"_ivl_3", 26 0, L_0000023cb66e4908;  1 drivers
L_0000023cb66e4ab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cb66d7370_0 .net *"_ivl_31", 1 0, L_0000023cb66e4ab8;  1 drivers
L_0000023cb66e4b00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66d6f10_0 .net/2u *"_ivl_32", 31 0, L_0000023cb66e4b00;  1 drivers
L_0000023cb66e4950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66d6970_0 .net/2u *"_ivl_4", 31 0, L_0000023cb66e4950;  1 drivers
v0000023cb66d6d30_0 .net *"_ivl_6", 0 0, L_0000023cb66e3f80;  1 drivers
v0000023cb66d6790_0 .net *"_ivl_8", 31 0, L_0000023cb66e3260;  1 drivers
v0000023cb66d7410_0 .net "clk", 0 0, o0000023cb668bc98;  alias, 0 drivers
v0000023cb66d5a70_0 .net "readData1", 31 0, L_0000023cb66e33a0;  alias, 1 drivers
v0000023cb66d6a10_0 .net "readData2", 31 0, L_0000023cb66e3940;  alias, 1 drivers
v0000023cb66d5570_0 .net "readReg1", 4 0, L_0000023cb66e3a80;  1 drivers
v0000023cb66d6ab0_0 .net "readReg2", 4 0, L_0000023cb66e4200;  1 drivers
v0000023cb66d7230_0 .net "regWrite", 0 0, L_0000023cb6677660;  alias, 1 drivers
v0000023cb66d6330 .array "regs", 31 0, 31 0;
v0000023cb66d6dd0_0 .net "rst", 0 0, o0000023cb668bdb8;  alias, 0 drivers
v0000023cb66d6470_0 .net "writeData", 31 0, L_0000023cb673cd00;  alias, 1 drivers
v0000023cb66d6b50_0 .net "writeReg", 4 0, L_0000023cb66775f0;  alias, 1 drivers
E_0000023cb665ef70 .event posedge, v0000023cb66d7410_0;
L_0000023cb66e2fe0 .concat [ 5 27 0 0], L_0000023cb66e3a80, L_0000023cb66e4908;
L_0000023cb66e3f80 .cmp/ne 32, L_0000023cb66e2fe0, L_0000023cb66e4950;
L_0000023cb66e3260 .array/port v0000023cb66d6330, L_0000023cb66e3300;
L_0000023cb66e3300 .concat [ 5 2 0 0], L_0000023cb66e3a80, L_0000023cb66e4998;
L_0000023cb66e33a0 .functor MUXZ 32, L_0000023cb66e49e0, L_0000023cb66e3260, L_0000023cb66e3f80, C4<>;
L_0000023cb66e3c60 .concat [ 5 27 0 0], L_0000023cb66e4200, L_0000023cb66e4a28;
L_0000023cb66e34e0 .cmp/ne 32, L_0000023cb66e3c60, L_0000023cb66e4a70;
L_0000023cb66e3580 .array/port v0000023cb66d6330, L_0000023cb66e3b20;
L_0000023cb66e3b20 .concat [ 5 2 0 0], L_0000023cb66e4200, L_0000023cb66e4ab8;
L_0000023cb66e3940 .functor MUXZ 32, L_0000023cb66e4b00, L_0000023cb66e3580, L_0000023cb66e34e0, C4<>;
S_0000023cb651e780 .scope module, "execute_stage" "execute_cycle" 2 77, 7 5 0, S_0000023cb65927f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWriteE";
    .port_info 3 /INPUT 1 "ALUSrcE";
    .port_info 4 /INPUT 1 "MemWriteE";
    .port_info 5 /INPUT 1 "MemReadE";
    .port_info 6 /INPUT 1 "ResultSrcE";
    .port_info 7 /INPUT 1 "BranchE";
    .port_info 8 /INPUT 4 "ALUControlE";
    .port_info 9 /INPUT 32 "RD1_E";
    .port_info 10 /INPUT 32 "RD2_E";
    .port_info 11 /INPUT 32 "Imm_Ext_E";
    .port_info 12 /INPUT 5 "RD_E";
    .port_info 13 /INPUT 32 "PCE";
    .port_info 14 /INPUT 32 "PCPlus4E";
    .port_info 15 /OUTPUT 1 "PCSrcE";
    .port_info 16 /OUTPUT 32 "PCTargetE";
    .port_info 17 /OUTPUT 1 "RegWriteM";
    .port_info 18 /OUTPUT 1 "MemWriteM";
    .port_info 19 /OUTPUT 1 "MemReadM";
    .port_info 20 /OUTPUT 1 "ResultSrcM";
    .port_info 21 /OUTPUT 5 "RD_M";
    .port_info 22 /OUTPUT 32 "PCPlus4M";
    .port_info 23 /OUTPUT 32 "WriteDataM";
    .port_info 24 /OUTPUT 32 "ALU_ResultM";
    .port_info 25 /INPUT 32 "ResultW";
    .port_info 26 /INPUT 2 "ForwardA_E";
    .port_info 27 /INPUT 2 "ForwardB_E";
L_0000023cb6676d30 .functor AND 1, L_0000023cb673e100, v0000023cb66d7190_0, C4<1>, C4<1>;
L_0000023cb6677200 .functor BUFZ 1, v0000023cb66dcea0_0, C4<0>, C4<0>, C4<0>;
L_0000023cb6676ef0 .functor BUFZ 1, v0000023cb66dbe60_0, C4<0>, C4<0>, C4<0>;
L_0000023cb6677580 .functor BUFZ 1, v0000023cb66da7b0_0, C4<0>, C4<0>, C4<0>;
L_0000023cb6676fd0 .functor BUFZ 1, v0000023cb66dcfe0_0, C4<0>, C4<0>, C4<0>;
L_0000023cb66770b0 .functor BUFZ 5, v0000023cb66dc860_0, C4<00000>, C4<00000>, C4<00000>;
L_0000023cb6677120 .functor BUFZ 32, v0000023cb66dc4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023cb66776d0 .functor BUFZ 32, v0000023cb66dcf40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023cb66d9db0_0 .net "ALUControlE", 3 0, L_0000023cb6676da0;  alias, 1 drivers
v0000023cb66da0d0_0 .net "ALUSrcE", 0 0, v0000023cb66d6e70_0;  alias, 1 drivers
v0000023cb66db250_0 .net "ALU_ResultM", 31 0, v0000023cb66dd3a0_0;  alias, 1 drivers
v0000023cb66dac10_0 .net "BranchE", 0 0, v0000023cb66d7190_0;  alias, 1 drivers
v0000023cb66d9770_0 .net "ForwardA_E", 1 0, o0000023cb668d2e8;  alias, 0 drivers
v0000023cb66d9950_0 .net "ForwardB_E", 1 0, o0000023cb668d5b8;  alias, 0 drivers
v0000023cb66da350_0 .net "Imm_Ext_E", 31 0, v0000023cb66d57f0_0;  alias, 1 drivers
v0000023cb66da990_0 .net "MemReadE", 0 0, L_0000023cb6677890;  alias, 1 drivers
v0000023cb66da7b0_0 .var "MemReadE_r", 0 0;
v0000023cb66daa30_0 .net "MemReadM", 0 0, L_0000023cb6677580;  alias, 1 drivers
v0000023cb66dab70_0 .net "MemWriteE", 0 0, L_0000023cb6676be0;  alias, 1 drivers
v0000023cb66dbe60_0 .var "MemWriteE_r", 0 0;
v0000023cb66dd120_0 .net "MemWriteM", 0 0, L_0000023cb6676ef0;  alias, 1 drivers
v0000023cb66dd1c0_0 .net "PCE", 31 0, v0000023cb66d79e0_0;  alias, 1 drivers
v0000023cb66dd440_0 .net "PCPlus4E", 31 0, L_0000023cb6676e10;  alias, 1 drivers
v0000023cb66dc4a0_0 .var "PCPlus4E_r", 31 0;
v0000023cb66dd260_0 .net "PCPlus4M", 31 0, L_0000023cb6677120;  alias, 1 drivers
v0000023cb66db640_0 .net "PCSrcE", 0 0, L_0000023cb6676d30;  alias, 1 drivers
v0000023cb66dd300_0 .net "PCTargetE", 31 0, L_0000023cb673d660;  alias, 1 drivers
v0000023cb66db820_0 .net "RD1_E", 31 0, v0000023cb66d8ca0_0;  alias, 1 drivers
v0000023cb66dc900_0 .net "RD2_E", 31 0, v0000023cb66d88e0_0;  alias, 1 drivers
v0000023cb66dcf40_0 .var "RD2_E_r", 31 0;
v0000023cb66db6e0_0 .net "RD_E", 4 0, L_0000023cb6676a90;  alias, 1 drivers
v0000023cb66dc860_0 .var "RD_E_r", 4 0;
v0000023cb66dbb40_0 .net "RD_M", 4 0, L_0000023cb66770b0;  alias, 1 drivers
v0000023cb66dcb80_0 .net "RegWriteE", 0 0, L_0000023cb6676f60;  alias, 1 drivers
v0000023cb66dcea0_0 .var "RegWriteE_r", 0 0;
v0000023cb66dbfa0_0 .net "RegWriteM", 0 0, L_0000023cb6677200;  alias, 1 drivers
v0000023cb66dbaa0_0 .net "ResultE", 31 0, v0000023cb66d87a0_0;  1 drivers
v0000023cb66dd3a0_0 .var "ResultE_r", 31 0;
v0000023cb66dca40_0 .net "ResultSrcE", 0 0, L_0000023cb66772e0;  alias, 1 drivers
v0000023cb66dcfe0_0 .var "ResultSrcE_r", 0 0;
v0000023cb66dbd20_0 .net "ResultSrcM", 0 0, L_0000023cb6676fd0;  alias, 1 drivers
v0000023cb66dc9a0_0 .net "ResultW", 31 0, L_0000023cb673cd00;  alias, 1 drivers
v0000023cb66dc720_0 .net "Src_A", 31 0, L_0000023cb66e43e0;  1 drivers
v0000023cb66db5a0_0 .net "Src_B", 31 0, L_0000023cb673d840;  1 drivers
v0000023cb66dcae0_0 .net "Src_B_interim", 31 0, L_0000023cb673df20;  1 drivers
v0000023cb66dc540_0 .net "WriteDataM", 31 0, L_0000023cb66776d0;  alias, 1 drivers
v0000023cb66dc680_0 .net "ZeroE", 0 0, L_0000023cb673e100;  1 drivers
v0000023cb66dc360_0 .net "clk", 0 0, o0000023cb668bc98;  alias, 0 drivers
v0000023cb66db780_0 .net "rst", 0 0, o0000023cb668bdb8;  alias, 0 drivers
S_0000023cb655fd70 .scope module, "alu" "ALU" 7 59, 8 1 0, S_0000023cb651e780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCtl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "zero";
v0000023cb66d9420_0 .net "A", 31 0, L_0000023cb66e43e0;  alias, 1 drivers
v0000023cb66d8980_0 .net "ALUCtl", 3 0, L_0000023cb6676da0;  alias, 1 drivers
v0000023cb66d87a0_0 .var "ALUOut", 31 0;
v0000023cb66d80c0_0 .net "B", 31 0, L_0000023cb673d840;  alias, 1 drivers
v0000023cb66d7580_0 .net *"_ivl_0", 0 0, L_0000023cb673db60;  1 drivers
v0000023cb66d82a0_0 .net *"_ivl_10", 0 0, L_0000023cb673d520;  1 drivers
L_0000023cb66e4e18 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023cb66d9240_0 .net/2s *"_ivl_12", 1 0, L_0000023cb66e4e18;  1 drivers
L_0000023cb66e4e60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cb66d8de0_0 .net/2s *"_ivl_14", 1 0, L_0000023cb66e4e60;  1 drivers
v0000023cb66d8840_0 .net *"_ivl_16", 1 0, L_0000023cb673c8a0;  1 drivers
L_0000023cb66e4d88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023cb66d8a20_0 .net/2s *"_ivl_2", 1 0, L_0000023cb66e4d88;  1 drivers
L_0000023cb66e4ea8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66d8ac0_0 .net/2u *"_ivl_20", 31 0, L_0000023cb66e4ea8;  1 drivers
v0000023cb66d8b60_0 .net *"_ivl_22", 0 0, L_0000023cb673de80;  1 drivers
L_0000023cb66e4ef0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023cb66d8c00_0 .net/2s *"_ivl_24", 1 0, L_0000023cb66e4ef0;  1 drivers
L_0000023cb66e4f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cb66d8d40_0 .net/2s *"_ivl_26", 1 0, L_0000023cb66e4f38;  1 drivers
v0000023cb66d8e80_0 .net *"_ivl_28", 1 0, L_0000023cb673e6a0;  1 drivers
L_0000023cb66e4dd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cb66d8fc0_0 .net/2s *"_ivl_4", 1 0, L_0000023cb66e4dd0;  1 drivers
v0000023cb66db110_0 .net *"_ivl_6", 1 0, L_0000023cb673e9c0;  1 drivers
v0000023cb66db430_0 .net "slt", 0 0, L_0000023cb673d480;  1 drivers
v0000023cb66daad0_0 .net "slti", 0 0, L_0000023cb673e880;  1 drivers
v0000023cb66d9c70_0 .net "zero", 0 0, L_0000023cb673e100;  alias, 1 drivers
E_0000023cb665eeb0/0 .event anyedge, v0000023cb66d6bf0_0, v0000023cb66d9420_0, v0000023cb66d80c0_0, v0000023cb66db430_0;
E_0000023cb665eeb0/1 .event anyedge, v0000023cb66daad0_0;
E_0000023cb665eeb0 .event/or E_0000023cb665eeb0/0, E_0000023cb665eeb0/1;
L_0000023cb673db60 .cmp/gt 32, L_0000023cb673d840, L_0000023cb66e43e0;
L_0000023cb673e9c0 .functor MUXZ 2, L_0000023cb66e4dd0, L_0000023cb66e4d88, L_0000023cb673db60, C4<>;
L_0000023cb673d480 .part L_0000023cb673e9c0, 0, 1;
L_0000023cb673d520 .cmp/gt.s 32, L_0000023cb673d840, L_0000023cb66e43e0;
L_0000023cb673c8a0 .functor MUXZ 2, L_0000023cb66e4e60, L_0000023cb66e4e18, L_0000023cb673d520, C4<>;
L_0000023cb673e880 .part L_0000023cb673c8a0, 0, 1;
L_0000023cb673de80 .cmp/eq 32, v0000023cb66d87a0_0, L_0000023cb66e4ea8;
L_0000023cb673e6a0 .functor MUXZ 2, L_0000023cb66e4f38, L_0000023cb66e4ef0, L_0000023cb673de80, C4<>;
L_0000023cb673e100 .part L_0000023cb673e6a0, 0, 1;
S_0000023cb6543600 .scope autofunction.vec4.s5, "count_trailing_zeros" "count_trailing_zeros" 8 12, 8 12 0, S_0000023cb655fd70;
 .timescale 0 0;
; Variable count_trailing_zeros is vec4 return value of scope S_0000023cb6543600
v0000023cb66d8340_0 .var/i "i", 31 0;
v0000023cb66d8660_0 .var "val", 31 0;
TD_pipelined_riscv.execute_stage.alu.count_trailing_zeros ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_zeros (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cb66d8340_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000023cb66d8340_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000023cb66d8660_0;
    %load/vec4 v0000023cb66d8340_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023cb66d8340_0;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_zeros (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0000023cb66d8340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023cb66d8340_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000023cb6543790 .scope module, "branch_adder" "Adder" 7 68, 9 1 0, S_0000023cb651e780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000023cb66dadf0_0 .net/s "a", 31 0, v0000023cb66d79e0_0;  alias, 1 drivers
v0000023cb66dacb0_0 .net/s "b", 31 0, v0000023cb66d57f0_0;  alias, 1 drivers
v0000023cb66da850_0 .net/s "sum", 31 0, L_0000023cb673d660;  alias, 1 drivers
L_0000023cb673d660 .arith/sum 32, v0000023cb66d79e0_0, v0000023cb66d57f0_0;
S_0000023cb6527b10 .scope module, "m_Mux_ALU" "Mux2to1" 7 51, 10 1 0, S_0000023cb651e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000023cb665f970 .param/l "size" 0 10 2, +C4<00000000000000000000000000100000>;
v0000023cb66db1b0_0 .net/s "out", 31 0, L_0000023cb673d840;  alias, 1 drivers
v0000023cb66dad50_0 .net/s "s0", 31 0, L_0000023cb673df20;  alias, 1 drivers
v0000023cb66d9e50_0 .net/s "s1", 31 0, v0000023cb66d57f0_0;  alias, 1 drivers
v0000023cb66d9f90_0 .net "sel", 0 0, v0000023cb66d6e70_0;  alias, 1 drivers
L_0000023cb673d840 .functor MUXZ 32, L_0000023cb673df20, v0000023cb66d57f0_0, v0000023cb66d6e70_0, C4<>;
S_0000023cb6527ca0 .scope module, "srca_mux" "Mux_3_by_1" 7 34, 11 1 0, S_0000023cb651e780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "d";
L_0000023cb66e4b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cb66d98b0_0 .net/2u *"_ivl_0", 1 0, L_0000023cb66e4b48;  1 drivers
v0000023cb66d9810_0 .net *"_ivl_10", 0 0, L_0000023cb66e3da0;  1 drivers
L_0000023cb66e4c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66dae90_0 .net/2u *"_ivl_12", 31 0, L_0000023cb66e4c20;  1 drivers
v0000023cb66da2b0_0 .net *"_ivl_14", 31 0, L_0000023cb66e3e40;  1 drivers
v0000023cb66da210_0 .net *"_ivl_16", 31 0, L_0000023cb66e29a0;  1 drivers
v0000023cb66da5d0_0 .net *"_ivl_2", 0 0, L_0000023cb66e4340;  1 drivers
L_0000023cb66e4b90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023cb66da3f0_0 .net/2u *"_ivl_4", 1 0, L_0000023cb66e4b90;  1 drivers
v0000023cb66daf30_0 .net *"_ivl_6", 0 0, L_0000023cb66e3bc0;  1 drivers
L_0000023cb66e4bd8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023cb66db2f0_0 .net/2u *"_ivl_8", 1 0, L_0000023cb66e4bd8;  1 drivers
v0000023cb66db390_0 .net "a", 31 0, v0000023cb66d8ca0_0;  alias, 1 drivers
v0000023cb66d9ef0_0 .net "b", 31 0, L_0000023cb673cd00;  alias, 1 drivers
v0000023cb66da8f0_0 .net "c", 31 0, v0000023cb66dd3a0_0;  alias, 1 drivers
v0000023cb66da490_0 .net "d", 31 0, L_0000023cb66e43e0;  alias, 1 drivers
v0000023cb66d9bd0_0 .net "s", 1 0, o0000023cb668d2e8;  alias, 0 drivers
L_0000023cb66e4340 .cmp/eq 2, o0000023cb668d2e8, L_0000023cb66e4b48;
L_0000023cb66e3bc0 .cmp/eq 2, o0000023cb668d2e8, L_0000023cb66e4b90;
L_0000023cb66e3da0 .cmp/eq 2, o0000023cb668d2e8, L_0000023cb66e4bd8;
L_0000023cb66e3e40 .functor MUXZ 32, L_0000023cb66e4c20, v0000023cb66dd3a0_0, L_0000023cb66e3da0, C4<>;
L_0000023cb66e29a0 .functor MUXZ 32, L_0000023cb66e3e40, L_0000023cb673cd00, L_0000023cb66e3bc0, C4<>;
L_0000023cb66e43e0 .functor MUXZ 32, L_0000023cb66e29a0, v0000023cb66d8ca0_0, L_0000023cb66e4340, C4<>;
S_0000023cb6533830 .scope module, "srcb_mux" "Mux_3_by_1" 7 43, 11 1 0, S_0000023cb651e780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "d";
L_0000023cb66e4c68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cb66d9d10_0 .net/2u *"_ivl_0", 1 0, L_0000023cb66e4c68;  1 drivers
v0000023cb66da170_0 .net *"_ivl_10", 0 0, L_0000023cb673dd40;  1 drivers
L_0000023cb66e4d40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66dafd0_0 .net/2u *"_ivl_12", 31 0, L_0000023cb66e4d40;  1 drivers
v0000023cb66db070_0 .net *"_ivl_14", 31 0, L_0000023cb673d200;  1 drivers
v0000023cb66d9b30_0 .net *"_ivl_16", 31 0, L_0000023cb673c940;  1 drivers
v0000023cb66da530_0 .net *"_ivl_2", 0 0, L_0000023cb66e2a40;  1 drivers
L_0000023cb66e4cb0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023cb66da670_0 .net/2u *"_ivl_4", 1 0, L_0000023cb66e4cb0;  1 drivers
v0000023cb66d9590_0 .net *"_ivl_6", 0 0, L_0000023cb66e2c20;  1 drivers
L_0000023cb66e4cf8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023cb66d96d0_0 .net/2u *"_ivl_8", 1 0, L_0000023cb66e4cf8;  1 drivers
v0000023cb66d99f0_0 .net "a", 31 0, v0000023cb66d88e0_0;  alias, 1 drivers
v0000023cb66d9630_0 .net "b", 31 0, L_0000023cb673cd00;  alias, 1 drivers
v0000023cb66da710_0 .net "c", 31 0, v0000023cb66dd3a0_0;  alias, 1 drivers
v0000023cb66da030_0 .net "d", 31 0, L_0000023cb673df20;  alias, 1 drivers
v0000023cb66d9a90_0 .net "s", 1 0, o0000023cb668d5b8;  alias, 0 drivers
L_0000023cb66e2a40 .cmp/eq 2, o0000023cb668d5b8, L_0000023cb66e4c68;
L_0000023cb66e2c20 .cmp/eq 2, o0000023cb668d5b8, L_0000023cb66e4cb0;
L_0000023cb673dd40 .cmp/eq 2, o0000023cb668d5b8, L_0000023cb66e4cf8;
L_0000023cb673d200 .functor MUXZ 32, L_0000023cb66e4d40, v0000023cb66dd3a0_0, L_0000023cb673dd40, C4<>;
L_0000023cb673c940 .functor MUXZ 32, L_0000023cb673d200, L_0000023cb673cd00, L_0000023cb66e2c20, C4<>;
L_0000023cb673df20 .functor MUXZ 32, L_0000023cb673c940, v0000023cb66d88e0_0, L_0000023cb66e2a40, C4<>;
S_0000023cb6516820 .scope module, "fetch_stage" "fetch_cycle" 2 39, 12 6 0, S_0000023cb65927f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "branchMuxSel";
    .port_info 3 /INPUT 32 "branchTarget";
    .port_info 4 /OUTPUT 32 "InstrD";
    .port_info 5 /OUTPUT 32 "PCD";
    .port_info 6 /OUTPUT 32 "PCPlus4D";
L_0000023cb66e4758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023cb6677430 .functor XNOR 1, o0000023cb668bdb8, L_0000023cb66e4758, C4<0>, C4<0>;
L_0000023cb66e47e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023cb6676cc0 .functor XNOR 1, o0000023cb668bdb8, L_0000023cb66e47e8, C4<0>, C4<0>;
L_0000023cb66e4878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023cb6677040 .functor XNOR 1, o0000023cb668bdb8, L_0000023cb66e4878, C4<0>, C4<0>;
v0000023cb66de190_0 .net "InstrD", 31 0, L_0000023cb66e3760;  alias, 1 drivers
v0000023cb66df310_0 .net "PCD", 31 0, L_0000023cb66e25e0;  alias, 1 drivers
v0000023cb66ddd30_0 .net "PCPlus4D", 31 0, L_0000023cb66e2ea0;  alias, 1 drivers
v0000023cb66de2d0_0 .net/2u *"_ivl_10", 0 0, L_0000023cb66e47e8;  1 drivers
v0000023cb66deaf0_0 .net *"_ivl_12", 0 0, L_0000023cb6676cc0;  1 drivers
L_0000023cb66e4830 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66de550_0 .net/2u *"_ivl_14", 31 0, L_0000023cb66e4830;  1 drivers
v0000023cb66de370_0 .net/2u *"_ivl_18", 0 0, L_0000023cb66e4878;  1 drivers
v0000023cb66decd0_0 .net/2u *"_ivl_2", 0 0, L_0000023cb66e4758;  1 drivers
v0000023cb66de230_0 .net *"_ivl_20", 0 0, L_0000023cb6677040;  1 drivers
L_0000023cb66e48c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66dd650_0 .net/2u *"_ivl_22", 31 0, L_0000023cb66e48c0;  1 drivers
v0000023cb66ddab0_0 .net *"_ivl_4", 0 0, L_0000023cb6677430;  1 drivers
L_0000023cb66e47a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66dd8d0_0 .net/2u *"_ivl_6", 31 0, L_0000023cb66e47a0;  1 drivers
v0000023cb66df450_0 .net "branchMuxSel", 0 0, L_0000023cb6676d30;  alias, 1 drivers
v0000023cb66deb90_0 .net "branchTarget", 31 0, L_0000023cb673d660;  alias, 1 drivers
v0000023cb66ddc90_0 .net "clk", 0 0, o0000023cb668bc98;  alias, 0 drivers
v0000023cb66de5f0_0 .net "inst", 31 0, L_0000023cb66e2f40;  1 drivers
v0000023cb66dd5b0_0 .var "inst_reg", 31 0;
v0000023cb66dddd0_0 .net "nextPC", 31 0, L_0000023cb66e36c0;  1 drivers
v0000023cb66def50_0 .var "nextPC_reg", 31 0;
v0000023cb66df130_0 .net "pci", 31 0, L_0000023cb66e3ee0;  1 drivers
v0000023cb66de7d0_0 .net "pco", 31 0, v0000023cb66de0f0_0;  1 drivers
v0000023cb66dec30_0 .var "pco_reg", 31 0;
v0000023cb66df090_0 .net "rst", 0 0, o0000023cb668bdb8;  alias, 0 drivers
L_0000023cb66e3760 .functor MUXZ 32, v0000023cb66dd5b0_0, L_0000023cb66e47a0, L_0000023cb6677430, C4<>;
L_0000023cb66e25e0 .functor MUXZ 32, v0000023cb66dec30_0, L_0000023cb66e4830, L_0000023cb6676cc0, C4<>;
L_0000023cb66e2ea0 .functor MUXZ 32, v0000023cb66def50_0, L_0000023cb66e48c0, L_0000023cb6677040, C4<>;
S_0000023cb65169b0 .scope module, "m_Adder_1" "Adder" 12 47, 9 1 0, S_0000023cb6516820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000023cb66dc5e0_0 .net/s "a", 31 0, v0000023cb66de0f0_0;  alias, 1 drivers
L_0000023cb66e4710 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023cb66dc040_0 .net/s "b", 31 0, L_0000023cb66e4710;  1 drivers
v0000023cb66dc180_0 .net/s "sum", 31 0, L_0000023cb66e36c0;  alias, 1 drivers
L_0000023cb66e36c0 .arith/sum 32, v0000023cb66de0f0_0, L_0000023cb66e4710;
S_0000023cb6553ea0 .scope module, "m_InstMem" "InstructionMemory" 12 41, 13 1 0, S_0000023cb6516820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0000023cb66e45a8 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66dc400_0 .net/2u *"_ivl_0", 31 0, L_0000023cb66e45a8;  1 drivers
L_0000023cb66e4638 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023cb66dc7c0_0 .net/2u *"_ivl_10", 31 0, L_0000023cb66e4638;  1 drivers
v0000023cb66db8c0_0 .net *"_ivl_12", 31 0, L_0000023cb66e3120;  1 drivers
v0000023cb66dcc20_0 .net *"_ivl_14", 7 0, L_0000023cb66e31c0;  1 drivers
L_0000023cb66e4680 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000023cb66dccc0_0 .net/2u *"_ivl_16", 31 0, L_0000023cb66e4680;  1 drivers
v0000023cb66dcd60_0 .net *"_ivl_18", 31 0, L_0000023cb66e39e0;  1 drivers
v0000023cb66db960_0 .net *"_ivl_2", 0 0, L_0000023cb66e3620;  1 drivers
v0000023cb66dba00_0 .net *"_ivl_20", 7 0, L_0000023cb66e3080;  1 drivers
L_0000023cb66e46c8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000023cb66dce00_0 .net/2u *"_ivl_22", 31 0, L_0000023cb66e46c8;  1 drivers
v0000023cb66dbbe0_0 .net *"_ivl_24", 31 0, L_0000023cb66e4480;  1 drivers
v0000023cb66dd080_0 .net *"_ivl_26", 31 0, L_0000023cb66e42a0;  1 drivers
L_0000023cb66e45f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cb66dbc80_0 .net/2u *"_ivl_4", 31 0, L_0000023cb66e45f0;  1 drivers
v0000023cb66dbdc0_0 .net *"_ivl_6", 7 0, L_0000023cb66e27c0;  1 drivers
v0000023cb66dbf00_0 .net *"_ivl_8", 7 0, L_0000023cb66e3d00;  1 drivers
v0000023cb66dc0e0_0 .net "inst", 31 0, L_0000023cb66e2f40;  alias, 1 drivers
v0000023cb66dc220 .array "insts", 0 127, 7 0;
v0000023cb66dc2c0_0 .net "readAddr", 31 0, v0000023cb66de0f0_0;  alias, 1 drivers
L_0000023cb66e3620 .cmp/ge 32, v0000023cb66de0f0_0, L_0000023cb66e45a8;
L_0000023cb66e27c0 .array/port v0000023cb66dc220, v0000023cb66de0f0_0;
L_0000023cb66e3d00 .array/port v0000023cb66dc220, L_0000023cb66e3120;
L_0000023cb66e3120 .arith/sum 32, v0000023cb66de0f0_0, L_0000023cb66e4638;
L_0000023cb66e31c0 .array/port v0000023cb66dc220, L_0000023cb66e39e0;
L_0000023cb66e39e0 .arith/sum 32, v0000023cb66de0f0_0, L_0000023cb66e4680;
L_0000023cb66e3080 .array/port v0000023cb66dc220, L_0000023cb66e4480;
L_0000023cb66e4480 .arith/sum 32, v0000023cb66de0f0_0, L_0000023cb66e46c8;
L_0000023cb66e42a0 .concat [ 8 8 8 8], L_0000023cb66e3080, L_0000023cb66e31c0, L_0000023cb66e3d00, L_0000023cb66e27c0;
L_0000023cb66e2f40 .functor MUXZ 32, L_0000023cb66e42a0, L_0000023cb66e45f0, L_0000023cb66e3620, C4<>;
S_0000023cb6554030 .scope module, "m_Mux_PC" "Mux2to1" 12 25, 10 1 0, S_0000023cb6516820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000023cb665f8f0 .param/l "size" 0 10 2, +C4<00000000000000000000000000100000>;
v0000023cb66ddfb0_0 .net/s "out", 31 0, L_0000023cb66e3ee0;  alias, 1 drivers
v0000023cb66de050_0 .net/s "s0", 31 0, L_0000023cb66e36c0;  alias, 1 drivers
v0000023cb66de730_0 .net/s "s1", 31 0, L_0000023cb673d660;  alias, 1 drivers
v0000023cb66de410_0 .net "sel", 0 0, L_0000023cb6676d30;  alias, 1 drivers
L_0000023cb66e3ee0 .functor MUXZ 32, L_0000023cb66e36c0, L_0000023cb673d660, L_0000023cb6676d30, C4<>;
S_0000023cb64e2d20 .scope module, "m_PC" "PC" 12 33, 14 1 0, S_0000023cb6516820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0000023cb66dea50_0 .net "clk", 0 0, o0000023cb668bc98;  alias, 0 drivers
v0000023cb66dde70_0 .net "pc_i", 31 0, L_0000023cb66e3ee0;  alias, 1 drivers
v0000023cb66de0f0_0 .var "pc_o", 31 0;
v0000023cb66de9b0_0 .net "rst", 0 0, o0000023cb668bdb8;  alias, 0 drivers
S_0000023cb667d9d0 .scope module, "memory_stage" "memory_cycle" 2 109, 15 2 0, S_0000023cb65927f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWriteM";
    .port_info 3 /INPUT 1 "MemWriteM";
    .port_info 4 /INPUT 1 "ResultSrcM";
    .port_info 5 /INPUT 1 "MemReadM";
    .port_info 6 /INPUT 5 "RD_M";
    .port_info 7 /INPUT 32 "PCPlus4M";
    .port_info 8 /INPUT 32 "WriteDataM";
    .port_info 9 /INPUT 32 "ALU_ResultM";
    .port_info 10 /OUTPUT 1 "RegWriteW";
    .port_info 11 /OUTPUT 1 "ResultSrcW";
    .port_info 12 /OUTPUT 5 "RD_W";
    .port_info 13 /OUTPUT 32 "PCPlus4W";
    .port_info 14 /OUTPUT 32 "ALU_ResultW";
    .port_info 15 /OUTPUT 32 "ReadDataW";
L_0000023cb6677660 .functor BUFZ 1, v0000023cb66e1750_0, C4<0>, C4<0>, C4<0>;
L_0000023cb66775f0 .functor BUFZ 5, v0000023cb66df3b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000023cb6677270 .functor BUFZ 32, v0000023cb66dd830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023cb66ded70_0 .net "ALU_ResultM", 31 0, v0000023cb66dd3a0_0;  alias, 1 drivers
v0000023cb66dee10_0 .var "ALU_ResultM_r", 31 0;
v0000023cb66deeb0_0 .net "ALU_ResultW", 31 0, v0000023cb66dee10_0;  alias, 1 drivers
v0000023cb66deff0_0 .net "MemReadM", 0 0, L_0000023cb6677580;  alias, 1 drivers
v0000023cb66df1d0_0 .net "MemWriteM", 0 0, L_0000023cb6676ef0;  alias, 1 drivers
v0000023cb66ddbf0_0 .net "PCPlus4M", 31 0, L_0000023cb6677120;  alias, 1 drivers
v0000023cb66dd830_0 .var "PCPlus4M_r", 31 0;
v0000023cb66df270_0 .net "PCPlus4W", 31 0, L_0000023cb6677270;  alias, 1 drivers
v0000023cb66dd6f0_0 .net "RD_M", 4 0, L_0000023cb66770b0;  alias, 1 drivers
v0000023cb66df3b0_0 .var "RD_M_r", 4 0;
v0000023cb66ddf10_0 .net "RD_W", 4 0, L_0000023cb66775f0;  alias, 1 drivers
v0000023cb66e0fd0_0 .net "ReadDataM", 31 0, v0000023cb66ddb50_0;  1 drivers
v0000023cb66e19d0_0 .var "ReadDataM_r", 31 0;
v0000023cb66e1570_0 .net "ReadDataW", 31 0, v0000023cb66e19d0_0;  alias, 1 drivers
v0000023cb66e12f0_0 .net "RegWriteM", 0 0, L_0000023cb6677200;  alias, 1 drivers
v0000023cb66e1750_0 .var "RegWriteM_r", 0 0;
v0000023cb66e0d50_0 .net "RegWriteW", 0 0, L_0000023cb6677660;  alias, 1 drivers
v0000023cb66e14d0_0 .net "ResultSrcM", 0 0, L_0000023cb6676fd0;  alias, 1 drivers
v0000023cb66e0670_0 .var "ResultSrcM_r", 0 0;
v0000023cb66e0a30_0 .net "ResultSrcW", 0 0, v0000023cb66e0670_0;  alias, 1 drivers
v0000023cb66e2150_0 .net "WriteDataM", 31 0, L_0000023cb66776d0;  alias, 1 drivers
v0000023cb66e17f0_0 .net "clk", 0 0, o0000023cb668bc98;  alias, 0 drivers
v0000023cb66e2470_0 .net "rst", 0 0, o0000023cb668bdb8;  alias, 0 drivers
S_0000023cb667d6b0 .scope module, "dmem" "DataMemory" 15 23, 16 1 0, S_0000023cb667d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData";
v0000023cb66de690_0 .net "address", 31 0, v0000023cb66dd3a0_0;  alias, 1 drivers
v0000023cb66de4b0_0 .net "clk", 0 0, o0000023cb668bc98;  alias, 0 drivers
v0000023cb66dd970 .array "data_memory", 0 127, 7 0;
v0000023cb66de870_0 .net "memRead", 0 0, L_0000023cb6677580;  alias, 1 drivers
v0000023cb66dda10_0 .net "memWrite", 0 0, L_0000023cb6676ef0;  alias, 1 drivers
v0000023cb66ddb50_0 .var "readData", 31 0;
v0000023cb66dd790_0 .net "rst", 0 0, o0000023cb668bdb8;  alias, 0 drivers
v0000023cb66de910_0 .net "writeData", 31 0, L_0000023cb66776d0;  alias, 1 drivers
v0000023cb66dd970_0 .array/port v0000023cb66dd970, 0;
v0000023cb66dd970_1 .array/port v0000023cb66dd970, 1;
E_0000023cb665efb0/0 .event anyedge, v0000023cb66daa30_0, v0000023cb66da8f0_0, v0000023cb66dd970_0, v0000023cb66dd970_1;
v0000023cb66dd970_2 .array/port v0000023cb66dd970, 2;
v0000023cb66dd970_3 .array/port v0000023cb66dd970, 3;
v0000023cb66dd970_4 .array/port v0000023cb66dd970, 4;
v0000023cb66dd970_5 .array/port v0000023cb66dd970, 5;
E_0000023cb665efb0/1 .event anyedge, v0000023cb66dd970_2, v0000023cb66dd970_3, v0000023cb66dd970_4, v0000023cb66dd970_5;
v0000023cb66dd970_6 .array/port v0000023cb66dd970, 6;
v0000023cb66dd970_7 .array/port v0000023cb66dd970, 7;
v0000023cb66dd970_8 .array/port v0000023cb66dd970, 8;
v0000023cb66dd970_9 .array/port v0000023cb66dd970, 9;
E_0000023cb665efb0/2 .event anyedge, v0000023cb66dd970_6, v0000023cb66dd970_7, v0000023cb66dd970_8, v0000023cb66dd970_9;
v0000023cb66dd970_10 .array/port v0000023cb66dd970, 10;
v0000023cb66dd970_11 .array/port v0000023cb66dd970, 11;
v0000023cb66dd970_12 .array/port v0000023cb66dd970, 12;
v0000023cb66dd970_13 .array/port v0000023cb66dd970, 13;
E_0000023cb665efb0/3 .event anyedge, v0000023cb66dd970_10, v0000023cb66dd970_11, v0000023cb66dd970_12, v0000023cb66dd970_13;
v0000023cb66dd970_14 .array/port v0000023cb66dd970, 14;
v0000023cb66dd970_15 .array/port v0000023cb66dd970, 15;
v0000023cb66dd970_16 .array/port v0000023cb66dd970, 16;
v0000023cb66dd970_17 .array/port v0000023cb66dd970, 17;
E_0000023cb665efb0/4 .event anyedge, v0000023cb66dd970_14, v0000023cb66dd970_15, v0000023cb66dd970_16, v0000023cb66dd970_17;
v0000023cb66dd970_18 .array/port v0000023cb66dd970, 18;
v0000023cb66dd970_19 .array/port v0000023cb66dd970, 19;
v0000023cb66dd970_20 .array/port v0000023cb66dd970, 20;
v0000023cb66dd970_21 .array/port v0000023cb66dd970, 21;
E_0000023cb665efb0/5 .event anyedge, v0000023cb66dd970_18, v0000023cb66dd970_19, v0000023cb66dd970_20, v0000023cb66dd970_21;
v0000023cb66dd970_22 .array/port v0000023cb66dd970, 22;
v0000023cb66dd970_23 .array/port v0000023cb66dd970, 23;
v0000023cb66dd970_24 .array/port v0000023cb66dd970, 24;
v0000023cb66dd970_25 .array/port v0000023cb66dd970, 25;
E_0000023cb665efb0/6 .event anyedge, v0000023cb66dd970_22, v0000023cb66dd970_23, v0000023cb66dd970_24, v0000023cb66dd970_25;
v0000023cb66dd970_26 .array/port v0000023cb66dd970, 26;
v0000023cb66dd970_27 .array/port v0000023cb66dd970, 27;
v0000023cb66dd970_28 .array/port v0000023cb66dd970, 28;
v0000023cb66dd970_29 .array/port v0000023cb66dd970, 29;
E_0000023cb665efb0/7 .event anyedge, v0000023cb66dd970_26, v0000023cb66dd970_27, v0000023cb66dd970_28, v0000023cb66dd970_29;
v0000023cb66dd970_30 .array/port v0000023cb66dd970, 30;
v0000023cb66dd970_31 .array/port v0000023cb66dd970, 31;
v0000023cb66dd970_32 .array/port v0000023cb66dd970, 32;
v0000023cb66dd970_33 .array/port v0000023cb66dd970, 33;
E_0000023cb665efb0/8 .event anyedge, v0000023cb66dd970_30, v0000023cb66dd970_31, v0000023cb66dd970_32, v0000023cb66dd970_33;
v0000023cb66dd970_34 .array/port v0000023cb66dd970, 34;
v0000023cb66dd970_35 .array/port v0000023cb66dd970, 35;
v0000023cb66dd970_36 .array/port v0000023cb66dd970, 36;
v0000023cb66dd970_37 .array/port v0000023cb66dd970, 37;
E_0000023cb665efb0/9 .event anyedge, v0000023cb66dd970_34, v0000023cb66dd970_35, v0000023cb66dd970_36, v0000023cb66dd970_37;
v0000023cb66dd970_38 .array/port v0000023cb66dd970, 38;
v0000023cb66dd970_39 .array/port v0000023cb66dd970, 39;
v0000023cb66dd970_40 .array/port v0000023cb66dd970, 40;
v0000023cb66dd970_41 .array/port v0000023cb66dd970, 41;
E_0000023cb665efb0/10 .event anyedge, v0000023cb66dd970_38, v0000023cb66dd970_39, v0000023cb66dd970_40, v0000023cb66dd970_41;
v0000023cb66dd970_42 .array/port v0000023cb66dd970, 42;
v0000023cb66dd970_43 .array/port v0000023cb66dd970, 43;
v0000023cb66dd970_44 .array/port v0000023cb66dd970, 44;
v0000023cb66dd970_45 .array/port v0000023cb66dd970, 45;
E_0000023cb665efb0/11 .event anyedge, v0000023cb66dd970_42, v0000023cb66dd970_43, v0000023cb66dd970_44, v0000023cb66dd970_45;
v0000023cb66dd970_46 .array/port v0000023cb66dd970, 46;
v0000023cb66dd970_47 .array/port v0000023cb66dd970, 47;
v0000023cb66dd970_48 .array/port v0000023cb66dd970, 48;
v0000023cb66dd970_49 .array/port v0000023cb66dd970, 49;
E_0000023cb665efb0/12 .event anyedge, v0000023cb66dd970_46, v0000023cb66dd970_47, v0000023cb66dd970_48, v0000023cb66dd970_49;
v0000023cb66dd970_50 .array/port v0000023cb66dd970, 50;
v0000023cb66dd970_51 .array/port v0000023cb66dd970, 51;
v0000023cb66dd970_52 .array/port v0000023cb66dd970, 52;
v0000023cb66dd970_53 .array/port v0000023cb66dd970, 53;
E_0000023cb665efb0/13 .event anyedge, v0000023cb66dd970_50, v0000023cb66dd970_51, v0000023cb66dd970_52, v0000023cb66dd970_53;
v0000023cb66dd970_54 .array/port v0000023cb66dd970, 54;
v0000023cb66dd970_55 .array/port v0000023cb66dd970, 55;
v0000023cb66dd970_56 .array/port v0000023cb66dd970, 56;
v0000023cb66dd970_57 .array/port v0000023cb66dd970, 57;
E_0000023cb665efb0/14 .event anyedge, v0000023cb66dd970_54, v0000023cb66dd970_55, v0000023cb66dd970_56, v0000023cb66dd970_57;
v0000023cb66dd970_58 .array/port v0000023cb66dd970, 58;
v0000023cb66dd970_59 .array/port v0000023cb66dd970, 59;
v0000023cb66dd970_60 .array/port v0000023cb66dd970, 60;
v0000023cb66dd970_61 .array/port v0000023cb66dd970, 61;
E_0000023cb665efb0/15 .event anyedge, v0000023cb66dd970_58, v0000023cb66dd970_59, v0000023cb66dd970_60, v0000023cb66dd970_61;
v0000023cb66dd970_62 .array/port v0000023cb66dd970, 62;
v0000023cb66dd970_63 .array/port v0000023cb66dd970, 63;
v0000023cb66dd970_64 .array/port v0000023cb66dd970, 64;
v0000023cb66dd970_65 .array/port v0000023cb66dd970, 65;
E_0000023cb665efb0/16 .event anyedge, v0000023cb66dd970_62, v0000023cb66dd970_63, v0000023cb66dd970_64, v0000023cb66dd970_65;
v0000023cb66dd970_66 .array/port v0000023cb66dd970, 66;
v0000023cb66dd970_67 .array/port v0000023cb66dd970, 67;
v0000023cb66dd970_68 .array/port v0000023cb66dd970, 68;
v0000023cb66dd970_69 .array/port v0000023cb66dd970, 69;
E_0000023cb665efb0/17 .event anyedge, v0000023cb66dd970_66, v0000023cb66dd970_67, v0000023cb66dd970_68, v0000023cb66dd970_69;
v0000023cb66dd970_70 .array/port v0000023cb66dd970, 70;
v0000023cb66dd970_71 .array/port v0000023cb66dd970, 71;
v0000023cb66dd970_72 .array/port v0000023cb66dd970, 72;
v0000023cb66dd970_73 .array/port v0000023cb66dd970, 73;
E_0000023cb665efb0/18 .event anyedge, v0000023cb66dd970_70, v0000023cb66dd970_71, v0000023cb66dd970_72, v0000023cb66dd970_73;
v0000023cb66dd970_74 .array/port v0000023cb66dd970, 74;
v0000023cb66dd970_75 .array/port v0000023cb66dd970, 75;
v0000023cb66dd970_76 .array/port v0000023cb66dd970, 76;
v0000023cb66dd970_77 .array/port v0000023cb66dd970, 77;
E_0000023cb665efb0/19 .event anyedge, v0000023cb66dd970_74, v0000023cb66dd970_75, v0000023cb66dd970_76, v0000023cb66dd970_77;
v0000023cb66dd970_78 .array/port v0000023cb66dd970, 78;
v0000023cb66dd970_79 .array/port v0000023cb66dd970, 79;
v0000023cb66dd970_80 .array/port v0000023cb66dd970, 80;
v0000023cb66dd970_81 .array/port v0000023cb66dd970, 81;
E_0000023cb665efb0/20 .event anyedge, v0000023cb66dd970_78, v0000023cb66dd970_79, v0000023cb66dd970_80, v0000023cb66dd970_81;
v0000023cb66dd970_82 .array/port v0000023cb66dd970, 82;
v0000023cb66dd970_83 .array/port v0000023cb66dd970, 83;
v0000023cb66dd970_84 .array/port v0000023cb66dd970, 84;
v0000023cb66dd970_85 .array/port v0000023cb66dd970, 85;
E_0000023cb665efb0/21 .event anyedge, v0000023cb66dd970_82, v0000023cb66dd970_83, v0000023cb66dd970_84, v0000023cb66dd970_85;
v0000023cb66dd970_86 .array/port v0000023cb66dd970, 86;
v0000023cb66dd970_87 .array/port v0000023cb66dd970, 87;
v0000023cb66dd970_88 .array/port v0000023cb66dd970, 88;
v0000023cb66dd970_89 .array/port v0000023cb66dd970, 89;
E_0000023cb665efb0/22 .event anyedge, v0000023cb66dd970_86, v0000023cb66dd970_87, v0000023cb66dd970_88, v0000023cb66dd970_89;
v0000023cb66dd970_90 .array/port v0000023cb66dd970, 90;
v0000023cb66dd970_91 .array/port v0000023cb66dd970, 91;
v0000023cb66dd970_92 .array/port v0000023cb66dd970, 92;
v0000023cb66dd970_93 .array/port v0000023cb66dd970, 93;
E_0000023cb665efb0/23 .event anyedge, v0000023cb66dd970_90, v0000023cb66dd970_91, v0000023cb66dd970_92, v0000023cb66dd970_93;
v0000023cb66dd970_94 .array/port v0000023cb66dd970, 94;
v0000023cb66dd970_95 .array/port v0000023cb66dd970, 95;
v0000023cb66dd970_96 .array/port v0000023cb66dd970, 96;
v0000023cb66dd970_97 .array/port v0000023cb66dd970, 97;
E_0000023cb665efb0/24 .event anyedge, v0000023cb66dd970_94, v0000023cb66dd970_95, v0000023cb66dd970_96, v0000023cb66dd970_97;
v0000023cb66dd970_98 .array/port v0000023cb66dd970, 98;
v0000023cb66dd970_99 .array/port v0000023cb66dd970, 99;
v0000023cb66dd970_100 .array/port v0000023cb66dd970, 100;
v0000023cb66dd970_101 .array/port v0000023cb66dd970, 101;
E_0000023cb665efb0/25 .event anyedge, v0000023cb66dd970_98, v0000023cb66dd970_99, v0000023cb66dd970_100, v0000023cb66dd970_101;
v0000023cb66dd970_102 .array/port v0000023cb66dd970, 102;
v0000023cb66dd970_103 .array/port v0000023cb66dd970, 103;
v0000023cb66dd970_104 .array/port v0000023cb66dd970, 104;
v0000023cb66dd970_105 .array/port v0000023cb66dd970, 105;
E_0000023cb665efb0/26 .event anyedge, v0000023cb66dd970_102, v0000023cb66dd970_103, v0000023cb66dd970_104, v0000023cb66dd970_105;
v0000023cb66dd970_106 .array/port v0000023cb66dd970, 106;
v0000023cb66dd970_107 .array/port v0000023cb66dd970, 107;
v0000023cb66dd970_108 .array/port v0000023cb66dd970, 108;
v0000023cb66dd970_109 .array/port v0000023cb66dd970, 109;
E_0000023cb665efb0/27 .event anyedge, v0000023cb66dd970_106, v0000023cb66dd970_107, v0000023cb66dd970_108, v0000023cb66dd970_109;
v0000023cb66dd970_110 .array/port v0000023cb66dd970, 110;
v0000023cb66dd970_111 .array/port v0000023cb66dd970, 111;
v0000023cb66dd970_112 .array/port v0000023cb66dd970, 112;
v0000023cb66dd970_113 .array/port v0000023cb66dd970, 113;
E_0000023cb665efb0/28 .event anyedge, v0000023cb66dd970_110, v0000023cb66dd970_111, v0000023cb66dd970_112, v0000023cb66dd970_113;
v0000023cb66dd970_114 .array/port v0000023cb66dd970, 114;
v0000023cb66dd970_115 .array/port v0000023cb66dd970, 115;
v0000023cb66dd970_116 .array/port v0000023cb66dd970, 116;
v0000023cb66dd970_117 .array/port v0000023cb66dd970, 117;
E_0000023cb665efb0/29 .event anyedge, v0000023cb66dd970_114, v0000023cb66dd970_115, v0000023cb66dd970_116, v0000023cb66dd970_117;
v0000023cb66dd970_118 .array/port v0000023cb66dd970, 118;
v0000023cb66dd970_119 .array/port v0000023cb66dd970, 119;
v0000023cb66dd970_120 .array/port v0000023cb66dd970, 120;
v0000023cb66dd970_121 .array/port v0000023cb66dd970, 121;
E_0000023cb665efb0/30 .event anyedge, v0000023cb66dd970_118, v0000023cb66dd970_119, v0000023cb66dd970_120, v0000023cb66dd970_121;
v0000023cb66dd970_122 .array/port v0000023cb66dd970, 122;
v0000023cb66dd970_123 .array/port v0000023cb66dd970, 123;
v0000023cb66dd970_124 .array/port v0000023cb66dd970, 124;
v0000023cb66dd970_125 .array/port v0000023cb66dd970, 125;
E_0000023cb665efb0/31 .event anyedge, v0000023cb66dd970_122, v0000023cb66dd970_123, v0000023cb66dd970_124, v0000023cb66dd970_125;
v0000023cb66dd970_126 .array/port v0000023cb66dd970, 126;
v0000023cb66dd970_127 .array/port v0000023cb66dd970, 127;
E_0000023cb665efb0/32 .event anyedge, v0000023cb66dd970_126, v0000023cb66dd970_127;
E_0000023cb665efb0 .event/or E_0000023cb665efb0/0, E_0000023cb665efb0/1, E_0000023cb665efb0/2, E_0000023cb665efb0/3, E_0000023cb665efb0/4, E_0000023cb665efb0/5, E_0000023cb665efb0/6, E_0000023cb665efb0/7, E_0000023cb665efb0/8, E_0000023cb665efb0/9, E_0000023cb665efb0/10, E_0000023cb665efb0/11, E_0000023cb665efb0/12, E_0000023cb665efb0/13, E_0000023cb665efb0/14, E_0000023cb665efb0/15, E_0000023cb665efb0/16, E_0000023cb665efb0/17, E_0000023cb665efb0/18, E_0000023cb665efb0/19, E_0000023cb665efb0/20, E_0000023cb665efb0/21, E_0000023cb665efb0/22, E_0000023cb665efb0/23, E_0000023cb665efb0/24, E_0000023cb665efb0/25, E_0000023cb665efb0/26, E_0000023cb665efb0/27, E_0000023cb665efb0/28, E_0000023cb665efb0/29, E_0000023cb665efb0/30, E_0000023cb665efb0/31, E_0000023cb665efb0/32;
S_0000023cb667d520 .scope module, "writeback_stage" "writeback_cycle" 2 129, 17 2 0, S_0000023cb65927f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ResultSrcW";
    .port_info 3 /INPUT 32 "PCPlus4W";
    .port_info 4 /INPUT 32 "ALU_ResultW";
    .port_info 5 /INPUT 32 "ReadDataW";
    .port_info 6 /OUTPUT 32 "ResultW";
v0000023cb66e07b0_0 .net "ALU_ResultW", 31 0, v0000023cb66dee10_0;  alias, 1 drivers
v0000023cb66e0850_0 .net "PCPlus4W", 31 0, L_0000023cb6677270;  alias, 1 drivers
v0000023cb66e1b10_0 .net "ReadDataW", 31 0, v0000023cb66e19d0_0;  alias, 1 drivers
v0000023cb66e08f0_0 .net "ResultSrcW", 0 0, v0000023cb66e0670_0;  alias, 1 drivers
v0000023cb66e0f30_0 .net "ResultW", 31 0, L_0000023cb673cd00;  alias, 1 drivers
v0000023cb66e11b0_0 .net "clk", 0 0, o0000023cb668bc98;  alias, 0 drivers
v0000023cb66e05d0_0 .net "rst", 0 0, o0000023cb668bdb8;  alias, 0 drivers
S_0000023cb667db60 .scope module, "m_Mux_WriteData" "Mux2to1" 17 11, 10 1 0, S_0000023cb667d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000023cb665f0f0 .param/l "size" 0 10 2, +C4<00000000000000000000000000100000>;
v0000023cb66e0e90_0 .net/s "out", 31 0, L_0000023cb673cd00;  alias, 1 drivers
v0000023cb66e1890_0 .net/s "s0", 31 0, v0000023cb66dee10_0;  alias, 1 drivers
v0000023cb66e1d90_0 .net/s "s1", 31 0, v0000023cb66e19d0_0;  alias, 1 drivers
v0000023cb66e1390_0 .net "sel", 0 0, v0000023cb66e0670_0;  alias, 1 drivers
L_0000023cb673cd00 .functor MUXZ 32, v0000023cb66dee10_0, v0000023cb66e19d0_0, v0000023cb66e0670_0, C4<>;
    .scope S_0000023cb64e2d20;
T_1 ;
    %wait E_0000023cb665ef70;
    %load/vec4 v0000023cb66de9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66de0f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023cb66dde70_0;
    %assign/vec4 v0000023cb66de0f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023cb6553ea0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023cb66dc220, 4, 0;
    %vpi_call 13 21 "$readmemb", "TEST_INSTRUCTIONS.dat", v0000023cb66dc220 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023cb6516820;
T_3 ;
    %wait E_0000023cb665ebb0;
    %load/vec4 v0000023cb66df090_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66dd5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66dec30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66def50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023cb66de5f0_0;
    %assign/vec4 v0000023cb66dd5b0_0, 0;
    %load/vec4 v0000023cb66de7d0_0;
    %assign/vec4 v0000023cb66dec30_0, 0;
    %load/vec4 v0000023cb66dddd0_0;
    %assign/vec4 v0000023cb66def50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023cb6594e00;
T_4 ;
    %wait E_0000023cb665f830;
    %pushi/vec4 0, 0, 9;
    %split/vec4 2;
    %store/vec4 v0000023cb65cd910_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000023cb65cc0b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cb66d5750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cb65cc470_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cb66d65b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cb66d6830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cb65c7d70_0, 0, 1;
    %store/vec4 v0000023cb65cde10_0, 0, 1;
    %load/vec4 v0000023cb66d59d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb66d5750_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023cb65cd910_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb66d5750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb65cc470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023cb65cd910_0, 0, 2;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb66d5750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb65c7d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb66d6830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb65cc470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023cb65cd910_0, 0, 2;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb66d65b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb65cc470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023cb65cd910_0, 0, 2;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb65cde10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023cb65cd910_0, 0, 2;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb66d5750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cb65cc0b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023cb6594e00;
T_5 ;
    %wait E_0000023cb665ef30;
    %load/vec4 v0000023cb65cd910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000023cb65cc1f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0000023cb65cc1f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
T_5.8 ;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000023cb65cc1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.9 ;
    %load/vec4 v0000023cb65c7410_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.14 ;
    %load/vec4 v0000023cb65c7410_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023cb65cd870_0, 0, 4;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023cb658e4e0;
T_6 ;
    %wait E_0000023cb665ef70;
    %load/vec4 v0000023cb66d6dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023cb66d7230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000023cb66d6b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0000023cb66d6470_0;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %load/vec4 v0000023cb66d6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66d6330, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023cb658e350;
T_7 ;
    %wait E_0000023cb665f070;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0000023cb66d63d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000023cb66d6010_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023cb6592980;
T_8 ;
    %wait E_0000023cb665ebb0;
    %load/vec4 v0000023cb66d7d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66d9100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66d6e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66d7620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66d5d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66d91a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66d7190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023cb66d5890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66d8ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66d88e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66d57f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023cb66d7da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66d79e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66d7bc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023cb66d7760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023cb66d7b20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023cb66d7c60_0;
    %assign/vec4 v0000023cb66d9100_0, 0;
    %load/vec4 v0000023cb66d61f0_0;
    %assign/vec4 v0000023cb66d6e70_0, 0;
    %load/vec4 v0000023cb66d5e30_0;
    %assign/vec4 v0000023cb66d7620_0, 0;
    %load/vec4 v0000023cb66d5cf0_0;
    %assign/vec4 v0000023cb66d5d90_0, 0;
    %load/vec4 v0000023cb66d85c0_0;
    %assign/vec4 v0000023cb66d91a0_0, 0;
    %load/vec4 v0000023cb66d7050_0;
    %assign/vec4 v0000023cb66d7190_0, 0;
    %load/vec4 v0000023cb66d5930_0;
    %assign/vec4 v0000023cb66d5890_0, 0;
    %load/vec4 v0000023cb66d8200_0;
    %assign/vec4 v0000023cb66d8ca0_0, 0;
    %load/vec4 v0000023cb66d76c0_0;
    %assign/vec4 v0000023cb66d88e0_0, 0;
    %load/vec4 v0000023cb66d56b0_0;
    %assign/vec4 v0000023cb66d57f0_0, 0;
    %load/vec4 v0000023cb66d5c50_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000023cb66d7da0_0, 0;
    %load/vec4 v0000023cb66d7a80_0;
    %assign/vec4 v0000023cb66d79e0_0, 0;
    %load/vec4 v0000023cb66d8f20_0;
    %assign/vec4 v0000023cb66d7bc0_0, 0;
    %load/vec4 v0000023cb66d5c50_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000023cb66d7760_0, 0;
    %load/vec4 v0000023cb66d5c50_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000023cb66d7b20_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023cb655fd70;
T_9 ;
    %wait E_0000023cb665eeb0;
    %load/vec4 v0000023cb66d8980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.0 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %add;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.1 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %sub;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.2 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %and;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.3 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %or;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.4 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %xor;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.5 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.6 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.7 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.8 ;
    %load/vec4 v0000023cb66db430_0;
    %pad/u 32;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.9 ;
    %load/vec4 v0000023cb66daad0_0;
    %pad/u 32;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.10 ;
    %load/vec4 v0000023cb66d9420_0;
    %load/vec4 v0000023cb66d80c0_0;
    %sub;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.11 ;
    %alloc S_0000023cb6543600;
    %load/vec4 v0000023cb66d9420_0;
    %store/vec4 v0000023cb66d8660_0, 0, 32;
    %callf/vec4 TD_pipelined_riscv.execute_stage.alu.count_trailing_zeros, S_0000023cb6543600;
    %free S_0000023cb6543600;
    %pad/u 32;
    %store/vec4 v0000023cb66d87a0_0, 0, 32;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023cb651e780;
T_10 ;
    %wait E_0000023cb665ebb0;
    %load/vec4 v0000023cb66db780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66dcea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66dbe60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66da7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66dcfe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023cb66dc860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66dc4a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66dcf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66dd3a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023cb66dcb80_0;
    %assign/vec4 v0000023cb66dcea0_0, 0;
    %load/vec4 v0000023cb66dab70_0;
    %assign/vec4 v0000023cb66dbe60_0, 0;
    %load/vec4 v0000023cb66da990_0;
    %assign/vec4 v0000023cb66da7b0_0, 0;
    %load/vec4 v0000023cb66dca40_0;
    %assign/vec4 v0000023cb66dcfe0_0, 0;
    %load/vec4 v0000023cb66db6e0_0;
    %assign/vec4 v0000023cb66dc860_0, 0;
    %load/vec4 v0000023cb66dd440_0;
    %assign/vec4 v0000023cb66dc4a0_0, 0;
    %load/vec4 v0000023cb66dcae0_0;
    %assign/vec4 v0000023cb66dcf40_0, 0;
    %load/vec4 v0000023cb66dbaa0_0;
    %assign/vec4 v0000023cb66dd3a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023cb667d6b0;
T_11 ;
    %wait E_0000023cb665ef70;
    %load/vec4 v0000023cb66dd790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000023cb66dda10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000023cb66de910_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000023cb66de690_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %load/vec4 v0000023cb66de910_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000023cb66de690_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %load/vec4 v0000023cb66de910_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000023cb66de690_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
    %load/vec4 v0000023cb66de910_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000023cb66de690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cb66dd970, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023cb667d6b0;
T_12 ;
    %wait E_0000023cb665efb0;
    %load/vec4 v0000023cb66de870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000023cb66de690_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023cb66dd970, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023cb66ddb50_0, 4, 8;
    %load/vec4 v0000023cb66de690_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023cb66dd970, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023cb66ddb50_0, 4, 8;
    %load/vec4 v0000023cb66de690_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023cb66dd970, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023cb66ddb50_0, 4, 8;
    %ix/getv 4, v0000023cb66de690_0;
    %load/vec4a v0000023cb66dd970, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023cb66ddb50_0, 4, 8;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cb66ddb50_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023cb667d9d0;
T_13 ;
    %wait E_0000023cb665ebb0;
    %load/vec4 v0000023cb66e2470_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66e1750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cb66e0670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023cb66df3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66dd830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66dee10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cb66e19d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023cb66e12f0_0;
    %assign/vec4 v0000023cb66e1750_0, 0;
    %load/vec4 v0000023cb66e14d0_0;
    %assign/vec4 v0000023cb66e0670_0, 0;
    %load/vec4 v0000023cb66dd6f0_0;
    %assign/vec4 v0000023cb66df3b0_0, 0;
    %load/vec4 v0000023cb66ddbf0_0;
    %assign/vec4 v0000023cb66dd830_0, 0;
    %load/vec4 v0000023cb66ded70_0;
    %assign/vec4 v0000023cb66dee10_0, 0;
    %load/vec4 v0000023cb66e0fd0_0;
    %assign/vec4 v0000023cb66e19d0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "pipelinetop.v";
    "./decode.v";
    "./controlnew.v";
    "./ImmGen.v";
    "./Register.v";
    "./execute.v";
    "./ALU.v";
    "./Adder.v";
    "./Mux2to1.v";
    "./Mux3to1.v";
    "./fetch.v";
    "./InstructionMemory.v";
    "./PC.v";
    "./memory_c.v";
    "./DataMemory.v";
    "./writeback.v";
