
---------- Begin Simulation Statistics ----------
final_tick                               413929429000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287418                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698884                       # Number of bytes of host memory used
host_op_rate                                   459426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.79                       # Real time elapsed on the host
host_tick_rate                            11897000711                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      15984668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.413929                       # Number of seconds simulated
sim_ticks                                413929429000                       # Number of ticks simulated
system.cpu.Branches                           1508831                       # Number of branches fetched
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      15984668                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1729942                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            42                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1222887                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        260214                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    13234970                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        413929429                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  413929429                       # Number of busy cycles
system.cpu.num_cc_register_reads              8290788                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             8128727                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1311673                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    661                       # Number of float alu accesses
system.cpu.num_fp_insts                           661                       # number of float instructions
system.cpu.num_fp_register_reads                  959                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 363                       # number of times the floating registers were written
system.cpu.num_func_calls                       16361                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              16078019                       # Number of integer alu accesses
system.cpu.num_int_insts                     16078019                       # number of integer instructions
system.cpu.num_int_register_reads            32157259                       # number of times the integer registers were read
system.cpu.num_int_register_writes           13616808                       # number of times the integer registers were written
system.cpu.num_load_insts                     1729285                       # Number of load instructions
system.cpu.num_mem_refs                       2951130                       # number of memory refs
system.cpu.num_store_insts                    1221845                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 35807      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                  12887938     79.98%     80.20% # Class of executed instruction
system.cpu.op_class::IntMult                   239502      1.49%     81.68% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                      11      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      100      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                       84      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdMisc                     145      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.69% # Class of executed instruction
system.cpu.op_class::MemRead                  1729227     10.73%     92.42% # Class of executed instruction
system.cpu.op_class::MemWrite                 1221615      7.58%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  58      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                230      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   16114759                       # Class of executed instruction
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       542254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         9085                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        1085352                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             9085                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       519833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1045577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       519489                       # Transaction distribution
system.membus.trans_dist::CleanEvict              344                       # Transaction distribution
system.membus.trans_dist::ReadExReq            524029                       # Transaction distribution
system.membus.trans_dist::ReadExResp           524029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1715                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      1571321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      1571321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1571321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave     66894912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total     66894912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66894912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            525744                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  525744    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              525744                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3123533000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2782652750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         13229488                       # number of demand (read+write) hits
system.icache.demand_hits::total             13229488                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        13229488                       # number of overall hits
system.icache.overall_hits::total            13229488                       # number of overall hits
system.icache.demand_misses::.cpu.inst           5482                       # number of demand (read+write) misses
system.icache.demand_misses::total               5482                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          5482                       # number of overall misses
system.icache.overall_misses::total              5482                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    779417000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    779417000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    779417000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    779417000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     13234970                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         13234970                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     13234970                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        13234970                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000414                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000414                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000414                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000414                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 142177.489967                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 142177.489967                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 142177.489967                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 142177.489967                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         5482                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          5482                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         5482                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         5482                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    768453000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    768453000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    768453000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    768453000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000414                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000414                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000414                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000414                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 140177.489967                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 140177.489967                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 140177.489967                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 140177.489967                       # average overall mshr miss latency
system.icache.replacements                       5048                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        13229488                       # number of ReadReq hits
system.icache.ReadReq_hits::total            13229488                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          5482                       # number of ReadReq misses
system.icache.ReadReq_misses::total              5482                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    779417000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    779417000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     13234970                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        13234970                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000414                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000414                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 142177.489967                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 142177.489967                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         5482                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         5482                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    768453000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    768453000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000414                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000414                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 140177.489967                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 140177.489967                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               301.112801                       # Cycle average of tags in use
system.icache.tags.total_refs                13234970                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  5482                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs               2414.259394                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   301.112801                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.588111                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.588111                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13240452                       # Number of tag accesses
system.icache.tags.data_accesses             13240452                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           56704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        33590912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            33647616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        56704                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          56704                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     33247296                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         33247296                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              886                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           524858                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               525744                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        519489                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              519489                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             136990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           81151302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               81288291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        136990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            136990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        80321170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              80321170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        80321170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            136990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          81151302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             161609461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    519489.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       886.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    524858.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.013686778500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         28859                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         28859                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1677296                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              490603                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       525744                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      519489                       # Number of write requests accepted
system.mem_ctrl.readBursts                     525744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    519489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              32896                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              32821                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              32840                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              32823                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              32765                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              32883                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              32829                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              32985                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              33025                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              32930                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             32795                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             32836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             32878                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             32837                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             32775                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             32826                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              32471                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              32466                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              32460                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              32464                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              32460                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              32468                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              32467                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              32477                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              32469                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              32464                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             32460                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             32468                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             32466                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             32464                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             32464                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             32472                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.37                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    5264685250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  2628720000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              15122385250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10013.78                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28763.78                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    415149                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   429222                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.96                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 82.62                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 525744                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                519489                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   525743                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   28859                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   28859                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   28860                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   28859                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   28859                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   28859                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   28859                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       200833                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     333.078010                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    279.160735                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    160.421175                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127        21108     10.51%     10.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191        19816      9.87%     20.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255        19718      9.82%     30.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319        19668      9.79%     39.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383        19685      9.80%     49.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447        19627      9.77%     59.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511        19641      9.78%     69.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575        61364     30.55%     99.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639           31      0.02%     99.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703          152      0.08%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767           23      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        200833                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        28859                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.209536                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.031243                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      11.687193                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63           28842     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319           11      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          28859                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        28859                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.999931                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.999927                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.011773                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1      0.00%      0.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             28858    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          28859                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                33647616                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 33245440                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 33647616                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              33247296                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         81.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         80.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      81.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      80.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.63                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   413914934000                       # Total gap between requests
system.mem_ctrl.avgGap                      396002.55                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        56704                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     33590912                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     33245440                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 136989.534996314556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 81151301.759701654315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 80316686.060028836131                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          886                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       524858                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       519489                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     25865750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  15096519500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 9686165430750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29193.85                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28763.05                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18645564.07                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     80.78                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             715699320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             380403210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1877120280                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1355774940                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      32674877040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      108936151350                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       67213194720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        213153220860                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         514.950632                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 173801152250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  13821860000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 226306416750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             718248300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             381758025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           1876691880                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1355806260                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      32674877040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      109324775070                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       66885932640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        213218089215                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         515.107345                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 172945139500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  13821860000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 227162429500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            4424                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            9907                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               14331                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           4424                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           9907                       # number of overall hits
system.l2cache.overall_hits::total              14331                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1058                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        527709                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            528767                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1058                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       527709                       # number of overall misses
system.l2cache.overall_misses::total           528767                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    659065000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 379241524000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 379900589000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    659065000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 379241524000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 379900589000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         5482                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       537616                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          543098                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5482                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       537616                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         543098                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.192995                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.981572                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.973612                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.192995                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.981572                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.973612                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 622934.782609                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 718656.539873                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 718465.012000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 622934.782609                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 718656.539873                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 718465.012000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         522206                       # number of writebacks
system.l2cache.writebacks::total               522206                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1058                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       527709                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       528767                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1058                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       527709                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       528767                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    637905000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 368687344000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 369325249000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    637905000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 368687344000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 369325249000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.192995                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.981572                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.973612                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.192995                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.981572                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.973612                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 602934.782609                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 698656.539873                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 698465.012000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 602934.782609                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 698656.539873                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 698465.012000                       # average overall mshr miss latency
system.l2cache.replacements                    528473                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       533261                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       533261                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       533261                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       533261                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         2788                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         2788                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           50                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              50                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data           52                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total            52                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          102                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.509804                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.509804                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data           52                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total           52                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data      3744000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      3744000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.509804                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.509804                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         1862                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1862                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       524190                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         524190                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 378394556000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 378394556000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       526052                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       526052                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.996460                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.996460                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 721865.270226                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 721865.270226                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       524190                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       524190                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 367910756000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 367910756000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.996460                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.996460                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 701865.270226                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 701865.270226                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         4424                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8045                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        12469                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1058                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3519                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4577                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    659065000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    846968000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1506033000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5482                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11564                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17046                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.192995                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.304306                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.268509                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 622934.782609                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 240684.285308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 329043.696745                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1058                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3519                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4577                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    637905000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    776588000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1414493000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.192995                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.304306                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.268509                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 602934.782609                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 220684.285308                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 309043.696745                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              897.871156                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1082512                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               531660                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.036098                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    20.715436                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   379.062687                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   498.093033                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005057                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.092545                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.121605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.219207                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3187                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1669                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1175                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.778076                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1617012                       # Number of tag accesses
system.l2cache.tags.data_accesses             1617012                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst              155                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             2845                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 3000                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst             155                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            2845                       # number of overall hits
system.l3Dram.overall_hits::total                3000                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            903                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data         524864                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total             525767                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           903                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data        524864                       # number of overall misses
system.l3Dram.overall_misses::total            525767                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    607782000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 357458960000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 358066742000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    607782000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 357458960000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 358066742000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         1058                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data       527709                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           528767                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         1058                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data       527709                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          528767                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.853497                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.994609                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.994326                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.853497                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.994609                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.994326                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 673069.767442                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 681050.634069                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 681036.927004                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 673069.767442                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 681050.634069                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 681036.927004                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks          519995                       # number of writebacks
system.l3Dram.writebacks::total                519995                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          903                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data       524864                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total        525767                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          903                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data       524864                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total       525767                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    561729000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 330690896000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 331252625000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    561729000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 330690896000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 331252625000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.853497                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.994609                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.994326                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.853497                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.994609                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.994326                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 622069.767442                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 630050.634069                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 630036.927004                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 622069.767442                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 630050.634069                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 630036.927004                       # average overall mshr miss latency
system.l3Dram.replacements                     523726                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks       522206                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total       522206                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks       522206                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total       522206                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          421                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          421                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data           52                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total               52                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total           52                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data           156                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               156                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data       524034                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total          524034                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 356894810000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 356894810000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data       524190                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total        524190                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999702                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999702                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 681052.775202                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 681052.775202                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data       524034                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total       524034                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 330169076000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 330169076000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999702                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999702                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 630052.775202                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 630052.775202                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst          155                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         2689                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          2844                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          903                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          830                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         1733                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    607782000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    564150000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   1171932000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         1058                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         3519                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         4577                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.853497                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.235862                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.378632                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 673069.767442                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 679698.795181                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 676244.662435                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          903                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          830                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         1733                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    561729000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    521820000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   1083549000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.853497                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.235862                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.378632                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 622069.767442                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 628698.795181                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 625244.662435                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              1185.069981                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 1053839                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                527438                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.998034                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks    25.046192                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   404.799258                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data   755.224531                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.003057                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.049414                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.092190                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.144662                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         3712                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1682                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1773                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               1581698                       # Number of tag accesses
system.l3Dram.tags.data_accesses              1581698                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2284810                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2284810                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2284818                       # number of overall hits
system.dcache.overall_hits::total             2284818                       # number of overall hits
system.dcache.demand_misses::.cpu.data         537714                       # number of demand (read+write) misses
system.dcache.demand_misses::total             537714                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        537910                       # number of overall misses
system.dcache.overall_misses::total            537910                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 382124415000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 382124415000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 382124415000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 382124415000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2822524                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2822524                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2822728                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2822728                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.190508                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.190508                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.190564                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.190564                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 710646.207835                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 710646.207835                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 710387.267387                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 710387.267387                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          533261                       # number of writebacks
system.dcache.writebacks::total                533261                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          192                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             192                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          192                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            192                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data       537522                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        537522                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       537718                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       537718                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 380939672000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 380939672000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 381080861000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 381080861000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.190440                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.190440                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.190496                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.190496                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 708695.964072                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 708695.964072                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 708700.212751                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 708700.212751                       # average overall mshr miss latency
system.dcache.replacements                     537104                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1718367                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1718367                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         11368                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             11368                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    943908000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    943908000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1729735                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1729735                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.006572                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.006572                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 83032.019704                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 83032.019704                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        11368                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        11368                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    921172000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    921172000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006572                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.006572                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81032.019704                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 81032.019704                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         566443                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             566443                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       526346                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           526346                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 381180507000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 381180507000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1092789                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1092789                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.481654                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.481654                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 724201.394140                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 724201.394140                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          192                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           192                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data       526154                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       526154                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 380018500000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 380018500000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.481478                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.481478                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 722257.171855                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 722257.171855                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data             8                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                 8                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          196                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             196                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          204                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           204                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.960784                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.960784                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          196                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          196                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    141189000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    141189000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.960784                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 720352.040816                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 720352.040816                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               202.265265                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2822536                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                537616                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  5.250097                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   202.265265                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.395049                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.395049                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3360344                       # Number of tag accesses
system.dcache.tags.data_accesses              3360344                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total             23                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst           17                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data            6                       # number of overall hits
system.DynamicCache.overall_hits::total            23                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          886                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data       524858                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total       525744                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          886                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data       524858                       # number of overall misses
system.DynamicCache.overall_misses::total       525744                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    513466000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 303922052000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 304435518000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    513466000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 303922052000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 304435518000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          903                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data       524864                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total       525767                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          903                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data       524864                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total       525767                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.981174                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.999989                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.999956                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.981174                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.999989                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.999956                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 579532.731377                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 579055.767465                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 579056.571259                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 579532.731377                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 579055.767465                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 579056.571259                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks       519489                       # number of writebacks
system.DynamicCache.writebacks::total          519489                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          886                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data       524858                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total       525744                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          886                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data       524858                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total       525744                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    398286000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 235690512000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 236088798000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    398286000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 235690512000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 236088798000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.981174                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.999956                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.981174                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.999956                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 449532.731377                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 449055.767465                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 449056.571259                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 449532.731377                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 449055.767465                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 449056.571259                       # average overall mshr miss latency
system.DynamicCache.replacements              1042026                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks       519995                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total       519995                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks       519995                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total       519995                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          337                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          337                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data       524029                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total       524029                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 303442692000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 303442692000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data       524034                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total       524034                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.999990                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.999990                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 579057.059819                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 579057.059819                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data       524029                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total       524029                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 235318922000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 235318922000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 449057.059819                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 449057.059819                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst           17                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total           18                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          886                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          829                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         1715                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    513466000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    479360000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    992826000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          903                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          830                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         1733                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.981174                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.998795                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.989613                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 579532.731377                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 578238.841978                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 578907.288630                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          886                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          829                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         1715                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    398286000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    371590000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    769876000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.981174                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.998795                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.989613                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 449532.731377                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 448238.841978                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 448907.288630                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        1185.071147                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           1045872                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         1045738                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000128                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   510.107068                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   405.407890                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data   269.556189                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.062269                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.049488                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.032905                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.144662                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         3712                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1687                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         1794                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         2091947                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        2091947                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               17046                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       2094951                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             21441                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               102                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              102                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             526052                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            526052                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          17046                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      1612540                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        16012                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1628552                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     68536128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       350848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 68886976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           1574240                       # Total snoops (count)
system.l2bar.snoopTraffic                    99948160                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            2117440                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.004291                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.065362                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  2108355     99.57%     99.57% # Request fanout histogram
system.l2bar.snoop_fanout::1                     9085      0.43%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total              2117440                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           2151874000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            16446000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          1612950000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 413929429000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 413929429000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
