{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447244697906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447244697906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 20:24:57 2015 " "Processing started: Wed Nov 11 20:24:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447244697906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447244697906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_tx -c uart_tx " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_tx -c uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447244697906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_8_1200mv_85c_slow.vho E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/ simulation " "Generated file uart_tx_8_1200mv_85c_slow.vho in folder \"E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447244698283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_8_1200mv_0c_slow.vho E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/ simulation " "Generated file uart_tx_8_1200mv_0c_slow.vho in folder \"E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447244698314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_min_1200mv_0c_fast.vho E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/ simulation " "Generated file uart_tx_min_1200mv_0c_fast.vho in folder \"E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447244698345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx.vho E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/ simulation " "Generated file uart_tx.vho in folder \"E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447244698376 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_8_1200mv_85c_vhd_slow.sdo E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/ simulation " "Generated file uart_tx_8_1200mv_85c_vhd_slow.sdo in folder \"E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447244698408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_8_1200mv_0c_vhd_slow.sdo E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/ simulation " "Generated file uart_tx_8_1200mv_0c_vhd_slow.sdo in folder \"E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447244698423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_min_1200mv_0c_vhd_fast.sdo E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/ simulation " "Generated file uart_tx_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447244698454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_vhd.sdo E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/ simulation " "Generated file uart_tx_vhd.sdo in folder \"E:/Project/AX530/verilog/AX530/7_uart_test/uart_tx/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1447244698486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447244698564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 20:24:58 2015 " "Processing ended: Wed Nov 11 20:24:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447244698564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447244698564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447244698564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447244698564 ""}
