
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+C:/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AC:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AC:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
i
Command: %s
53*	vivadotcl2A
-synth_design -top ADDA -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 232.516 ; gain = 86.441
2default:default
Œ
Sactual for formal port %s is neither a static name nor a globally static expression1565*oasys2
reset_in2default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
942default:default8@Z8-1565
Œ
Sactual for formal port %s is neither a static name nor a globally static expression1565*oasys2
n_reset2default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
1092default:default8@Z8-1565
À
Sactual for formal port %s is neither a static name nor a globally static expression1565*oasys2
x_in2default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
1112default:default8@Z8-1565
Ã
Sactual for formal port %s is neither a static name nor a globally static expression1565*oasys2
reset2default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
1202default:default8@Z8-1565
ç
synthesizing module '%s'638*oasys2
ADDA2default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
152default:default8@Z8-638
‘
5synthesizing blackbox instance '%s' of component '%s'637*oasys2"
XADC_component2default:default2

xadc_wiz_02default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
852default:default8@Z8-637
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
IIR_Biquad_12default:default2¨
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
332default:default2#
IIR_biquad_comp2default:default2 
IIR_Biquad_12default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
1062default:default8@Z8-3491
†
synthesizing module '%s'638*oasys2 
IIR_Biquad_12default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
442default:default8@Z8-638
€
%done synthesizing module '%s' (%s#%s)256*oasys2 
IIR_Biquad_12default:default2
12default:default2
12default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
442default:default8@Z8-256
R
%s*synth2C
/	Parameter width bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter accuracy bound to: 10 - type: integer 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
PWM2default:default2†
ãY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/PWM.vhd2default:default2
52default:default2!
PWM_component2default:default2
PWM2default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
1162default:default8@Z8-3491
õ
synthesizing module '%s'638*oasys2'
PWM__parameterized02default:default2¢
ãY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/PWM.vhd2default:default2
172default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter accuracy bound to: 10 - type: integer 
2default:default
ª
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
sample2default:default2¢
ãY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/PWM.vhd2default:default2
262default:default8@Z8-614
÷
%done synthesizing module '%s' (%s#%s)256*oasys2'
PWM__parameterized02default:default2
22default:default2
12default:default2¢
ãY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/PWM.vhd2default:default2
172default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2
ADDA2default:default2
32default:default2
12default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
152default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 263.813 ; gain = 117.738
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
·
Parsing XDC File [%s]
179*designutils2™
ïY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/constrs_1/imports/test withoutSoftcore/Nexys4_Master.xdc2default:defaultZ20-179
Í
Finished Parsing XDC File [%s]
178*designutils2™
ïY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/constrs_1/imports/test withoutSoftcore/Nexys4_Master.xdc2default:defaultZ20-178
≤
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2™
ïY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/constrs_1/imports/test withoutSoftcore/Nexys4_Master.xdc2default:default2è
{Y:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.runs/synth_1/.Xil/ADDA_propImpl.xdc2default:defaultZ1-236
ø
Parsing XDC File [%s]
179*designutils2à
tY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
»
Finished Parsing XDC File [%s]
178*designutils2à
tY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 473.512 ; gain = 327.438
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 473.512 ; gain = 327.438
2default:default
í
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
pgZFF_Y1_quad_reg2default:default2
502default:default2
482default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
2042default:default8@Z8-3936
í
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
pgZFF_Y2_quad_reg2default:default2
502default:default2
482default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
2052default:default8@Z8-3936
í
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
pgZFF_X0_quad_reg2default:default2
502default:default2
482default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
1992default:default8@Z8-3936
í
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
pgZFF_X1_quad_reg2default:default2
502default:default2
482default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
2002default:default8@Z8-3936
í
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
pgZFF_X2_quad_reg2default:default2
502default:default2
482default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
2012default:default8@Z8-3936
Ø
!inferring latch for variable '%s'327*oasys2%
pgZFF_X1_quad_reg2default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
2002default:default8@Z8-327
Ø
!inferring latch for variable '%s'327*oasys2%
pgZFF_X2_quad_reg2default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
2012default:default8@Z8-327
Ø
!inferring latch for variable '%s'327*oasys2%
pgZFF_Y1_quad_reg2default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
2042default:default8@Z8-327
Ø
!inferring latch for variable '%s'327*oasys2%
pgZFF_Y2_quad_reg2default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
2052default:default8@Z8-327
Ø
!inferring latch for variable '%s'327*oasys2%
pgZFF_X0_quad_reg2default:default2Æ
óY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/IIR_Biquad_f1_1.vhd2default:default2
1992default:default8@Z8-327
ü
!inferring latch for variable '%s'327*oasys2!
DI_signal_reg2default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
872default:default8@Z8-327
†
!inferring latch for variable '%s'327*oasys2"
DWE_signal_reg2default:default2£
åY:/DAT096-Embedded System Design/HandyEQ-HW/HandyEQ-HW-NoSoftcore/HandyEQ-HW-NoSoftcore.srcs/sources_1/imports/test withoutSoftcore/ADDA.vhd2default:default2
902default:default8@Z8-327
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 541.711 ; gain = 395.637
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   6 Input     18 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                18x31  Multipliers := 1     
2default:default
Q
%s*synth2B
.	                18x32  Multipliers := 1     
2default:default
Q
%s*synth2B
.	                18x27  Multipliers := 1     
2default:default
Q
%s*synth2B
.	                18x26  Multipliers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 16    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
0
%s*synth2!
Module ADDA 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
8
%s*synth2)
Module IIR_Biquad_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   6 Input     18 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                18x31  Multipliers := 1     
2default:default
Q
%s*synth2B
.	                18x32  Multipliers := 1     
2default:default
Q
%s*synth2B
.	                18x27  Multipliers := 1     
2default:default
Q
%s*synth2B
.	                18x26  Multipliers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
?
%s*synth20
Module PWM__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[29] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[28] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[27] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[26] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[25] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[24] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[23] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[22] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[21] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[20] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[19] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[18] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[17] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[16] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[15] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[14] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[13] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[12] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[11] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X1_quad_reg[10] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[9] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[8] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[7] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[6] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[5] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[4] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[3] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[2] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[1] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X1_quad_reg[0] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[29] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[28] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[27] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[26] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[25] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[24] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[23] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[22] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[21] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[20] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[19] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[18] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[17] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[16] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[15] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[14] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[13] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[12] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[11] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_X2_quad_reg[10] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[9] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[8] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[7] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[6] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[5] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[4] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[3] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[2] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[1] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_X2_quad_reg[0] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[29] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[28] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[27] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[26] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[25] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[24] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[23] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[22] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[21] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[20] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[19] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[18] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[17] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[16] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[15] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[14] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[13] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[12] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[11] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y1_quad_reg[10] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[9] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[8] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[7] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[6] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[5] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[4] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[3] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[2] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[1] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\pgZFF_Y1_quad_reg[0] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[29] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[28] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[27] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[26] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[25] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[24] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[23] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[22] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[21] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
≠
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\pgZFF_Y2_quad_reg[20] 2default:default2 
IIR_Biquad_12default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
ó
+design %s has port %s driven by constant %s3447*oasys2
ADDA2default:default2 
SD_audio_out2default:default2
12default:defaultZ8-3917
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 541.711 ; gain = 395.637
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
ë
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2)
\DADDR_signal_reg[6] 2default:defaultZ8-3333
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|      |BlackBox name |Instances |
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|1     |xadc_wiz_0    |         1|
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
D
%s*synth25
!+------+----------------+------+
2default:default
D
%s*synth25
!|      |Cell            |Count |
2default:default
D
%s*synth25
!+------+----------------+------+
2default:default
D
%s*synth25
!|1     |xadc_wiz_0_bbox |     1|
2default:default
D
%s*synth25
!|2     |BUFG            |     2|
2default:default
D
%s*synth25
!|3     |CARRY4          |     2|
2default:default
D
%s*synth25
!|4     |LUT1            |     3|
2default:default
D
%s*synth25
!|5     |LUT2            |    22|
2default:default
D
%s*synth25
!|6     |LUT3            |     7|
2default:default
D
%s*synth25
!|7     |LUT4            |    11|
2default:default
D
%s*synth25
!|8     |LUT5            |     7|
2default:default
D
%s*synth25
!|9     |LUT6            |    17|
2default:default
D
%s*synth25
!|10    |FDCE            |    39|
2default:default
D
%s*synth25
!|11    |FDPE            |    11|
2default:default
D
%s*synth25
!|12    |LD              |     1|
2default:default
D
%s*synth25
!|13    |LDC             |    10|
2default:default
D
%s*synth25
!|14    |IBUF            |     1|
2default:default
D
%s*synth25
!|15    |OBUF            |    18|
2default:default
D
%s*synth25
!+------+----------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
Y
%s*synth2J
6+------+----------------+--------------------+------+
2default:default
Y
%s*synth2J
6|      |Instance        |Module              |Cells |
2default:default
Y
%s*synth2J
6+------+----------------+--------------------+------+
2default:default
Y
%s*synth2J
6|1     |top             |                    |   177|
2default:default
Y
%s*synth2J
6|2     |  PWM_component |PWM__parameterized0 |   106|
2default:default
Y
%s*synth2J
6+------+----------------+--------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 505 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 571.078 ; gain = 425.004
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
122default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
≤
!Unisim Transformation Summary:
%s111*project2v
b  A total of 11 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 10 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
222default:default2
1182default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:502default:default2
00:00:552default:default2
964.3162default:default2
779.0512default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 964.316 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Fri Apr 11 09:52:13 20142default:defaultZ17-206