Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: calc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "calc.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "calc"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : calc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "calc.v" in library work
Module <calc> compiled
No errors in compilation
Analysis of file <"calc.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <calc> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <calc>.
WARNING:Xst:916 - "calc.v" line 14: Delay is ignored for synthesis.
WARNING:Xst:916 - "calc.v" line 15: Delay is ignored for synthesis.
WARNING:Xst:916 - "calc.v" line 16: Delay is ignored for synthesis.
WARNING:Xst:916 - "calc.v" line 17: Delay is ignored for synthesis.
WARNING:Xst:916 - "calc.v" line 18: Delay is ignored for synthesis.
Module <calc> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <calc>.
    Related source file is "calc.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "calc.v" line 63: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "calc.v" line 45: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8-bit register for signal <dataOut>.
    Found 8-bit addsub for signal <dataOut$share0000> created at line 34.
    Found 8x8-bit multiplier for signal <dataOutNext$mult0002> created at line 45.
    Found 8x8-bit multiplier for signal <dataOutNext$mult0003> created at line 63.
    Found 8-bit register for signal <num1>.
    Found 3-bit register for signal <operator>.
    Found 8-bit comparator greatequal for signal <operator$cmp_ge0000> created at line 50.
    Found 8-bit comparator less for signal <state$cmp_lt0000> created at line 50.
    Found 1-bit register for signal <validInDly>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   2 Comparator(s).
Unit <calc> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 4
 1-bit register                                        : 1
 3-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------

Synthesizing (advanced) Unit <calc>.
	Found pipelined multiplier on signal <dataOutNext_mult0002>:
		- 1 pipeline level(s) found in a register on signal <num1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <num1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dataOutNext_mult0003>:
		- 1 pipeline level(s) found in a register on signal <num1>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_dataOutNext_mult0002 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_dataOutNext_mult0003 by adding 1 register level(s).
Unit <calc> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 2
 8x8-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 2
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <calc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block calc, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : calc.ngr
Top Level Output File Name         : calc
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 98
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 9
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 11
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 43
#      LUT4_D                      : 1
#      LUT4_L                      : 9
#      MUXCY                       : 7
#      MUXF5                       : 3
#      XORCY                       : 8
# FlipFlops/Latches                : 22
#      FD                          : 1
#      FDR                         : 2
#      FDRE                        : 11
#      FDRS                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       42  out of    960     4%  
 Number of Slice Flip Flops:             22  out of   1920     1%  
 Number of 4 input LUTs:                 79  out of   1920     4%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  
 Number of MULT18X18SIOs:                 2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.775ns (Maximum Frequency: 113.960MHz)
   Minimum input arrival time before clock: 10.211ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.775ns (frequency: 113.960MHz)
  Total number of paths / destination ports: 553 / 32
-------------------------------------------------------------------------
Delay:               8.775ns (Levels of Logic = 8)
  Source:            operator_2 (FF)
  Destination:       dataOut_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: operator_2 to dataOut_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.591   1.108  operator_2 (operator_2)
     LUT3:I0->O            1   0.704   0.455  dataOut_mux00025 (dataOut_mux00025)
     LUT4:I2->O            4   0.704   0.591  dataOut_mux000235 (dataOut_mux0002)
     LUT4:I3->O            1   0.704   0.000  Maddsub_dataOut_share0000_lut<0> (Maddsub_dataOut_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Maddsub_dataOut_share0000_cy<0> (Maddsub_dataOut_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_dataOut_share0000_cy<1> (Maddsub_dataOut_share0000_cy<1>)
     XORCY:CI->O           2   0.804   0.451  Maddsub_dataOut_share0000_xor<2> (dataOut_share0000<2>)
     LUT4:I3->O            1   0.704   0.424  dataOut_mux0000<2>72 (dataOut_mux0000<2>72)
     LUT4:I3->O            1   0.704   0.000  dataOut_mux0000<2>1091 (dataOut_mux0000<2>109)
     FDRS:D                    0.308          dataOut_2
    ----------------------------------------
    Total                      8.775ns (5.746ns logic, 3.029ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 750 / 92
-------------------------------------------------------------------------
Offset:              10.211ns (Levels of Logic = 9)
  Source:            dataIn<6> (PAD)
  Destination:       dataOut_2 (FF)
  Destination Clock: clk rising

  Data Path: dataIn<6> to dataOut_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  dataIn_6_IBUF (dataIn_6_IBUF)
     LUT4:I0->O            1   0.704   0.000  state_FSM_FFd1-In21 (state_FSM_FFd1-In2)
     MUXF5:I0->O          10   0.321   0.961  state_FSM_FFd1-In2_f5 (dataOut_and0000)
     LUT4:I1->O            5   0.704   0.808  Maddsub_dataOut_share0000_lut<1>_SW0 (N48)
     LUT4:I0->O            1   0.704   0.000  Maddsub_dataOut_share0000_lut<1> (Maddsub_dataOut_share0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Maddsub_dataOut_share0000_cy<1> (Maddsub_dataOut_share0000_cy<1>)
     XORCY:CI->O           2   0.804   0.451  Maddsub_dataOut_share0000_xor<2> (dataOut_share0000<2>)
     LUT4:I3->O            1   0.704   0.424  dataOut_mux0000<2>72 (dataOut_mux0000<2>72)
     LUT4:I3->O            1   0.704   0.000  dataOut_mux0000<2>1091 (dataOut_mux0000<2>109)
     FDRS:D                    0.308          dataOut_2
    ----------------------------------------
    Total                     10.211ns (6.635ns logic, 3.576ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            dataOut_7 (FF)
  Destination:       dataOut<7> (PAD)
  Source Clock:      clk rising

  Data Path: dataOut_7 to dataOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.591   0.447  dataOut_7 (dataOut_7)
     OBUF:I->O                 3.272          dataOut_7_OBUF (dataOut<7>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.90 secs
 
--> 

Total memory usage is 250992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

