// Seed: 1656793226
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2 + 1'b0;
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
endmodule
module module_1;
  supply0 id_2 = "" !=? id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 ();
  wire id_2;
  assign module_3.type_1 = 0;
endmodule
module module_3;
  tri1 id_1;
  wire id_2;
  always @(posedge 1) begin : LABEL_0
    wait (id_1);
  end
  id_3(
      .id_0(id_1), .id_1(1)
  );
  module_2 modCall_1 ();
endmodule
