Analysis & Synthesis report for batalha_naval
Thu Nov 30 23:44:25 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Nov 30 23:44:25 2023              ;
; Quartus Prime Version       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name               ; batalha_naval                                  ;
; Top-level Entity Name       ; batalha_naval                                  ;
; Family                      ; MAX II                                         ;
+-----------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240T100C5       ;                    ;
; Top-level entity name                                            ; batalha_naval      ; batalha_naval      ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+------------------------+-----------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path      ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------+---------+
; t_fliflop.v                      ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_2/t_fliflop.v        ;         ;
; register7bit.v                   ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_2/register7bit.v     ;         ;
; mux8x1.v                         ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_2/mux8x1.v           ;         ;
; matriz_displayer.v               ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_2/matriz_displayer.v ;         ;
; freq_div.v                       ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_2/freq_div.v         ;         ;
; d_flipflop.v                     ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_2/d_flipflop.v       ;         ;
; counter3bit.v                    ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_2/counter3bit.v      ;         ;
; batalha_naval.v                  ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_2/batalha_naval.v    ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Nov 30 23:44:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file t_fliflop.v
    Info (12023): Found entity 1: t_flipflop File: C:/CD/CD_PBL_2/t_fliflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sr_flipflop.v
    Info (12023): Found entity 1: sr_flipflop File: C:/CD/CD_PBL_2/sr_flipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register7bit.v
    Info (12023): Found entity 1: register7bit File: C:/CD/CD_PBL_2/register7bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8x1.v
    Info (12023): Found entity 1: mux8x1 File: C:/CD/CD_PBL_2/mux8x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.v
    Info (12023): Found entity 1: mux4x1 File: C:/CD/CD_PBL_2/mux4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matriz_displayer.v
    Info (12023): Found entity 1: matriz_displayer File: C:/CD/CD_PBL_2/matriz_displayer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jk_flipflop.v
    Info (12023): Found entity 1: jk_flipflop File: C:/CD/CD_PBL_2/jk_flipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file freq_div.v
    Info (12023): Found entity 1: freq_div File: C:/CD/CD_PBL_2/freq_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_flipflop.v
    Info (12023): Found entity 1: d_flipflop File: C:/CD/CD_PBL_2/d_flipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter3bit.v
    Info (12023): Found entity 1: counter3bit File: C:/CD/CD_PBL_2/counter3bit.v Line: 1
Warning (10259): Verilog HDL error at batalha_naval.v(11): constant value overflow File: C:/CD/CD_PBL_2/batalha_naval.v Line: 11
Warning (10275): Verilog HDL Module Instantiation warning at batalha_naval.v(23): ignored dangling comma in List of Port Connections File: C:/CD/CD_PBL_2/batalha_naval.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file batalha_naval.v
    Info (12023): Found entity 1: batalha_naval File: C:/CD/CD_PBL_2/batalha_naval.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at register7bit.v(10): created implicit net for "dff_out_1" File: C:/CD/CD_PBL_2/register7bit.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at register7bit.v(19): created implicit net for "dff_out_2" File: C:/CD/CD_PBL_2/register7bit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at register7bit.v(28): created implicit net for "dff_out_3" File: C:/CD/CD_PBL_2/register7bit.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at register7bit.v(37): created implicit net for "dff_out_4" File: C:/CD/CD_PBL_2/register7bit.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at register7bit.v(46): created implicit net for "dff_out_5" File: C:/CD/CD_PBL_2/register7bit.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at register7bit.v(55): created implicit net for "dff_out_6" File: C:/CD/CD_PBL_2/register7bit.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at register7bit.v(64): created implicit net for "dff_out_7" File: C:/CD/CD_PBL_2/register7bit.v Line: 64
Warning (10236): Verilog HDL Implicit Net warning at mux8x1.v(10): created implicit net for "notSelect2" File: C:/CD/CD_PBL_2/mux8x1.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at mux4x1.v(10): created implicit net for "notSelect0" File: C:/CD/CD_PBL_2/mux4x1.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at mux4x1.v(11): created implicit net for "notSelect1" File: C:/CD/CD_PBL_2/mux4x1.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at matriz_displayer.v(19): created implicit net for "reset" File: C:/CD/CD_PBL_2/matriz_displayer.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at matriz_displayer.v(20): created implicit net for "counterLoop" File: C:/CD/CD_PBL_2/matriz_displayer.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at counter3bit.v(11): created implicit net for "tff_out_1" File: C:/CD/CD_PBL_2/counter3bit.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at counter3bit.v(19): created implicit net for "tff_out_2" File: C:/CD/CD_PBL_2/counter3bit.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at counter3bit.v(27): created implicit net for "tff_out_3" File: C:/CD/CD_PBL_2/counter3bit.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at batalha_naval.v(16): created implicit net for "clk" File: C:/CD/CD_PBL_2/batalha_naval.v Line: 16
Info (12127): Elaborating entity "batalha_naval" for the top level hierarchy
Warning (10034): Output port "linha_matriz" at batalha_naval.v(3) has no driver File: C:/CD/CD_PBL_2/batalha_naval.v Line: 3
Warning (10034): Output port "coluna_matriz" at batalha_naval.v(4) has no driver File: C:/CD/CD_PBL_2/batalha_naval.v Line: 4
Warning (10034): Output port "mod5counter_teste" at batalha_naval.v(5) has no driver File: C:/CD/CD_PBL_2/batalha_naval.v Line: 5
Warning (10034): Output port "final_clk_teste" at batalha_naval.v(7) has no driver File: C:/CD/CD_PBL_2/batalha_naval.v Line: 7
Info (12128): Elaborating entity "freq_div" for hierarchy "freq_div:freq_div_1" File: C:/CD/CD_PBL_2/batalha_naval.v Line: 17
Info (12128): Elaborating entity "t_flipflop" for hierarchy "freq_div:freq_div_1|t_flipflop:t_flipflop_0" File: C:/CD/CD_PBL_2/freq_div.v Line: 12
Info (12128): Elaborating entity "matriz_displayer" for hierarchy "matriz_displayer:matriz_displayer_1" File: C:/CD/CD_PBL_2/batalha_naval.v Line: 23
Info (12128): Elaborating entity "counter3bit" for hierarchy "matriz_displayer:matriz_displayer_1|counter3bit:counter3bit_1" File: C:/CD/CD_PBL_2/matriz_displayer.v Line: 22
Info (12128): Elaborating entity "register7bit" for hierarchy "matriz_displayer:matriz_displayer_1|register7bit:register7bit_1" File: C:/CD/CD_PBL_2/matriz_displayer.v Line: 29
Info (12128): Elaborating entity "d_flipflop" for hierarchy "matriz_displayer:matriz_displayer_1|register7bit:register7bit_1|d_flipflop:d_flipflop_0" File: C:/CD/CD_PBL_2/register7bit.v Line: 11
Info (12128): Elaborating entity "mux8x1" for hierarchy "matriz_displayer:matriz_displayer_1|mux8x1:mux8x1_1" File: C:/CD/CD_PBL_2/matriz_displayer.v Line: 42
Error (10207): Verilog HDL error at mux8x1.v(31): can't resolve reference to object "DATA_WIDTH" File: C:/CD/CD_PBL_2/mux8x1.v Line: 31
Error (10252): Verilog HDL Module Instantiation error at mux8x1.v(31): illegal connection to port "<unamed port>" in array of instances - the actual bit length (7) does not equal either the formal port width (1) or the product of the formal port width and the number of instances (1) File: C:/CD/CD_PBL_2/mux8x1.v Line: 31
Error (12152): Can't elaborate user hierarchy "matriz_displayer:matriz_displayer_1|mux8x1:mux8x1_1" File: C:/CD/CD_PBL_2/matriz_displayer.v Line: 42
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 23 warnings
    Error: Peak virtual memory: 4695 megabytes
    Error: Processing ended: Thu Nov 30 23:44:25 2023
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:30


