module Test1;

  wire [15:0] a;
  wire [7:0] s;

  evl_input sim_in(a);
 
  and(s[0],a[0],a[1]); 
  and(s[1],a[0],a[3]); 
  and(s[2],a[0],a[5]); 
  and(s[3],a[0],a[7]);
  and(s[4],a[0],a[9]);
  and(s[5],a[0],a[11]);  
  and(s[6],a[0],a[13]);  
  and(s[7],a[0],a[15]);
  evl_output and_result(a, s);
     
endmodule // Test1
