// Seed: 1631857813
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always $display;
  assign id_1 = id_3 || -1;
  parameter id_4 = id_4;
  reg id_5, id_6, id_7 = id_6.product, id_8;
  assign module_1.id_0 = 0;
  final begin : LABEL_0
    id_5 <= id_7;
  end
endmodule
program module_1 (
    input supply1 id_0,
    output wand id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    output wire id_7,
    output wor id_8,
    output wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    output uwire id_15,
    output tri id_16
);
  parameter id_18 = ~-1;
  module_0 modCall_1 (
      id_18,
      id_18
  );
  wire id_19;
  assign id_18 = id_19;
  wire id_20, id_21, id_22, id_23;
endmodule
