
---------- Begin Simulation Statistics ----------
final_tick                               15680183676777                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165234                       # Simulator instruction rate (inst/s)
host_mem_usage                               17387808                       # Number of bytes of host memory used
host_op_rate                                   283030                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3403.24                       # Real time elapsed on the host
host_tick_rate                                8499705                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   562329817                       # Number of instructions simulated
sim_ops                                     963221106                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028927                       # Number of seconds simulated
sim_ticks                                 28926558153                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1373281                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1749                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2693153                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1749                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu0.num_int_insts                          14                       # number of integer instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                5                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           49                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1859352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3706130                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          240                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  16                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          2                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu1.num_int_insts                          27                       # number of integer instructions
system.cpu1.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     77.78%     77.78% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     18.52%     96.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059507                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          213                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu2.num_int_insts                          17                       # number of integer instructions
system.cpu2.num_int_register_reads                 32                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     36.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      3     12.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     16.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          219                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       301541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       603965                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          413                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu3.num_fp_insts                            8                       # number of float instructions
system.cpu3.num_fp_register_reads                   2                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 41                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     14.81%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.70%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      7.41%     88.89% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     88.89% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  3     11.11%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        27                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1916715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3850577                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       936892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1953639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         37921483                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        31496736                       # number of cc regfile writes
system.switch_cpus0.committedInsts           79581264                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809549                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.091545                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.091545                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        101842916                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        50417504                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  45128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         8056                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         8184735                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.414982                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29371374                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           8085715                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20118070                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     21302894                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          479                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      8099674                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    123023044                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     21285659                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19634                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    122914567                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         86128                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     10201460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          8492                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     10355108                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          538                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         6262                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        153096120                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            122892615                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.601817                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         92135791                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.414730                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             122902637                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       119085789                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       54161884                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.916133                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.916133                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         6635      0.01%      0.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     63616386     51.75%     51.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         2359      0.00%     51.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     51.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1966468      1.60%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     53.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2592528      2.11%     55.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      1181940      0.96%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     56.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd      9582167      7.79%     64.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.31%     64.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2048002      1.67%     66.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2276348      1.85%     68.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult      9493101      7.72%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       409602      0.33%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      7612164      6.19%     82.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      2805877      2.28%     84.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     13682993     11.13%     95.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5280799      4.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     122934201                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       59378746                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    118318495                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     58921639                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     59092131                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1205628                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009807                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         550878     45.69%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     45.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         29492      2.45%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        52204      4.33%     52.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     52.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        18341      1.52%     53.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     53.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       105412      8.74%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        215578     17.88%     80.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         4190      0.35%     80.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       228625     18.96%     99.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          908      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      64754448                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    215579807                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     63970976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     64144754                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         123023035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        122934201                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       213311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         2891                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       377608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     86821381                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.415944                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.528647                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     61408658     70.73%     70.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2707186      3.12%     73.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2580321      2.97%     76.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2566042      2.96%     79.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3246825      3.74%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3410170      3.93%     87.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3226409      3.72%     91.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3434517      3.96%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4241253      4.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86821381                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.415208                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       718173                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       679979                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     21302894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      8099674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       49890732                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                86866509                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         82925672                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        34011853                       # number of cc regfile writes
system.switch_cpus1.committedInsts           54544550                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             93930655                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.592579                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.592579                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  13569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1296313                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21805030                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.732424                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            37432781                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7774854                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       35921364                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     34342204                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        46473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8957913                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    172365162                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29657927                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3872628                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    150489656                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        167035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3371416                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1256116                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3677295                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5819                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       713248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       583065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        157525597                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            148603812                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.654908                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        103164721                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.710715                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             149618185                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       215623787                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      120916303                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.627912                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.627912                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        64628      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114676027     74.29%     74.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       157970      0.10%     74.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       400570      0.26%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     30963943     20.06%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8099146      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154362284                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2962822                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019194                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2604931     87.92%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        330827     11.17%     99.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        27064      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     157260478                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    399111530                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148603812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    250805216                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         172365162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        154362284                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     78434439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       571200                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     85059674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     86852940                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777283                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.690168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     53749579     61.89%     61.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5062596      5.83%     67.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3418358      3.94%     71.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2371423      2.73%     74.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3427282      3.95%     78.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4475206      5.15%     83.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5333944      6.14%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4856535      5.59%     95.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4158017      4.79%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86852940                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.777006                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3355345                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1107768                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     34342204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8957913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       81013658                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                86866509                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500952                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704717                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.347466                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.347466                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362173520                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162817762                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  33530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118028                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338847                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.949083                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52558317                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292823                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        2436141                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437551                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305467                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520792                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265494                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128717                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429909544                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       134705                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174362                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       160830                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114824                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644013376                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429037042                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589643                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379737730                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.939039                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429800677                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379259205                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225145025                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.877979                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.877979                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684672      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305258     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28768      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956212      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952061      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520649     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950656      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39330956      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924615      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10978552      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1370000      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430038269                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174417109                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348197106                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173720266                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178381078                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1449505                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003371                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386778     26.68%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3309      0.23%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            1      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          831      0.06%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91378      6.30%     33.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333935     23.04%     56.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438581     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194692     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256385993                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    600163830                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261525057                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431520247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430038269                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8385268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1922                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4853877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     86832979                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.952476                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.521567                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      7252296      8.35%      8.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3087779      3.56%     11.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6413325      7.39%     19.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7206562      8.30%     27.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10484047     12.07%     39.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12398515     14.28%     53.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10695664     12.32%     66.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9956921     11.47%     77.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19337870     22.27%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86832979                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.950565                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14750                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48412                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111301335                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                86866509                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        194111678                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        92205948                       # number of cc regfile writes
system.switch_cpus3.committedInsts          178203940                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            323345416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.487456                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.487456                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        127947706                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        87365739                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  72351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       643219                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        31870670                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.871722                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            64151115                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          18507845                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        8790702                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46699505                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     19324274                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    346485124                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     45643270                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1624081                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    336322939                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         31141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      1394476                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        502947                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1443522                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         5533                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       307235                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       335984                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        422089215                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            336120674                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.553934                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        233809479                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.869393                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             336254590                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       368748687                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      187017862                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.051469                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.051469                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        40809      0.01%      0.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    211249911     62.51%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     26614853      7.88%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4081511      1.21%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1297632      0.38%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     10172588      3.01%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp          182      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12797738      3.79%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1090408      0.32%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      5945794      1.76%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       217442      0.06%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     24841752      7.35%     88.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12398223      3.67%     91.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     21049028      6.23%     98.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6149150      1.82%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     337947021                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      108270158                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    215167088                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    106166580                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    113646215                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4912386                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014536                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3213515     65.42%     65.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     65.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     65.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        86362      1.76%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        132098      2.69%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd           93      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp           18      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            2      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult         1931      0.04%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        668744     13.61%     83.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       208266      4.24%     87.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       473448      9.64%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       127908      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     234548440                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    552640302                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    229954094                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    255984021                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         346485111                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        337947021                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     23139603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       206805                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     37666744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     86794158                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.893661                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.917812                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21620111     24.91%     24.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3864960      4.45%     29.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4687548      5.40%     34.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7893270      9.09%     43.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9103182     10.49%     54.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7650876      8.81%     63.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      9681004     11.15%     74.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10071633     11.60%     85.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12221574     14.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86794158                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.890418                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5551807                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3116571                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46699505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19324274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      133139282                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                86866509                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     23987123                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23987124                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     24699292                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24699293                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2349931                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2349937                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3583606                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3583612                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 102684105107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 102684105107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 102684105107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 102684105107                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26337054                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26337061                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     28282898                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28282905                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.089225                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089225                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.126706                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.126706                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43696.646883                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43696.535314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28653.848974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28653.800999                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          682                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   136.400000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1319008                       # number of writebacks
system.cpu0.dcache.writebacks::total          1319008                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1321016                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1321016                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1321016                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1321016                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1028915                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1028915                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1370283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1370283                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40240262123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40240262123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  73869904151                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  73869904151                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.039067                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039067                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.048449                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.048449                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 39109.413434                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39109.413434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 53908.502223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53908.502223                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1319008                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     16245745                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16245746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2009855                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2009860                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  90492244173                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  90492244173                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     18255600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18255606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.110095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 45024.265021                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45024.153012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1252058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1252058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       757797                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       757797                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  30841702092                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30841702092                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.041510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 40699.160978                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40699.160978                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      7741378                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7741378                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       340076                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       340077                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  12191860934                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12191860934                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      8081454                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8081455                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.042081                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042081                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 35850.400893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35850.295474                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        68958                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        68958                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       271118                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       271118                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   9398560031                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9398560031                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.033548                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033548                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 34665.938931                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34665.938931                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       712169                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       712169                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1233675                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1233675                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1945844                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1945844                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.634005                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.634005                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       341368                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       341368                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  33629642028                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  33629642028                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.175434                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.175434                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 98514.336517                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 98514.336517                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.880418                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26101412                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1319520                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.780990                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257119623                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.011578                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.868840                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999744                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          506                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        227582760                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       227582760                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      9440373                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9440394                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      9440373                       # number of overall hits
system.cpu0.icache.overall_hits::total        9440394                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          406                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           409                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          406                       # number of overall misses
system.cpu0.icache.overall_misses::total          409                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     43120836                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43120836                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     43120836                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43120836                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      9440779                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9440803                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      9440779                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9440803                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 106208.955665                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 105429.916870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 106208.955665                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 105429.916870                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.icache.writebacks::total                1                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           60                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     36945684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36945684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     36945684                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36945684                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 106779.433526                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 106779.433526                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 106779.433526                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 106779.433526                       # average overall mshr miss latency
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      9440373                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9440394                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          406                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     43120836                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43120836                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      9440779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9440803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 106208.955665                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 105429.916870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           60                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     36945684                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36945684                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 106779.433526                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 106779.433526                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          163.027460                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9440743                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              349                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         27050.839542                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   160.027460                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.312554                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.318413                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75526773                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75526773                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1099516                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1206535                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1061095                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        54272                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        54272                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        220353                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       220353                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1099519                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          699                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4066595                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4067294                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        22400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    168865792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           168888192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       948621                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               60711744                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2322765                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000754                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.027454                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2321013     99.92%     99.92% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1752      0.08%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2322765                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1775276946                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         345986                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1336267062                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       368547                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         368547                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       368547                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        368547                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          346                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       950970                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       951325                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          346                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       950970                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       951325                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     36708588                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  71076365820                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  71113074408                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     36708588                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  71076365820                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  71113074408                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          346                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1319517                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1319872                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          346                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1319517                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1319872                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.720696                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.720771                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.720696                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.720771                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 106094.184971                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 74740.912773                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 74751.608975                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 106094.184971                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 74740.912773                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 74751.608975                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       948621                       # number of writebacks
system.cpu0.l2cache.writebacks::total          948621                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       950970                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       951316                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       950970                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       951316                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     36593370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  70759693809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  70796287179                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     36593370                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  70759693809                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  70796287179                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.720696                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.720764                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.720696                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.720764                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 105761.184971                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74407.913824                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 74419.317218                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 105761.184971                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74407.913824                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 74419.317218                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               948621                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       680979                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       680979                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       680979                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       680979                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       638027                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       638027                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       638027                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       638027                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        54130                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        54130                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          142                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          142                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        54272                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        54272                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002616                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002616                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          142                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          142                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2564433                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      2564433                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002616                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18059.387324                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18059.387324                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        17028                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        17028                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       203324                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       203325                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   8830215945                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   8830215945                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       220352                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       220353                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.922724                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.922724                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 43429.285008                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 43429.071413                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       203324                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       203324                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   8762509053                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   8762509053                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.922724                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.922719                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 43096.285008                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 43096.285008                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       351519                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       351519                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       747646                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       748000                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     36708588                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  62246149875                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  62282858463                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1099165                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1099519                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.680195                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.680297                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 106094.184971                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83256.179897                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 83265.853560                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       747646                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       747992                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     36593370                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  61997184756                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  62033778126                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.680195                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.680290                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 105761.184971                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82923.181233                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82933.745449                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4083.620337                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2693005                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          952717                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.826658                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     6.354208                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.021830                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.033361                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     2.367493                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4074.843444                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001551                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000578                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.994835                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996978                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          770                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3262                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        44043117                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       44043117                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28926547497                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31672.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31672.numOps                      0                       # Number of Ops committed
system.cpu0.thread31672.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     27306415                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27306416                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27306415                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27306416                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2676070                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2676075                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2676071                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2676076                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 107748780030                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 107748780030                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 107748780030                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 107748780030                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     29982485                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29982491                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29982486                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29982492                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.089254                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.089255                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.089254                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.089255                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 40263.812243                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40263.737014                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 40263.797197                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40263.721968                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          643                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.375000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1846183                       # number of writebacks
system.cpu1.dcache.writebacks::total          1846183                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       816261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       816261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       816261                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       816261                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1859809                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1859809                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1859810                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1859810                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55002440169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55002440169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  55002558717                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55002558717                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.062030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.062030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.062030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.062030                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29574.241317                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29574.241317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29574.289157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29574.289157                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1846183                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     22324608                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22324608                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2438989                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2438994                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 104872715973                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104872715973                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24763597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24763602                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.098491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.098491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 42998.437456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42998.349308                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       816206                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       816206                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1622783                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1622783                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52205462613                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52205462613                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32170.328758                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32170.328758                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4981807                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4981808                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       237081                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       237081                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2876064057                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2876064057                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5218888                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5218889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.045427                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045427                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12131.145292                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12131.145292                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       237026                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       237026                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2796977556                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2796977556                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.045417                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045417                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11800.298516                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11800.298516                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       118548                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       118548                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       118548                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       118548                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.719479                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           29176360                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1846695                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.799231                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005085                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.714394                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999442                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999452                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        241706631                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       241706631                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     23341053                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23341070                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     23341053                       # number of overall hits
system.cpu1.icache.overall_hits::total       23341070                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          118                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           121                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          118                       # number of overall misses
system.cpu1.icache.overall_misses::total          121                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12893427                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12893427                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12893427                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12893427                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     23341171                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23341191                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     23341171                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23341191                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.150000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.150000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 109266.330508                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 106557.247934                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 109266.330508                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 106557.247934                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           35                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           83                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           83                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           83                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9599391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9599391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9599391                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9599391                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 115655.313253                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115655.313253                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 115655.313253                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115655.313253                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     23341053                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23341070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12893427                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12893427                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     23341171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23341191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 109266.330508                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 106557.247934                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           83                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9599391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9599391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 115655.313253                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115655.313253                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.839402                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23341156                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               86                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         271408.790698                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    78.839402                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.153983                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.159843                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        186729614                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       186729614                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1622875                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1174915                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1535624                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        13166                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        13166                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        223906                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       223906                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1622875                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          172                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5565902                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5566074                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5504                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    236344064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           236349568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       864359                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               55318912                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2724303                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000108                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.010441                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2724012     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 289      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2724303                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2463696504                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.5                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          82917                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1849227920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       978437                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         978439                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       978437                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        978439                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           81                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       868251                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       868340                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           81                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       868251                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       868340                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      9536121                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  49835097351                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  49844633472                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      9536121                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  49835097351                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  49844633472                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           83                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1846688                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1846779                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           83                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1846688                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1846779                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.975904                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.470167                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.470192                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.975904                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.470167                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.470192                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 117729.888889                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 57397.109074                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 57402.208204                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 117729.888889                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 57397.109074                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 57402.208204                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       864356                       # number of writebacks
system.cpu1.l2cache.writebacks::total          864356                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           81                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       868249                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       868330                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           81                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       868249                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       868330                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      9509148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49545953784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49555462932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      9509148                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49545953784                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49555462932                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.975904                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.470166                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.470186                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.975904                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.470166                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.470186                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 117396.888889                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 57064.222111                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 57069.850094                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 117396.888889                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 57064.222111                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 57069.850094                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               864356                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       984128                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       984128                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       984128                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       984128                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       862009                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       862009                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       862009                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       862009                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        13165                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        13165                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        13165                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        13165                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       111333                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       111333                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       112572                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       112572                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2143942245                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2143942245                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       223905                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       223905                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.502767                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.502767                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19045.075552                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19045.075552                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       112570                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       112570                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2106439785                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2106439785                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.502758                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.502758                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18712.266012                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18712.266012                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       867104                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       867106                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           81                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       755679                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       755768                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9536121                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  47691155106                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  47700691227                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           83                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1622783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1622874                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.975904                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.465669                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.465697                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 117729.888889                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 63110.335349                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 63115.521201                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           81                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       755679                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       755760                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9509148                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  47439513999                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  47449023147                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.975904                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.465669                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.465692                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 117396.888889                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 62777.335349                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62783.189302                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4082.052906                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3706079                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          868452                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.267454                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.796212                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.016257                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.032797                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.308540                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4080.899101                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000194                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000075                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.996313                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996595                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          466                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3421                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        60165748                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       60165748                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28926547497                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31672.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31672.numOps                      0                       # Number of Ops committed
system.cpu1.thread31672.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683812                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683815                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42969896                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42969899                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7501618                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7501620                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7557022                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7557024                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  35273423590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35273423590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  35273423590                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35273423590                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50185430                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50185435                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526918                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526923                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.400000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149478                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149478                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.400000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149564                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149564                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4702.108744                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4702.107490                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4667.635424                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4667.634189                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        26050                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             69                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   377.536232                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529401                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529401                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4985899                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4985899                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4985899                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4985899                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515719                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515719                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529912                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529912                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14476133698                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14476133698                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  15893208205                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15893208205                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050128                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050128                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5754.272913                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5754.272913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6282.118985                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6282.118985                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529401                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42284057                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42284060                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7484884                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7484886                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  33806944881                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  33806944881                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768941                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768946                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.400000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150393                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150393                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4516.695901                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4516.694694                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4985896                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4985896                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13015270035                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13015270035                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5208.216300                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5208.216300                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399755                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399755                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16734                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16734                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1466478709                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1466478709                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040179                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040179                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 87634.678439                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87634.678439                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16731                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16731                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1460863663                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1460863663                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040172                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040172                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 87314.784711                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 87314.784711                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       286084                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       286084                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        55404                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        55404                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341488                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341488                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.162243                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.162243                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1417074507                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1417074507                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 99843.197844                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 99843.197844                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.688055                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45499813                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529913                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984734                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.002338                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.685717                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999386                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999391                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406745297                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406745297                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356541                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356561                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356541                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356561                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          211                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           213                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          211                       # number of overall misses
system.cpu2.icache.overall_misses::total          213                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     21278034                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     21278034                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     21278034                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     21278034                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356752                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356774                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356752                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356774                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 100843.763033                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 99896.873239                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 100843.763033                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 99896.873239                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     19666980                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19666980                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     19666980                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19666980                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 103510.421053                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 103510.421053                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 103510.421053                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 103510.421053                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356541                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356561                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     21278034                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     21278034                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356774                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 100843.763033                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 99896.873239                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     19666980                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19666980                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 103510.421053                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 103510.421053                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          150.088187                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356753                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106024.755208                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   148.088187                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.289235                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.293141                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162854384                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162854384                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513375                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        95651                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2477503                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513375                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589229                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589612                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323796096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323808320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43754                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2800256                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573859                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000084                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009160                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573643     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 216      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573859                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369395565                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          11.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527381422                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          8.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482276                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482276                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482276                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482276                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47635                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47828                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47635                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47828                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     19537776                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   5036216076                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   5055753852                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     19537776                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   5036216076                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   5055753852                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529911                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530104                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529911                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530104                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018829                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018904                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018829                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018904                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 103374.476190                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 105725.119681                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 105706.988626                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 103374.476190                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 105725.119681                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 105706.988626                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43753                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43753                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47635                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47824                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47635                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47824                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     19474839                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   5020353621                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   5039828460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     19474839                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   5020353621                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   5039828460                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018829                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018902                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018829                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018902                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 103041.476190                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 105392.119681                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 105382.829960                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 103041.476190                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 105392.119681                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 105382.829960                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43753                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        79484                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        79484                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        79484                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        79484                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2449916                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2449916                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2449916                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2449916                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27972                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27972                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27972                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27972                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1458                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1458                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15272                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15272                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1443787434                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1443787434                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.912851                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.912851                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 94538.202855                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 94538.202855                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15272                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15272                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1438701858                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1438701858                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.912851                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.912851                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 94205.202855                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 94205.202855                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480818                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480818                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32363                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32556                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     19537776                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3592428642                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   3611966418                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513181                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513374                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012877                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012953                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 103374.476190                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 111004.191268                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 110946.259307                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32363                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32552                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     19474839                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3581651763                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   3601126602                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012877                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012952                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 103041.476190                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 110671.191268                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110626.892418                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3911.372886                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059504                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47849                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.738971                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.554260                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.150637                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.406525                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    11.026077                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3897.235386                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000624                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000037                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000099                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002692                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.951473                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.954925                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999929                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999929                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28926547497                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     52451981                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        52451984                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     53480019                       # number of overall hits
system.cpu3.dcache.overall_hits::total       53480022                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       610619                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        610621                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       632864                       # number of overall misses
system.cpu3.dcache.overall_misses::total       632866                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  17582274126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17582274126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  17582274126                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17582274126                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     53062600                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     53062605                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     54112883                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     54112888                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.400000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011508                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011508                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.400000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011695                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011695                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 28794.181193                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28794.086882                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27782.073441                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27781.985643                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       301508                       # number of writebacks
system.cpu3.dcache.writebacks::total           301508                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       320154                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       320154                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       320154                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       320154                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       290465                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       290465                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       302052                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       302052                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   8241545538                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8241545538                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   8308559790                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8308559790                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.005474                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005474                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.005582                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005582                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28373.626902                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28373.626902                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 27507.051071                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27507.051071                       # average overall mshr miss latency
system.cpu3.dcache.replacements                301508                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     34150416                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       34150419                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       581929                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       581931                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  17435420793                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17435420793                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     34732345                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     34732350                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.400000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016755                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016755                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 29961.422773                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29961.319801                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       320132                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       320132                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       261797                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       261797                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8104292262                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8104292262                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007538                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007538                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 30956.398515                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 30956.398515                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     18301565                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18301565                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28690                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28690                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    146853333                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    146853333                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     18330255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     18330255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5118.624364                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5118.624364                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    137253276                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    137253276                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001564                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001564                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4787.682294                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4787.682294                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1028038                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1028038                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22245                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22245                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1050283                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1050283                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.021180                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.021180                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        11587                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        11587                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     67014252                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     67014252                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.011032                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.011032                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  5783.572279                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  5783.572279                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.164108                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           53782080                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           302020                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           178.074565                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257119956                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007654                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.156454                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998352                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998367                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        433205124                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       433205124                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     29851933                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29851948                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     29851933                       # number of overall hits
system.cpu3.icache.overall_hits::total       29851948                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          452                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           456                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          452                       # number of overall misses
system.cpu3.icache.overall_misses::total          456                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     47377908                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47377908                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     47377908                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47377908                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     29852385                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     29852404                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     29852385                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     29852404                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.210526                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.210526                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 104818.380531                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 103898.921053                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 104818.380531                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 103898.921053                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu3.icache.writebacks::total                2                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           55                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           55                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     42291333                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     42291333                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     42291333                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     42291333                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 106527.287154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 106527.287154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 106527.287154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 106527.287154                       # average overall mshr miss latency
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     29851933                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29851948                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            4                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          452                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          456                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     47377908                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47377908                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     29852385                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     29852404                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 104818.380531                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 103898.921053                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           55                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     42291333                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     42291333                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 106527.287154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 106527.287154                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          367.973224                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           29852349                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              401                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         74444.760599                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     4.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   363.973225                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.710885                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.718698                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        238819633                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       238819633                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         273785                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        95074                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       267742                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28636                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28636                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       273787                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          803                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       905614                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             906417                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        25728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     38625792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            38651520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        61307                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3923648                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        363761                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001737                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.041646                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              363129     99.83%     99.83% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 632      0.17%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          363761                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       401924007                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         396603                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      301726638                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       237025                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         237026                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       237025                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        237026                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          395                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        64995                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        65396                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          395                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        64995                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        65396                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     42014610                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   7209968148                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   7251982758                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     42014610                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   7209968148                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   7251982758                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          396                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       302020                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       302422                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          396                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       302020                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       302422                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.215201                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.216241                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.215201                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.216241                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 106366.101266                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 110931.120055                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 110893.368983                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 106366.101266                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 110931.120055                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 110893.368983                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        61306                       # number of writebacks
system.cpu3.l2cache.writebacks::total           61306                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          395                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        64995                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        65390                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          395                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        64995                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        65390                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     41883075                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   7188324813                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   7230207888                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     41883075                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   7188324813                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   7230207888                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.215201                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.216221                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.215201                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.216221                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 106033.101266                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 110598.120055                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 110570.544242                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 106033.101266                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 110598.120055                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 110570.544242                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                61306                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        87623                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        87623                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        87623                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        87623                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       213877                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       213877                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       213877                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       213877                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           32                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           32                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           32                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        28426                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        28426                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          210                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          210                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     11935053                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     11935053                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28636                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28636                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.007333                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.007333                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 56833.585714                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 56833.585714                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          210                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          210                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     11865123                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     11865123                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.007333                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.007333                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 56500.585714                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 56500.585714                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       208599                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       208600                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        64785                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        65186                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     42014610                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7198033095                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7240047705                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          396                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       273384                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       273786                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.236974                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.238091                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 106366.101266                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 111106.476731                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 111067.525312                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        64785                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        65180                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     41883075                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7176459690                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7218342765                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.236974                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.238069                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 106033.101266                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 110773.476731                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110744.749386                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4028.419943                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            603954                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           65402                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            9.234488                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.480588                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.194349                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    16.594550                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4008.150457                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000361                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000047                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.004051                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.978552                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.983501                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2006                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1490                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9728666                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9728666                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28926547497                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1601507                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        987931                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1175627                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            688869                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               144                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              143                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             331377                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            331377                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1601510                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      2849970                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2600792                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139199                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       191685                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5781646                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    121495104                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    110876992                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5847616                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      8082496                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                246302208                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            936840                       # Total snoops (count)
system.l3bus.snoopTraffic                    15870080                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2870896                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2870896    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2870896                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1920722217                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           635025108                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           579022244                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            32071565                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            43794092                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       393253                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       516513                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2851                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         3470                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              916089                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       393253                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            2                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       516513                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2851                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         3470                       # number of overall hits
system.l3cache.overall_hits::total             916089                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          346                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       557717                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       351736                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        44784                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          395                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        61525                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1016798                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          346                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       557717                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       351736                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        44784                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          395                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        61525                       # number of overall misses
system.l3cache.overall_misses::total          1016798                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     35205093                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  61423202687                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      9155835                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  38809491082                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     18716598                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4788104083                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40296663                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   6877474265                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 112001646306                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     35205093                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  61423202687                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      9155835                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  38809491082                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     18716598                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4788104083                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40296663                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   6877474265                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 112001646306                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          346                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       950970                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           81                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       868249                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47635                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          395                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        64995                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1932887                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          346                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       950970                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           81                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       868249                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47635                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          395                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        64995                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1932887                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.586472                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.975309                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.405110                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.940149                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.946611                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.526051                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.586472                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.975309                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.405110                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.940149                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.946611                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.526051                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 101748.823699                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 110133.280296                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 115896.645570                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 110336.988770                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 99029.619048                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 106915.507391                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 102016.868354                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 111783.409427                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 110151.324359                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 101748.823699                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 110133.280296                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 115896.645570                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 110336.988770                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 99029.619048                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 106915.507391                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 102016.868354                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 111783.409427                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 110151.324359                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         247970                       # number of writebacks
system.l3cache.writebacks::total               247970                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       557717                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       351736                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        44784                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          395                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        61525                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1016771                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       557717                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       351736                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        44784                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          395                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        61525                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1016771                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     32900733                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  57708827447                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      8629695                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  36466929322                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     17457858                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   4489842643                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     37665963                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   6467717765                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 105229971426                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     32900733                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  57708827447                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      8629695                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  36466929322                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     17457858                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   4489842643                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     37665963                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   6467717765                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 105229971426                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.586472                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.975309                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.405110                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.940149                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.946611                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.526037                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.586472                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.975309                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.405110                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.940149                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.946611                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.526037                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95088.823699                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 103473.316121                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109236.645570                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 103676.988770                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92369.619048                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 100255.507391                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 95356.868354                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 105123.409427                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 103494.269040                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95088.823699                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 103473.316121                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109236.645570                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 103676.988770                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92369.619048                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 100255.507391                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 95356.868354                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 105123.409427                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 103494.269040                       # average overall mshr miss latency
system.l3cache.replacements                    936839                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       739961                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       739961                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       739961                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       739961                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1175627                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1175627                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1175627                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1175627                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          142                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             142                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.006993                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.006993                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       136786                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       111717                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         2029                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          112                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           250644                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        66538                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          853                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        13243                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           98                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          80733                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6033597351                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     88660584                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1348593055                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      9455535                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7480306525                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       203324                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       112570                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15272                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          210                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       331377                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.327251                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.007578                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.867142                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.466667                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.243629                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90678.970678                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 103939.723329                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 101834.407234                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 96485.051020                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 92654.881213                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        66538                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          853                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        13243                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           98                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        80732                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5590454271                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     82979604                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1260394675                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      8802855                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   6942631405                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.327251                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.007578                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.867142                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.466667                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.243626                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84018.970678                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 97279.723329                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 95174.407234                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 89825.051020                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 85996.028898                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       256467                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       404796                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          822                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3358                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       665445                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       491179                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       350883                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31541                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        61427                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       936065                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     35205093                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  55389605336                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9155835                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  38720830498                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     18716598                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3439511028                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40296663                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   6868018730                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 104521339781                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       747646                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       755679                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32363                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          395                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        64785                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1601510                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.656967                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.975309                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.464328                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.974601                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.948167                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.584489                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 101748.823699                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 112768.675648                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 115896.645570                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 110352.540585                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 99029.619048                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 109048.889636                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 102016.868354                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 111807.816270                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 111660.343866                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       491179                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       350883                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31541                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        61427                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       936039                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     32900733                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  52118373176                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8629695                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  36383949718                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     17457858                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3229447968                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     37665963                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6458914910                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  98287340021                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.656967                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.975309                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.464328                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.974601                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.948167                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.584473                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 95088.823699                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 106108.716325                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 109236.645570                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 103692.540585                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92369.619048                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 102388.889636                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 95356.868354                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 105147.816270                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 105003.466758                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61119.138067                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2831819                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1915566                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.478320                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651364562406                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61119.138067                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932604                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932604                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62496                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1216                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         9110                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        32965                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        19205                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.953613                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             63493454                       # Number of tag accesses
system.l3cache.tags.data_accesses            63493454                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    247970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    557646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    351736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     44776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     61525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000991059304                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15449                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15450                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1936685                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             234920                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1016771                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     247970                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1016771                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   247970                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     79                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1016771                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               247970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  249500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  217504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  184475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  136913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   99437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   57426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   34669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   19869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    9979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.805113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    514.166502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15446     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.046346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.042338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.386932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15169     98.19%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.24%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              142      0.92%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      0.37%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.14%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15449                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                65073344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15870080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2249.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    548.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28926212832                       # Total gap between requests
system.mem_ctrls.avgGap                      22871.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        22144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     35689152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     22511104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2865664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        25280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      3937600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15866368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 765524.881421242491                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1233784946.388398647308                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 174787.472925659415                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 778215779.455439686775                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 418162.435227210517                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 99066884.654675006866                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 873937.364628297044                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 136124041.414572089911                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 548505215.037292122841                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          346                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       557717                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       351736                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        44784                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          395                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        61525                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       247970                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     19928605                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  36795576316                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5668979                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  23274366854                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     10371316                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2810676760                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     22862345                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4160143827                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1584724027147                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     57597.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     65975.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     71759.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     66169.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     54874.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     62760.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     57879.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     67617.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6390789.32                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        22144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     35693696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     22511104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2866176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      3937600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      65074880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15870080                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15870080                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       557714                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       351736                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        44784                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        61525                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1016795                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       247970                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        247970                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         8850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       765525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1233942034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       174787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    778215779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       418162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     99084585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       873937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    136124041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2249658589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         8850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       765525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       174787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       418162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       873937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2258962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    548633540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       548633540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    548633540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         8850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       765525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1233942034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       174787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    778215779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       418162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     99084585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       873937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    136124041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2798292129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1016689                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              247912                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        29990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        33934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        29032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        31673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        33036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        32588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        33295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        32170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        31588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        32307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        32475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        31184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        32094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        34391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        32480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        31279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        33290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        32612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        34335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        31258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        34095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        32882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        31340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        29362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        31410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        31219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         7345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         8173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7490                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             49315671014                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3387607748                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        67099595002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                48506.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           65998.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              675930                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              33065                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           13.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       555606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   145.668808                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.759340                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   212.895137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       421264     75.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        61301     11.03%     86.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        19325      3.48%     90.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12279      2.21%     92.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8484      1.53%     94.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6478      1.17%     95.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5323      0.96%     96.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4194      0.75%     96.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16958      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       555606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              65068096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15866368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2249.424064                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              548.505215                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1732797323.711990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2303731826.524793                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4276516021.075201                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  931776260.351962                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10312751056.876280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24235256506.205734                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 261835032.076803                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  44054664026.822411                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1522.983267                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    187989389                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2605278188                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26133279920                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             936062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       247970                       # Transaction distribution
system.membus.trans_dist::CleanEvict           688869                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80733                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80733                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         936065                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2970434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2970434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2970434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     80944960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     80944960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                80944960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1016800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1016800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1016800                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           980848965                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1859219118                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        8205918                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      6099858                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         8132                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3506394                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3506021                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989362                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         524793                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       658413                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       657818                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          595                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       213545                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         8027                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     86790456                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.415012                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.844213                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     64789101     74.65%     74.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      4189154      4.83%     79.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1293380      1.49%     80.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1666692      1.92%     82.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1116190      1.29%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       647169      0.75%     84.92% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       224136      0.26%     85.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       928934      1.07%     86.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     11935700     13.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     86790456                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     79581264                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     122809549                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29325430                       # Number of memory references committed
system.switch_cpus0.commit.loads             21243976                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           8180884                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          58900202                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           84018952                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       524711                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         6296      0.01%      0.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     63557448     51.75%     51.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult         2344      0.00%     51.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     51.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1966379      1.60%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2588676      2.11%     55.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1181727      0.96%     56.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     56.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     56.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     56.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     56.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      9580388      7.80%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.31%     64.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2048000      1.67%     66.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2276348      1.85%     68.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      9490079      7.73%     75.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       409602      0.33%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7586655      6.18%     82.30% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      2802233      2.28%     84.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     13657321     11.12%     95.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5279221      4.30%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    122809549                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     11935700                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1505109                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     67515405                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         15510578                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      2281787                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          8492                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3499150                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     123141730                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          527                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           21285651                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            8085715                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                29679                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 4646                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        36610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              79983512                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            8205918                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4688632                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86776174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          17194                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          9440779                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     86821381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.420665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.860332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        66117810     76.15%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2690998      3.10%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          707859      0.82%     80.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2163889      2.49%     82.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4          886468      1.02%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          892883      1.03%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          634079      0.73%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          888228      1.02%     86.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        11839167     13.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     86821381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.094466                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.920764                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            9440779                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1084162                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          58885                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          538                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         18203                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28926558153                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          8492                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2507386                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       32233121                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         16742547                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     35329825                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     123082353                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       395775                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2883545                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      17176979                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      15774312                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    136268735                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          309224093                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       119263582                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        102034227                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    135967603                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          300882                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         12249324                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               197877850                       # The number of ROB reads
system.switch_cpus0.rob.writes              246077369                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         79581264                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          122809549                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31310523                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20904492                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1250871                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10849551                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10834344                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.859838                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4294404                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4035714                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3994354                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        41360                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8466                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     78442840                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1250837                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     75797193                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.239237                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.457667                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     52969012     69.88%     69.88% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6479596      8.55%     78.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2802192      3.70%     82.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2964790      3.91%     86.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1860070      2.45%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       812201      1.07%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       473349      0.62%     90.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       876938      1.16%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6559045      8.65%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     75797193                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     54544550                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      93930655                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23929766                       # Number of memory references committed
system.switch_cpus1.commit.loads             18710878                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13998959                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           93817392                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1792680                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        58236      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     69435099     73.92%     73.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       122371      0.13%     74.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       385183      0.41%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18710878     19.92%     94.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5218888      5.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     93930655                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6559045                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3938783                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     52718221                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25409811                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3530005                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1256116                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10065534                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     191076509                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          177                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29657923                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7774854                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               361663                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                65478                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1038074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             119305137                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31310523                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19123102                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84558716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2512300                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         23341171                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           73                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     86852940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.372610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.143509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        48940598     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3041791      3.50%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2673901      3.08%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4763145      5.48%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4604366      5.30%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2620917      3.02%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2512851      2.89%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4773009      5.50%     85.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12922362     14.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     86852940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360444                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.373431                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           23341171                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4893792                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       15631315                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        88405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5819                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3739022                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          514                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28926558153                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1256116                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5526836                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43175100                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26942302                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      9952582                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     184424810                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       695454                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4381148                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6859060                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         51019                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    193020899                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          493625899                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       276073948                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     99236892                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        93783938                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         10182850                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               241611643                       # The number of ROB reads
system.switch_cpus1.rob.writes              355866626                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         54544550                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           93930655                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876550                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683538                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117275                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251525                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251335                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998147                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7781                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7574                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          207                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123379                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117210                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85835528                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.929607                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.318354                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      8517538      9.92%      9.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350378     22.54%     32.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104062      0.12%     32.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702908     11.30%     43.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154910      0.18%     44.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       340838      0.40%     44.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21788      0.03%     44.49% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131247     10.64%     55.13% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511859     44.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85835528                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135385                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821122                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404633                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133307                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081278                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299736936                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941872     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956170      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952033      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454274     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950654      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795609      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609024      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135385                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511859                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6889041                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     25232024                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40801470                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13736080                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174362                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144589                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434232605                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          354                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264510                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292823                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157485                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1617                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       152245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258432346                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876550                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273281                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             86506307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348854                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356752                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           95                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     86832979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.068968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.445316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        16509236     19.01%     19.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9186453     10.58%     29.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          791493      0.91%     30.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985259      9.20%     39.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709852      1.97%     41.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997195      1.15%     42.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          946479      1.09%     43.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1732017      1.99%     45.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46974995     54.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     86832979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343936                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.975052                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356752                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153969                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032902                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888978                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            69                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28926558153                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174362                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13365840                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        2782340                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          273                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018959                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     22491203                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900542                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14349                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12311957                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         29451                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4820779                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508898243                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025814896                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381688024                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806554                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241838                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8656213                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69020327                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               476840081                       # The number of ROB reads
system.switch_cpus2.rob.writes              861515129                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135385                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       35606801                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     27451597                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       500035                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18267748                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18262339                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.970390                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2501765                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1709111                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1706428                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2683                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           57                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23140252                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       499748                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     83667395                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.864653                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.368563                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     22556749     26.96%     26.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     10003973     11.96%     38.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3878165      4.64%     43.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6884060      8.23%     51.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      6893381      8.24%     60.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1667221      1.99%     62.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2053868      2.45%     64.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1139728      1.36%     65.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     28590250     34.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     83667395                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    178203940                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     323345416                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62712302                       # Number of memory references committed
system.switch_cpus3.commit.loads             44382047                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          30885207                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         103340895                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          247530565                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2450398                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        39799      0.01%      0.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    200453325     61.99%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     25056864      7.75%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4030046      1.25%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1297334      0.40%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     10143078      3.14%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp          130      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12371284      3.83%     78.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1087207      0.34%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5936605      1.84%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       217442      0.07%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     24189559      7.48%     88.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     12254234      3.79%     91.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20192488      6.24%     98.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6076021      1.88%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    323345416                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     28590250                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5057516                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     25848731                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         50516496                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      4868466                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        502947                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     18031919                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     355109743                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          447                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           45643262                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           18507846                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                28586                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  274                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       403112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             199284879                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           35606801                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22470532                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             85887812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1006468                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         29852385                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     86794158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.146733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.382258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        24878958     28.66%     28.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4196099      4.83%     33.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5074094      5.85%     39.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5957590      6.86%     46.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6523699      7.52%     53.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3711854      4.28%     58.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2879153      3.32%     61.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2815542      3.24%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        30757169     35.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     86794158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.409903                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.294151                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           29852385                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   25                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680183676777                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            9859622                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2317438                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         5533                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        994019                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         1000                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28926558153                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        502947                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         7090628                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       11379680                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          154                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         53207299                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14613448                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     352289647                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        66919                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4619667                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       8709119                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         83067                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    386897289                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          877233405                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       390292762                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        132508839                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    351322732                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35574434                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing             16                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing           16                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         18809664                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               401562813                       # The number of ROB reads
system.switch_cpus3.rob.writes              696106293                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        178203940                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          323345416                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
