Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Sun Jan  9 03:36:45 2022
| Host              : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         43          
DPIR-2     Warning           Asynchronous driver check                           10          
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-16  Warning           Large setup violation                               26          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/divider_0/inst/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/divider_1/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.496      -38.408                     51                 4166        0.012        0.000                      0                 4166        0.900        0.000                       0                  1866  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         -1.496      -38.408                     51                 4013        0.012        0.000                      0                 4013        0.900        0.000                       0                  1865  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0        2.347        0.000                      0                  153        0.284        0.000                      0                  153  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           51  Failing Endpoints,  Worst Slack       -1.496ns,  Total Violation      -38.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.496ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.899ns (45.396%)  route 3.487ns (54.604%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 8.515 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.094ns (routing 0.001ns, distribution 1.093ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.001ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.094     2.978    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y220        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.092 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.298     3.390    system_i/divider_0/inst/counter[4]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.622 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.652    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.766 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.086    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.169 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.496    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.604 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.634    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.741 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.092    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.278 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.457    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.683 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.700    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     5.981 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.011    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.117 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.647    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     6.932 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.128    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.211 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.224    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.550 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.899    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.035 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.050    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.230 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.707    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.959 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.229     9.188    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X43Y220        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     9.268 r  system_i/divider_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.096     9.364    system_i/divider_0/inst/p_0_in[5]
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.986     8.515    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/C
                         clock pessimism             -0.628     7.887    
                         clock uncertainty           -0.062     7.825    
    SLICE_X43Y220        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.043     7.868    system_i/divider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                 -1.496    

Slack (VIOLATED) :        -1.496ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.912ns (45.657%)  route 3.466ns (54.343%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 8.509 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.001ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.001ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.099     2.983    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.096 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.365     3.461    system_i/divider_0/inst/counter[6]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.699 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.729    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.843 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.163    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.246 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.573    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.681 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.711    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.818 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.169    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.355 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.534    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.760 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.777    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.058 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.088    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.194 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.724    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     7.009 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.205    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.288 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.301    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.627 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.976    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.112 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.127    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.307 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.784    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     9.036 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.213     9.249    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X42Y220        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     9.337 r  system_i/divider_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.024     9.361    system_i/divider_0/inst/p_0_in[8]
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.980     8.509    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/C
                         clock pessimism             -0.628     7.881    
                         clock uncertainty           -0.062     7.819    
    SLICE_X42Y220        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     7.865    system_i/divider_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 -1.496    

Slack (VIOLATED) :        -1.489ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 2.907ns (45.621%)  route 3.465ns (54.379%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 8.512 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.001ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.001ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.099     2.983    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.096 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.365     3.461    system_i/divider_0/inst/counter[6]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.699 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.729    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.843 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.163    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.246 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.573    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.681 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.711    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.818 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.169    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.355 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.534    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.760 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.777    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.058 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.088    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.194 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.724    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     7.009 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.205    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.288 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.301    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.627 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.976    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.112 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.127    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.307 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.784    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     9.036 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.166     9.202    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X42Y220        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.285 r  system_i/divider_0/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.070     9.355    system_i/divider_0/inst/p_0_in[14]
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.983     8.512    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/C
                         clock pessimism             -0.628     7.884    
                         clock uncertainty           -0.062     7.822    
    SLICE_X42Y220        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044     7.866    system_i/divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 -1.489    

Slack (VIOLATED) :        -1.485ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 2.902ns (45.514%)  route 3.474ns (54.486%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 8.515 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.094ns (routing 0.001ns, distribution 1.093ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.001ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.094     2.978    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y220        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.092 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.298     3.390    system_i/divider_0/inst/counter[4]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     3.622 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.652    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.766 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.086    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.169 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.496    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.604 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.634    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.741 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.092    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.278 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.457    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.683 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.700    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     5.981 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.011    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.117 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.647    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     6.932 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.128    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.211 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.224    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.550 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.899    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.035 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.050    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.230 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.707    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.959 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.239     9.198    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X43Y220        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     9.281 r  system_i/divider_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.073     9.354    system_i/divider_0/inst/p_0_in[6]
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.986     8.515    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
                         clock pessimism             -0.628     7.887    
                         clock uncertainty           -0.062     7.825    
    SLICE_X43Y220        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.044     7.869    system_i/divider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.869    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                 -1.485    

Slack (VIOLATED) :        -1.482ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 2.906ns (45.656%)  route 3.459ns (54.344%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 8.512 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.001ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.001ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.099     2.983    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.096 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.365     3.461    system_i/divider_0/inst/counter[6]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.699 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.729    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.843 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.163    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.246 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.573    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.681 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.711    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.818 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.169    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.355 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.534    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.760 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.777    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.058 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.088    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.194 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.724    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     7.009 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.205    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.288 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.301    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.627 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.976    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.112 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.127    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.307 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.784    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     9.036 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.164     9.200    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X42Y220        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     9.282 r  system_i/divider_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.066     9.348    system_i/divider_0/inst/p_0_in[4]
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.983     8.512    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
                         clock pessimism             -0.628     7.884    
                         clock uncertainty           -0.062     7.822    
    SLICE_X42Y220        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     7.866    system_i/divider_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                 -1.482    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 2.907ns (45.765%)  route 3.445ns (54.235%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 8.512 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.001ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.001ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.099     2.983    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.096 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.365     3.461    system_i/divider_0/inst/counter[6]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.699 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.729    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.843 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.163    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.246 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.573    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.681 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.711    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.818 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.169    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.355 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.534    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.760 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.777    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.058 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.088    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.194 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.724    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     7.009 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.205    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.288 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.301    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.627 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.976    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.112 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.127    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.307 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.784    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     9.036 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.153     9.189    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X42Y220        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.083     9.272 r  system_i/divider_0/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.063     9.335    system_i/divider_0/inst/p_0_in[13]
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.983     8.512    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[13]/C
                         clock pessimism             -0.628     7.884    
                         clock uncertainty           -0.062     7.822    
    SLICE_X42Y220        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     7.866    system_i/divider_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.881ns (45.449%)  route 3.458ns (54.551%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 8.511 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.001ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.001ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.099     2.983    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.096 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.365     3.461    system_i/divider_0/inst/counter[6]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.699 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.729    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.843 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.163    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.246 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.573    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.681 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.711    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.818 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.169    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.355 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.534    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.760 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.777    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.058 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.088    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.194 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.724    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     7.009 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.205    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.288 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.301    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.627 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.976    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.112 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.127    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.307 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.784    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     9.036 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.154     9.190    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X41Y218        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.057     9.247 r  system_i/divider_0/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.075     9.322    system_i/divider_0/inst/p_0_in[11]
    SLICE_X41Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.982     8.511    system_i/divider_0/inst/clk_in
    SLICE_X41Y218        FDCE                                         r  system_i/divider_0/inst/counter_reg[11]/C
                         clock pessimism             -0.628     7.883    
                         clock uncertainty           -0.062     7.821    
    SLICE_X41Y218        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.044     7.865    system_i/divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                 -1.457    

Slack (VIOLATED) :        -1.450ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.918ns (46.062%)  route 3.417ns (53.938%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 8.512 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.001ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.001ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.099     2.983    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.096 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.365     3.461    system_i/divider_0/inst/counter[6]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.699 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.729    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.843 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.163    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.246 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.573    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.681 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.711    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.818 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.169    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.355 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.534    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.760 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.777    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.058 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.088    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.194 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.724    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     7.009 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.205    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.288 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.301    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.627 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.976    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.112 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.127    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.307 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.784    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.126     8.910 r  system_i/divider_0/inst/counter0__351_carry__0/O[3]
                         net (fo=1, routed)           0.165     9.075    system_i/divider_0/inst/counter0__351_carry__0_n_12
    SLICE_X42Y220        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.220     9.295 r  system_i/divider_0/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.023     9.318    system_i/divider_0/inst/p_0_in[15]
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.983     8.512    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/C
                         clock pessimism             -0.628     7.884    
                         clock uncertainty           -0.062     7.822    
    SLICE_X42Y220        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     7.868    system_i/divider_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                 -1.450    

Slack (VIOLATED) :        -1.447ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 2.914ns (46.020%)  route 3.418ns (53.980%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 8.512 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.001ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.001ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.099     2.983    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.096 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.365     3.461    system_i/divider_0/inst/counter[6]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.699 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.729    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.843 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.163    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.246 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.573    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.681 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.711    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.818 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.169    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.355 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.534    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.760 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.777    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.058 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.088    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.194 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.724    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     7.009 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.205    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.288 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.301    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.627 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.976    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.112 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.127    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.307 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.784    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     9.036 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.164     9.200    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X42Y220        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.090     9.290 r  system_i/divider_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.025     9.315    system_i/divider_0/inst/p_0_in[9]
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.983     8.512    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[9]/C
                         clock pessimism             -0.628     7.884    
                         clock uncertainty           -0.062     7.822    
    SLICE_X42Y220        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     7.868    system_i/divider_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                 -1.447    

Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 2.917ns (46.111%)  route 3.409ns (53.889%))
  Logic Levels:           16  (CARRY8=10 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 8.512 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.001ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.001ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.099     2.983    system_i/divider_0/inst/clk_in
    SLICE_X43Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.096 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.365     3.461    system_i/divider_0/inst/counter[6]
    SLICE_X43Y218        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     3.699 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.729    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X43Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.843 f  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.320     4.163    system_i/divider_0/inst/counter1[12]
    SLICE_X42Y217        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.246 r  system_i/divider_0/inst/counter0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.327     4.573    system_i/divider_0/inst/counter0__0_carry__0_i_3_n_0
    SLICE_X42Y213        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.108     4.681 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.711    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X42Y214        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     4.818 r  system_i/divider_0/inst/counter0__0_carry__1/CO[5]
                         net (fo=51, routed)          0.351     5.169    system_i/divider_0/inst/counter0__0_carry__1_n_2
    SLICE_X41Y215        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     5.355 r  system_i/divider_0/inst/counter0__171_carry__1_i_8/O
                         net (fo=2, routed)           0.179     5.534    system_i/divider_0/inst/counter0__171_carry__1_i_8_n_0
    SLICE_X43Y215        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.760 r  system_i/divider_0/inst/counter0__171_carry__1_i_16/O
                         net (fo=1, routed)           0.017     5.777    system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.058 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.088    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.194 r  system_i/divider_0/inst/counter0__171_carry__2/O[1]
                         net (fo=10, routed)          0.530     6.724    system_i/divider_0/inst/counter0__171_carry__2_n_14
    SLICE_X44Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     7.009 r  system_i/divider_0/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.196     7.205    system_i/divider_0/inst/counter0__248_carry_n_11
    SLICE_X44Y219        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     7.288 r  system_i/divider_0/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     7.301    system_i/divider_0/inst/counter0__282_carry_i_8_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.627 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.349     7.976    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X42Y219        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     8.112 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     8.127    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X42Y219        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     8.307 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.477     8.784    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X41Y220        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     9.036 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.153     9.189    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X42Y220        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.093     9.282 r  system_i/divider_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.027     9.309    system_i/divider_0/inst/p_0_in[12]
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.983     8.512    system_i/divider_0/inst/clk_in
    SLICE_X42Y220        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/C
                         clock pessimism             -0.628     7.884    
                         clock uncertainty           -0.062     7.822    
    SLICE_X42Y220        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     7.868    system_i/divider_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                 -1.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.112ns (55.446%)  route 0.090ns (44.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Net Delay (Source):      1.056ns (routing 0.001ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.001ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.056     3.585    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.697 r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[14]/Q
                         net (fo=1, routed)           0.090     3.787    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/D[8]
    SLICE_X50Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.161     3.045    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/C
                         clock pessimism              0.628     3.673    
    SLICE_X50Y211        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.775    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.775    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.113ns (51.835%)  route 0.105ns (48.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Net Delay (Source):      1.053ns (routing 0.001ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.001ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.053     3.582    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     3.695 r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[7]/Q
                         net (fo=1, routed)           0.105     3.800    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/D[1]
    SLICE_X50Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.161     3.045    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/C
                         clock pessimism              0.628     3.673    
    SLICE_X50Y211        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.774    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           3.800    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.113ns (51.131%)  route 0.108ns (48.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Net Delay (Source):      1.056ns (routing 0.001ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.001ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.056     3.585    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     3.698 r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     3.806    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/D[9]
    SLICE_X50Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.161     3.045    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/C
                         clock pessimism              0.628     3.673    
    SLICE_X50Y211        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.774    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.113ns (43.629%)  route 0.146ns (56.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Net Delay (Source):      1.070ns (routing 0.001ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.001ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.070     3.599    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y194         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     3.712 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=11, routed)          0.146     3.858    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[18]
    SLICE_X6Y194         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.208     3.092    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y194         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism              0.631     3.723    
    SLICE_X6Y194         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.825    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.115ns (46.000%)  route 0.135ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Net Delay (Source):      1.068ns (routing 0.001ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.001ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.068     3.597    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y198         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.712 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/Q
                         net (fo=1, routed)           0.135     3.847    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[35]
    SLICE_X1Y197         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.198     3.082    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y197         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[12]/C
                         clock pessimism              0.631     3.713    
    SLICE_X1Y197         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.814    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.814    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.145ns (55.985%)  route 0.114ns (44.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Net Delay (Source):      1.065ns (routing 0.001ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.001ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.065     3.594    system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X7Y223         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y223         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.706 r  system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/Q
                         net (fo=3, routed)           0.085     3.791    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/firstDynStartSeen
    SLICE_X6Y223         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.033     3.824 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cr_i[2]_i_1/O
                         net (fo=1, routed)           0.029     3.853    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]_1[2]
    SLICE_X6Y223         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.201     3.085    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X6Y223         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]/C
                         clock pessimism              0.631     3.716    
    SLICE_X6Y223         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.817    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.817    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.112ns (39.716%)  route 0.170ns (60.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Net Delay (Source):      1.071ns (routing 0.001ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.001ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.071     3.600    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y199         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y199         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.712 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.170     3.882    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X7Y196         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.222     3.106    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y196         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.631     3.737    
    SLICE_X7Y196         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     3.841    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           3.882    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.112ns (54.634%)  route 0.093ns (45.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Net Delay (Source):      1.080ns (routing 0.001ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.001ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.080     3.609    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X6Y227         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y227         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.721 r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/Q
                         net (fo=2, routed)           0.093     3.814    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/rdy_new_xmt_i
    SLICE_X6Y226         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.218     3.102    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X6Y226         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/C
                         clock pessimism              0.567     3.669    
    SLICE_X6Y226         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.772    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg
  -------------------------------------------------------------------
                         required time                         -3.772    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.113ns (47.479%)  route 0.125ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Net Delay (Source):      1.078ns (routing 0.001ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.001ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.078     3.607    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y192         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     3.720 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.125     3.845    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X7Y191         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.226     3.110    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y191         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.631     3.741    
    SLICE_X7Y191         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     3.802    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -3.802    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].reg1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.114ns (52.294%)  route 0.104ns (47.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Net Delay (Source):      1.069ns (routing 0.001ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.001ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     1.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     2.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.069     3.598    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y201         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y201         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.712 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.104     3.816    system_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[5]
    SLICE_X8Y202         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].reg1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.218     3.102    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y202         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].reg1_reg[26]/C
                         clock pessimism              0.567     3.669    
    SLICE_X8Y202         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     3.771    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.771    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y221   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.199ns (7.770%)  route 2.362ns (92.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 8.552 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.001ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.138     5.419    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.023     8.552    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[3]/C
                         clock pessimism             -0.631     7.921    
                         clock uncertainty           -0.062     7.859    
    SLICE_X47Y216        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.766    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.199ns (7.770%)  route 2.362ns (92.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 8.552 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.001ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.138     5.419    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.023     8.552    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/C
                         clock pessimism             -0.631     7.921    
                         clock uncertainty           -0.062     7.859    
    SLICE_X47Y216        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     7.766    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.199ns (7.770%)  route 2.362ns (92.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 8.552 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.001ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.138     5.419    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.023     8.552    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[5]/C
                         clock pessimism             -0.631     7.921    
                         clock uncertainty           -0.062     7.859    
    SLICE_X47Y216        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     7.766    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.199ns (7.770%)  route 2.362ns (92.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 8.552 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.001ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.138     5.419    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.023     8.552    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[5]/C
                         clock pessimism             -0.631     7.921    
                         clock uncertainty           -0.062     7.859    
    SLICE_X47Y216        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093     7.766    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.199ns (7.770%)  route 2.362ns (92.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 8.555 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.001ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.138     5.419    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.026     8.555    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[3]/C
                         clock pessimism             -0.631     7.924    
                         clock uncertainty           -0.062     7.862    
    SLICE_X47Y216        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093     7.769    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.199ns (7.770%)  route 2.362ns (92.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 8.555 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.001ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.138     5.419    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.026     8.555    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[4]/C
                         clock pessimism             -0.631     7.924    
                         clock uncertainty           -0.062     7.862    
    SLICE_X47Y216        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093     7.769    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.199ns (7.770%)  route 2.362ns (92.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 8.555 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.001ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.138     5.419    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.026     8.555    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/C
                         clock pessimism             -0.631     7.924    
                         clock uncertainty           -0.062     7.862    
    SLICE_X47Y216        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093     7.769    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.199ns (7.770%)  route 2.362ns (92.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 8.555 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.001ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.138     5.419    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X47Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.026     8.555    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[9]/C
                         clock pessimism             -0.631     7.924    
                         clock uncertainty           -0.062     7.862    
    SLICE_X47Y216        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     7.769    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.199ns (7.931%)  route 2.310ns (92.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 8.588 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.001ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.086     5.367    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y216        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.059     8.588    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y216        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.631     7.957    
                         clock uncertainty           -0.062     7.895    
    SLICE_X49Y216        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.802    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_C_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.199ns (7.928%)  route 2.311ns (92.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 8.589 - 5.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.001ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.001ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.594     1.594    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.491 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.840    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.884 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.974     2.858    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X25Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.974 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          1.224     4.198    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.281 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.087     5.368    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y217        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_C_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.443     6.443    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.182 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     7.490    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.529 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.060     8.589    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y217        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_C_reg_reg/C
                         clock pessimism             -0.631     7.958    
                         clock uncertainty           -0.062     7.896    
    SLICE_X49Y217        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.803    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/den_C_reg_reg
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  2.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.161ns (50.949%)  route 0.155ns (49.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      0.606ns (routing 0.001ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.001ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.606     2.249    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X46Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.333 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.028     2.361    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.077     2.438 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.127     2.565    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y205        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.663     1.767    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y205        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[0]/C
                         clock pessimism              0.532     2.299    
    SLICE_X48Y205        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     2.281    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.161ns (50.949%)  route 0.155ns (49.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      0.606ns (routing 0.001ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.001ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.606     2.249    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X46Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.333 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.028     2.361    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.077     2.438 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.127     2.565    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y205        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.663     1.767    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y205        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[1]/C
                         clock pessimism              0.532     2.299    
    SLICE_X48Y205        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.281    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.161ns (50.949%)  route 0.155ns (49.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      0.606ns (routing 0.001ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.001ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.606     2.249    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X46Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.333 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.028     2.361    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.077     2.438 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.127     2.565    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y205        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.663     1.767    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y205        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[3]/C
                         clock pessimism              0.532     2.299    
    SLICE_X48Y205        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.281    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.161ns (48.348%)  route 0.172ns (51.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      0.606ns (routing 0.001ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.001ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.606     2.249    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X46Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.333 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.028     2.361    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.077     2.438 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.144     2.582    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y206        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.662     1.766    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y206        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/C
                         clock pessimism              0.532     2.298    
    SLICE_X48Y206        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.280    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.161ns (48.348%)  route 0.172ns (51.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      0.606ns (routing 0.001ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.001ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.606     2.249    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X46Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.333 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.028     2.361    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.077     2.438 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.144     2.582    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y206        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.662     1.766    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y206        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[7]/C
                         clock pessimism              0.532     2.298    
    SLICE_X48Y206        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.280    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_1/inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.084ns (23.729%)  route 0.270ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    -0.535ns
  Clock Net Delay (Source):      0.612ns (routing 0.001ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.681ns (routing 0.001ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.612     2.255    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X16Y209        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y209        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.339 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     2.609    system_i/divider_1/inst/rst
    SLICE_X7Y209         FDCE                                         f  system_i/divider_1/inst/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.681     1.785    system_i/divider_1/inst/clk_in
    SLICE_X7Y209         FDCE                                         r  system_i/divider_1/inst/counter_reg[2]/C
                         clock pessimism              0.535     2.320    
    SLICE_X7Y209         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     2.302    system_i/divider_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_1/inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.084ns (23.729%)  route 0.270ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    -0.535ns
  Clock Net Delay (Source):      0.612ns (routing 0.001ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.681ns (routing 0.001ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.612     2.255    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X16Y209        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y209        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.339 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     2.609    system_i/divider_1/inst/rst
    SLICE_X7Y209         FDCE                                         f  system_i/divider_1/inst/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.681     1.785    system_i/divider_1/inst/clk_in
    SLICE_X7Y209         FDCE                                         r  system_i/divider_1/inst/counter_reg[3]/C
                         clock pessimism              0.535     2.320    
    SLICE_X7Y209         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.018     2.302    system_i/divider_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_1/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.084ns (22.581%)  route 0.288ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    -0.535ns
  Clock Net Delay (Source):      0.612ns (routing 0.001ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.001ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.612     2.255    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X16Y209        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y209        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.339 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.288     2.627    system_i/divider_1/inst/rst
    SLICE_X7Y208         FDCE                                         f  system_i/divider_1/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.683     1.787    system_i/divider_1/inst/clk_in
    SLICE_X7Y208         FDCE                                         r  system_i/divider_1/inst/counter_reg[0]/C
                         clock pessimism              0.535     2.322    
    SLICE_X7Y208         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     2.304    system_i/divider_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.161ns (45.098%)  route 0.196ns (54.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      0.606ns (routing 0.001ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.606     2.249    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X46Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.333 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.028     2.361    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.077     2.438 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.168     2.606    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y204        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.664     1.768    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y204        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[15]/C
                         clock pessimism              0.532     2.300    
    SLICE_X48Y204        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.282    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.161ns (45.098%)  route 0.196ns (54.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      0.606ns (routing 0.001ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.874     0.874    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.440 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.620    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.643 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.606     2.249    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X46Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.333 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.028     2.361    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X46Y207        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.077     2.438 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.168     2.606    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y204        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.953     0.953    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.874 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.078    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.104 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1863, routed)        0.664     1.768    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y204        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[8]/C
                         clock pessimism              0.532     2.300    
    SLICE_X48Y204        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     2.282    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.324    





