Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6238fa848d8c45349e0a68bbbf947fdd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <kuznechik_cipher> not found while processing module instance <cipher> [C:/Vivado_project/PR_VER/LAB_2_BUS/kuznechik_apb/src/kuznechik_cipher_apb_wrapper.sv:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
