git clone --depth 1 --no-tags https://github.com/martianwei/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734982332
git clone --depth 1 --no-tags https://github.com/Zameo08/Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734748163
git clone --depth 1 --no-tags https://github.com/TalhaSemihGunduz/FB_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737621932
git clone --depth 1 --no-tags https://github.com/DomnikBrandstetter/4Bit_FanCTRL_TinyTapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732943145
git clone --depth 1 --no-tags https://github.com/ShubhamRaut9922/Mtech_MiniProject-GCD-computaion-using-repeated-substration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737496230
git clone --depth 1 --no-tags https://github.com/NCSECNO1/DDS_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737737017
git clone --depth 1 --no-tags https://github.com/jdakrofi/FPGA_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737795857
git clone --depth 1 --no-tags https://github.com/guruprasad1003/Router1-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738208900
git clone --depth 1 --no-tags https://github.com/vakeesank99/MIPS_simple_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738797128
git clone --depth 1 --no-tags https://github.com/alex-951/Mips32-Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739207371
git clone --depth 1 --no-tags https://github.com/DarhenWu/SPI_CHIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739261576
git clone --depth 1 --no-tags https://github.com/MohamedRuby/L1-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739382416
git clone --depth 1 --no-tags https://github.com/plsngan/ecdsa_srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739524048
git clone --depth 1 --no-tags https://github.com/y111321016/fpga-final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738490112
git clone --depth 1 --no-tags https://github.com/riscv-yyds/rv32e_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735751062
git clone --depth 1 --no-tags https://github.com/kalinf/tetris_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733533314
git clone --depth 1 --no-tags https://github.com/Aidan-McNay/rsa-xcel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736692908
git clone --depth 1 --no-tags https://github.com/Bhanuka-Anjana/32-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734204487
git clone --depth 1 --no-tags https://github.com/rishabh4749/4bit_Shift_Right.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737715820
git clone --depth 1 --no-tags https://github.com/srivaishnavix/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732600590
git clone --depth 1 --no-tags https://github.com/z-huu/Connect-Four-DE1_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734911023
git clone --depth 1 --no-tags https://github.com/liron111230/Alarm_Clock-project-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735666483
git clone --depth 1 --no-tags https://github.com/sraj77k/100_RTL_Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735008470
git clone --depth 1 --no-tags https://github.com/Qin-shihuang/BUAA_CO_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737294970
git clone --depth 1 --no-tags https://github.com/SivaPrasad65/100_DAYS_OF_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737536863
git clone --depth 1 --no-tags https://github.com/Knave16/Flapga-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732907001
git clone --depth 1 --no-tags https://github.com/PothulaSuma/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732710115
git clone --depth 1 --no-tags https://github.com/Tao0v0/HDMI-sending-system-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733493192
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/cache_system_integrate_with_risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733627201
git clone --depth 1 --no-tags https://github.com/cartheur/M6x09-pipeline-09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734048133
git clone --depth 1 --no-tags https://github.com/HLTlal/CQU_MYprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737925170
git clone --depth 1 --no-tags https://github.com/ibanespm/Multicycle-ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735421044
git clone --depth 1 --no-tags https://github.com/tyouthfor/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735780900
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734478238
git clone --depth 1 --no-tags https://github.com/Abdulrahman-Mostafa10/AES_Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734636803
git clone --depth 1 --no-tags https://github.com/moitreyachaudhuri/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734850129
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-GT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734918564
git clone --depth 1 --no-tags https://github.com/aydendauenhauer/clock-divider-mealy-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734988735
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-AXI_M.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735538571
git clone --depth 1 --no-tags https://github.com/DuroyGeorge/CS61c-5_stages_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735526513
git clone --depth 1 --no-tags https://github.com/SupunDK/single-cycle-riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735331750
git clone --depth 1 --no-tags https://github.com/goushaa/Multipliers-Mania.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735337247
git clone --depth 1 --no-tags https://github.com/AKSHILMY/Canny-Edge-Detector-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733572704
git clone --depth 1 --no-tags https://github.com/mizar/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736863962
git clone --depth 1 --no-tags https://github.com/Ma7moud-X/PIC_8256A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734323941
git clone --depth 1 --no-tags https://github.com/varun20020124/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737270317
git clone --depth 1 --no-tags https://github.com/Andy-Ko-0620/SoC_Design_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736131500
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738033654
git clone --depth 1 --no-tags https://github.com/AdhamAbouelata/8-bit-ALU-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737798221
git clone --depth 1 --no-tags https://github.com/HenryChang6/NCKU_Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736254233
git clone --depth 1 --no-tags https://github.com/Omar-HeshamR/CPU-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735000683
git clone --depth 1 --no-tags https://github.com/MohamedMontasser03/PIC-8259A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738048013
git clone --depth 1 --no-tags https://github.com/ayanjdeka/RISCV-Proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738282238
git clone --depth 1 --no-tags https://github.com/Ayesha-Ilyas/Verilog-Practice-i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738882390
git clone --depth 1 --no-tags https://github.com/n4982150605/DSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739290495
git clone --depth 1 --no-tags https://github.com/ardonash/conv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738923974
git clone --depth 1 --no-tags https://github.com/nikhil730/traffic_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739450989
git clone --depth 1 --no-tags https://github.com/jia-yli/coyote-rdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734761061
git clone --depth 1 --no-tags https://github.com/vincent-kh/fpga_1a2b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737311126
git clone --depth 1 --no-tags https://github.com/yinwenxin/DDR1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735806768
git clone --depth 1 --no-tags https://github.com/muehlbachler-b/calculator-muehlbb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733996306
git clone --depth 1 --no-tags https://github.com/adrianvirlan200/IC-design-for-Image-Sharpening-using-Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734461548
git clone --depth 1 --no-tags https://github.com/denizpelen/riscv-hdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735019031
git clone --depth 1 --no-tags https://github.com/kelma01/simonGameFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733517613
git clone --depth 1 --no-tags https://github.com/visionvlsi/veriloghdlBasicsToAdvanced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734063097
git clone --depth 1 --no-tags https://github.com/serval19/8bitprefixadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737259790
git clone --depth 1 --no-tags https://github.com/SimonLiu423/ConwayGOL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736294381
git clone --depth 1 --no-tags https://github.com/devendranaga/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736624428
git clone --depth 1 --no-tags https://github.com/www-light/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736116728
git clone --depth 1 --no-tags https://github.com/yawar-hayat/BSIM-BULK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734070246
git clone --depth 1 --no-tags https://github.com/stevenzhangdongyu/MIPS_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736502546
git clone --depth 1 --no-tags https://github.com/dhjoo98/Pipirima_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736521819
git clone --depth 1 --no-tags https://github.com/alex19803/RISC-V-Team-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736437495
git clone --depth 1 --no-tags https://github.com/Strivekaudani/Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736767133
git clone --depth 1 --no-tags https://github.com/8ark1hyun/CSED273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736941247
git clone --depth 1 --no-tags https://github.com/parsaoy/Tabriz-School.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736717194
git clone --depth 1 --no-tags https://github.com/JanyaGupta05/VLSI_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737551082
git clone --depth 1 --no-tags https://github.com/JFSAS/DEclass-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736949948
git clone --depth 1 --no-tags https://github.com/yashssingh/Embedded_System_CS429.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737759198
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/Lab-7-Coal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738016853
git clone --depth 1 --no-tags https://github.com/Zharasbek/3bit_circuit_d_and_jk_flip_flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738127649
git clone --depth 1 --no-tags https://github.com/RodrigoVegaGonzalez/Aqrui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738293771
git clone --depth 1 --no-tags https://github.com/KaganAsl/Extended-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738981084
git clone --depth 1 --no-tags https://github.com/vasanth1906/100-Days-of-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738238811
git clone --depth 1 --no-tags https://github.com/ScanfIkun/FPGA-DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738504371
git clone --depth 1 --no-tags https://github.com/KueTone/Digital-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739200322
git clone --depth 1 --no-tags https://github.com/RodSchz/first-test-openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739560918
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_lab-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737362290
git clone --depth 1 --no-tags https://github.com/AdwaithRK/Noc-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739345589
git clone --depth 1 --no-tags https://github.com/pauliedrico/FIR-FILTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733189287
git clone --depth 1 --no-tags https://github.com/asgarisepide/ClockDivider_PLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733961882
git clone --depth 1 --no-tags https://github.com/Mrw0lf14/sist_task01_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733669896
git clone --depth 1 --no-tags https://github.com/TejasAshokR/Two_way_switch_simple_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732588889
git clone --depth 1 --no-tags https://github.com/dennuguyen/elec2141.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732689914
git clone --depth 1 --no-tags https://github.com/arunachalamrangarj/RTL_simulation_verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732938239
git clone --depth 1 --no-tags https://github.com/FLesic/2023DLSProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732703602
