// Seed: 1830231011
module module_0 (
    input wand id_0,
    input wire id_1,
    output supply0 id_2,
    input supply0 id_3
    , id_10, id_11,
    input supply1 id_4,
    output uwire id_5,
    output wand id_6,
    output wor id_7
    , id_12,
    input tri1 id_8
);
  genvar id_13;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    input wire id_5,
    input wand id_6,
    output tri id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    output wire id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri1 id_14,
    output supply0 id_15
);
  assign id_4 = 1;
  module_0(
      id_6, id_10, id_3, id_5, id_1, id_3, id_11, id_4, id_14
  );
endmodule
