Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Oct 27 13:51:57 2016
| Host         : Error404 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Lab5_wrapper_timing_summary_routed.rpt -rpx Lab5_wrapper_timing_summary_routed.rpx
| Design       : Lab5_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.147        0.000                      0                   64        0.264        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1          6.147        0.000                      0                   64        0.264        0.000                      0                   64        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.464ns (39.756%)  route 2.218ns (60.244%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.261     6.726    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.561    12.753    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[0]/C
                         clock pessimism              0.291    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.016    12.874    Lab5_i/Debounce_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.464ns (39.756%)  route 2.218ns (60.244%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.261     6.726    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.561    12.753    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[1]/C
                         clock pessimism              0.291    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.016    12.874    Lab5_i/Debounce_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.464ns (39.756%)  route 2.218ns (60.244%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.261     6.726    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.561    12.753    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
                         clock pessimism              0.291    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.016    12.874    Lab5_i/Debounce_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.464ns (39.756%)  route 2.218ns (60.244%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.261     6.726    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.561    12.753    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[3]/C
                         clock pessimism              0.291    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.016    12.874    Lab5_i/Debounce_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.464ns (41.326%)  route 2.079ns (58.674%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.121     6.587    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.562    12.754    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[4]/C
                         clock pessimism              0.269    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X41Y27         FDRE (Setup_fdre_C_CE)      -0.016    12.853    Lab5_i/Debounce_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.464ns (41.326%)  route 2.079ns (58.674%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.121     6.587    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.562    12.754    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[5]/C
                         clock pessimism              0.269    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X41Y27         FDRE (Setup_fdre_C_CE)      -0.016    12.853    Lab5_i/Debounce_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.464ns (41.326%)  route 2.079ns (58.674%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.121     6.587    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.562    12.754    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[6]/C
                         clock pessimism              0.269    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X41Y27         FDRE (Setup_fdre_C_CE)      -0.016    12.853    Lab5_i/Debounce_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.464ns (41.326%)  route 2.079ns (58.674%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.121     6.587    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.562    12.754    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[7]/C
                         clock pessimism              0.269    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X41Y27         FDRE (Setup_fdre_C_CE)      -0.016    12.853    Lab5_i/Debounce_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.464ns (43.150%)  route 1.929ns (56.850%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          0.971     6.437    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y28         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.564    12.756    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y28         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[10]/C
                         clock pessimism              0.269    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X41Y28         FDRE (Setup_fdre_C_CE)      -0.016    12.855    Lab5_i/Debounce_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.464ns (43.150%)  route 1.929ns (56.850%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.736     3.044    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  Lab5_i/Debounce_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.957     4.457    Lab5_i/Debounce_0/U0/counter_reg[2]
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  Lab5_i/Debounce_0/U0/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.581    Lab5_i/Debounce_0/U0/counter0_carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.114 r  Lab5_i/Debounce_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.114    Lab5_i/Debounce_0/U0/counter0_carry_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  Lab5_i/Debounce_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.231    Lab5_i/Debounce_0/U0/counter0_carry__0_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  Lab5_i/Debounce_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.348    Lab5_i/Debounce_0/U0/counter0_carry__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  Lab5_i/Debounce_0/U0/counter0_carry__2/CO[3]
                         net (fo=32, routed)          0.971     6.437    Lab5_i/Debounce_0/U0/sel
    SLICE_X41Y28         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          1.564    12.756    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y28         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[11]/C
                         clock pessimism              0.269    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X41Y28         FDRE (Setup_fdre_C_CE)      -0.016    12.855    Lab5_i/Debounce_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  6.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.583     0.924    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y29         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab5_i/Debounce_0/U0/counter_reg[15]/Q
                         net (fo=4, routed)           0.120     1.185    Lab5_i/Debounce_0/U0/counter_reg[15]
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.293 r  Lab5_i/Debounce_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.293    Lab5_i/Debounce_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X41Y29         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.850     1.220    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y29         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[15]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105     1.029    Lab5_i/Debounce_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.580     0.920    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  Lab5_i/Debounce_0/U0/counter_reg[3]/Q
                         net (fo=5, routed)           0.120     1.182    Lab5_i/Debounce_0/U0/counter_reg[3]
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.290 r  Lab5_i/Debounce_0/U0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.290    Lab5_i/Debounce_0/U0/counter_reg[0]_i_2_n_4
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.846     1.216    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y26         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[3]/C
                         clock pessimism             -0.295     0.921    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.105     1.026    Lab5_i/Debounce_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.582     0.923    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y28         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab5_i/Debounce_0/U0/counter_reg[11]/Q
                         net (fo=4, routed)           0.120     1.184    Lab5_i/Debounce_0/U0/counter_reg[11]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.292 r  Lab5_i/Debounce_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.292    Lab5_i/Debounce_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X41Y28         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.849     1.219    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y28         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[11]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105     1.028    Lab5_i/Debounce_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.584     0.924    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y30         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Lab5_i/Debounce_0/U0/counter_reg[19]/Q
                         net (fo=4, routed)           0.120     1.186    Lab5_i/Debounce_0/U0/counter_reg[19]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.294 r  Lab5_i/Debounce_0/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.294    Lab5_i/Debounce_0/U0/counter_reg[16]_i_1_n_4
    SLICE_X41Y30         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.851     1.221    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y30         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[19]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105     1.030    Lab5_i/Debounce_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.587     0.928    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y33         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  Lab5_i/Debounce_0/U0/counter_reg[31]/Q
                         net (fo=5, routed)           0.120     1.189    Lab5_i/Debounce_0/U0/counter_reg[31]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.297 r  Lab5_i/Debounce_0/U0/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.297    Lab5_i/Debounce_0/U0/counter_reg[28]_i_1_n_4
    SLICE_X41Y33         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.854     1.224    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y33         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[31]/C
                         clock pessimism             -0.296     0.928    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.105     1.033    Lab5_i/Debounce_0/U0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.582     0.923    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab5_i/Debounce_0/U0/counter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.184    Lab5_i/Debounce_0/U0/counter_reg[7]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.292 r  Lab5_i/Debounce_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.292    Lab5_i/Debounce_0/U0/counter_reg[4]_i_1_n_4
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.848     1.218    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[7]/C
                         clock pessimism             -0.295     0.923    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.105     1.028    Lab5_i/Debounce_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.585     0.925    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y31         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Lab5_i/Debounce_0/U0/counter_reg[23]/Q
                         net (fo=4, routed)           0.120     1.187    Lab5_i/Debounce_0/U0/counter_reg[23]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.295 r  Lab5_i/Debounce_0/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.295    Lab5_i/Debounce_0/U0/counter_reg[20]_i_1_n_4
    SLICE_X41Y31         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.852     1.222    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y31         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[23]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.031    Lab5_i/Debounce_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.586     0.927    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y32         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  Lab5_i/Debounce_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           0.120     1.188    Lab5_i/Debounce_0/U0/counter_reg[27]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  Lab5_i/Debounce_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.296    Lab5_i/Debounce_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X41Y32         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.853     1.223    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y32         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[27]/C
                         clock pessimism             -0.296     0.927    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.031    Lab5_i/Debounce_0/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.582     0.923    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab5_i/Debounce_0/U0/counter_reg[4]/Q
                         net (fo=4, routed)           0.115     1.179    Lab5_i/Debounce_0/U0/counter_reg[4]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.294 r  Lab5_i/Debounce_0/U0/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.294    Lab5_i/Debounce_0/U0/counter_reg[4]_i_1_n_7
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.848     1.218    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y27         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[4]/C
                         clock pessimism             -0.295     0.923    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.105     1.028    Lab5_i/Debounce_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Lab5_i/Debounce_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab5_i/Debounce_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.584     0.924    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y30         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Lab5_i/Debounce_0/U0/counter_reg[16]/Q
                         net (fo=4, routed)           0.117     1.183    Lab5_i/Debounce_0/U0/counter_reg[16]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.298 r  Lab5_i/Debounce_0/U0/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.298    Lab5_i/Debounce_0/U0/counter_reg[16]_i_1_n_7
    SLICE_X41Y30         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Lab5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=32, routed)          0.851     1.221    Lab5_i/Debounce_0/U0/clk_in
    SLICE_X41Y30         FDRE                                         r  Lab5_i/Debounce_0/U0/counter_reg[16]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105     1.030    Lab5_i/Debounce_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab5_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Lab5_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29   Lab5_i/Debounce_0/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29   Lab5_i/Debounce_0/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29   Lab5_i/Debounce_0/U0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y26   Lab5_i/Debounce_0/U0/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   Lab5_i/Debounce_0/U0/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   Lab5_i/Debounce_0/U0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Lab5_i/Debounce_0/U0/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Lab5_i/Debounce_0/U0/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Lab5_i/Debounce_0/U0/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31   Lab5_i/Debounce_0/U0/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   Lab5_i/Debounce_0/U0/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   Lab5_i/Debounce_0/U0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   Lab5_i/Debounce_0/U0/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   Lab5_i/Debounce_0/U0/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   Lab5_i/Debounce_0/U0/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y29   Lab5_i/Debounce_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y29   Lab5_i/Debounce_0/U0/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y29   Lab5_i/Debounce_0/U0/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   Lab5_i/Debounce_0/U0/counter_reg[19]/C



