* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Feb 4 2025 21:50:10

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U111_CYCLE_SM.TS_ENZ0
T_16_17_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_0
T_13_7_lc_trk_g0_5
T_13_7_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_0/in_3

End 

Net : U111_CYCLE_SM.N_69_0
T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_0/in_1

End 

Net : CLK40
T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_17_glb2local_3
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_7/in_0

T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_17_glb2local_3
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_6/in_3

T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_18_glb2local_3
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_0/in_1

T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_16_glb2local_0
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_1/in_3

T_16_33_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_3/clk

End 

Net : U111_CYCLE_SM.TS_EN_5
T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_0/in_0

End 

Net : U111_CYCLE_SM.CYCLE_STATEZ0Z_0
T_16_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_39
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_1/in_3

End 

Net : U111_CYCLE_SM.CYCLE_STATE_0_sqmuxa_cascade_
T_16_19_wire_logic_cluster/lc_0/ltout
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : U111_CYCLE_SM.CYCLE_STATEZ0Z_1
T_16_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g0_2
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

T_16_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_41
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_2/in_3

End 

Net : U111_CYCLE_SM.CYCLE_STATE_RNI14FL1Z0Z_0
T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_15_sp4_v_t_45
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_15_sp4_v_t_45
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_19_19_sp4_h_l_1
T_18_15_sp4_v_t_36
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_19_19_sp4_h_l_1
T_18_19_sp4_v_t_36
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_19_19_sp4_h_l_1
T_18_19_sp4_v_t_36
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_19_19_sp4_h_l_1
T_18_19_sp4_v_t_36
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_19_19_sp4_h_l_1
T_18_19_sp4_v_t_36
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_19_19_sp4_h_l_1
T_18_19_sp4_v_t_36
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_45
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_5/s_r

End 

Net : U111_CYCLE_SM.CYCLE_STATE_0_sqmuxa_0
T_16_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_16_19_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/cen

T_16_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_1/cen

T_16_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_1/cen

T_16_19_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

End 

Net : U111_CYCLE_SM.CYCLE_STATE_0_sqmuxa
T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_2/in_3

End 

Net : U111_CYCLE_SM.CYCLE_STATE_RNI14FL1Z0Z_0_cascade_
T_16_19_wire_logic_cluster/lc_1/ltout
T_16_19_wire_logic_cluster/lc_2/in_2

End 

Net : U111_CYCLE_SM.N_91_cascade_
T_16_18_wire_logic_cluster/lc_0/ltout
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : U111_CYCLE_SM.LW_CYCLE_0
T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_4/in_1

End 

Net : U111_CYCLE_SM.LW_CYCLEZ0
T_16_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_44
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_16_19_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_44
T_16_17_lc_trk_g2_1
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_44
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_4/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_14_sp4_v_t_45
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_22_sp4_v_t_36
T_16_25_lc_trk_g1_4
T_16_25_wire_logic_cluster/lc_4/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_22_sp4_v_t_36
T_16_25_lc_trk_g1_4
T_16_25_wire_logic_cluster/lc_2/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_4/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_22_sp4_v_t_36
T_16_26_lc_trk_g0_1
T_16_26_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_22_sp4_v_t_36
T_16_26_lc_trk_g0_1
T_16_26_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_lc_trk_g1_4
T_17_26_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_22_sp4_v_t_36
T_15_26_lc_trk_g1_1
T_15_26_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_lc_trk_g1_4
T_17_26_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_40
T_16_22_sp4_v_t_36
T_15_26_lc_trk_g1_1
T_15_26_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_lc_trk_g1_4
T_17_26_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_9_19_sp12_h_l_0
T_8_7_sp12_v_t_23
T_8_5_sp4_v_t_47
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_9_19_sp12_h_l_0
T_8_7_sp12_v_t_23
T_8_5_sp4_v_t_47
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_2/in_1

End 

Net : U111_CYCLE_SM.A_OUT_0
T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_0/in_3

End 

Net : U111_CYCLE_SM.A_OUTZ0
T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_12_17_sp12_h_l_0
T_11_5_sp12_v_t_23
T_11_7_sp4_v_t_43
T_8_7_sp4_h_l_0
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_6/in_3

End 

Net : U111_CYCLE_SM.LW_CYCLE_STARTZ0
T_16_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : U111_CYCLE_SM.A_OUT_0_sqmuxa_0_a3_0_cascade_
T_16_19_wire_logic_cluster/lc_3/ltout
T_16_19_wire_logic_cluster/lc_4/in_2

End 

Net : U111_CYCLE_SM.un3_LW_CYCLE_START_cascade_
T_16_17_wire_logic_cluster/lc_4/ltout
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : U111_CYCLE_SM.TA_ENZ0
T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_3/in_0

End 

Net : A_040_c_0
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_24
T_4_3_sp4_v_t_45
T_5_7_sp4_h_l_8
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_2/in_0

End 

Net : A_040_c_1
T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_12
T_5_7_sp12_h_l_0
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_6/in_0

End 

Net : A_AMIGA_c_0
T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_6_3_sp4_v_t_39
T_6_0_span4_vert_34
T_6_0_lc_trk_g1_2
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : A_AMIGA_c_1
T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_10_9_lc_trk_g3_6
T_10_9_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_13_7_lc_trk_g1_0
T_13_7_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_36
T_7_0_span4_vert_41
T_7_0_lc_trk_g0_1
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_9_7_sp4_h_l_5
T_12_7_sp4_v_t_40
T_12_9_lc_trk_g2_5
T_12_9_wire_logic_cluster/lc_0/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_13_7_sp4_h_l_9
T_16_7_sp4_v_t_39
T_15_8_lc_trk_g2_7
T_15_8_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_13_7_sp4_h_l_9
T_16_7_sp4_v_t_39
T_15_8_lc_trk_g2_7
T_15_8_wire_logic_cluster/lc_4/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_9_7_sp4_h_l_5
T_12_7_sp4_v_t_40
T_12_11_sp4_v_t_40
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_10_15_lc_trk_g1_6
T_10_15_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_10_15_sp4_v_t_39
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_4/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_11_11_sp4_h_l_6
T_14_11_sp4_v_t_43
T_14_12_lc_trk_g2_3
T_14_12_wire_logic_cluster/lc_6/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_13_7_sp4_h_l_9
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_40
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_6/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_13_7_sp4_h_l_9
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_40
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_10_15_sp4_v_t_39
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_9_7_sp4_h_l_5
T_12_7_sp4_v_t_40
T_12_11_sp4_v_t_40
T_12_15_sp4_v_t_36
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_9_7_sp4_h_l_5
T_12_7_sp4_v_t_40
T_12_11_sp4_v_t_40
T_12_15_sp4_v_t_36
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_11_11_sp4_h_l_6
T_14_11_sp4_v_t_43
T_14_15_sp4_v_t_43
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_9_7_sp4_h_l_5
T_12_7_sp4_v_t_40
T_12_11_sp4_v_t_40
T_12_15_sp4_v_t_36
T_12_19_sp4_v_t_41
T_11_21_lc_trk_g0_4
T_11_21_input_2_6
T_11_21_wire_logic_cluster/lc_6/in_2

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_9_7_sp4_h_l_5
T_12_7_sp4_v_t_40
T_12_11_sp4_v_t_40
T_12_15_sp4_v_t_36
T_12_19_sp4_v_t_41
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_11_11_sp4_h_l_6
T_14_11_sp4_v_t_43
T_14_15_sp4_v_t_43
T_14_19_sp4_v_t_43
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_5_7_sp12_v_t_23
T_6_19_sp12_h_l_0
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_1/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_1_sp12_v_t_23
T_7_13_sp12_v_t_23
T_8_25_sp12_h_l_0
T_10_25_lc_trk_g1_7
T_10_25_wire_logic_cluster/lc_2/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_10_15_sp4_v_t_39
T_10_19_sp4_v_t_47
T_10_23_sp4_v_t_43
T_10_26_lc_trk_g1_3
T_10_26_input_2_0
T_10_26_wire_logic_cluster/lc_0/in_2

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_10_15_sp4_v_t_39
T_10_19_sp4_v_t_47
T_10_23_sp4_v_t_43
T_10_26_lc_trk_g1_3
T_10_26_wire_logic_cluster/lc_7/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_13_7_sp4_h_l_9
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_36
T_16_19_sp4_v_t_36
T_15_22_lc_trk_g2_4
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_9_7_sp4_h_l_5
T_12_7_sp4_v_t_40
T_12_11_sp4_v_t_40
T_12_15_sp4_v_t_36
T_12_19_sp4_v_t_41
T_12_23_sp4_v_t_41
T_11_26_lc_trk_g3_1
T_11_26_wire_logic_cluster/lc_1/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_11_11_sp4_h_l_6
T_14_11_sp4_v_t_43
T_14_15_sp4_v_t_43
T_14_19_sp4_v_t_43
T_14_23_sp4_v_t_43
T_13_24_lc_trk_g3_3
T_13_24_input_2_2
T_13_24_wire_logic_cluster/lc_2/in_2

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_9_7_sp4_h_l_5
T_12_7_sp4_v_t_40
T_12_11_sp4_v_t_40
T_12_15_sp4_v_t_36
T_12_19_sp4_v_t_41
T_12_23_sp4_v_t_41
T_12_26_lc_trk_g0_1
T_12_26_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_11_11_sp4_h_l_6
T_14_11_sp4_v_t_43
T_14_15_sp4_v_t_43
T_14_19_sp4_v_t_43
T_14_23_sp4_v_t_43
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_11_11_sp4_h_l_6
T_14_11_sp4_v_t_43
T_14_15_sp4_v_t_43
T_14_19_sp4_v_t_43
T_14_23_sp4_v_t_43
T_13_26_lc_trk_g3_3
T_13_26_wire_logic_cluster/lc_0/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_1_sp12_v_t_23
T_7_13_sp12_v_t_23
T_8_25_sp12_h_l_0
T_15_25_lc_trk_g1_0
T_15_25_wire_logic_cluster/lc_3/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_1_sp12_v_t_23
T_7_13_sp12_v_t_23
T_8_25_sp12_h_l_0
T_15_25_lc_trk_g1_0
T_15_25_wire_logic_cluster/lc_4/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_13_7_sp4_h_l_9
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_36
T_16_19_sp4_v_t_36
T_16_23_sp4_v_t_44
T_15_26_lc_trk_g3_4
T_15_26_wire_logic_cluster/lc_4/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_sp12_h_l_0
T_13_7_sp4_h_l_9
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_36
T_16_19_sp4_v_t_36
T_16_23_sp4_v_t_44
T_15_26_lc_trk_g3_4
T_15_26_wire_logic_cluster/lc_1/in_0

End 

Net : CLK80
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_21_glb2local_1
T_16_21_lc_trk_g0_5
T_16_21_wire_logic_cluster/lc_1/in_0

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_15_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_7
T_18_22_sp4_v_t_42
T_18_26_sp4_v_t_47
T_18_30_sp4_v_t_43
T_18_33_span4_horz_r_3
T_20_33_lc_trk_g0_3
T_16_33_wire_pll/RESET

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_7
T_18_22_sp4_v_t_42
T_18_26_sp4_v_t_47
T_18_30_sp4_v_t_43
T_18_33_span4_horz_r_3
T_20_33_lc_trk_g0_3
T_20_33_wire_io_cluster/io_1/D_OUT_0

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_7
T_18_22_sp4_v_t_42
T_18_26_sp4_v_t_47
T_18_30_sp4_v_t_43
T_14_33_span4_horz_r_3
T_10_33_span4_horz_r_3
T_6_33_span4_horz_r_3
T_8_33_lc_trk_g0_3
T_8_33_wire_io_cluster/io_1/D_OUT_0

T_15_22_wire_logic_cluster/lc_1/out
T_15_19_sp12_v_t_22
T_16_31_sp12_h_l_1
T_26_31_sp4_h_l_10
T_29_27_sp4_v_t_41
T_30_27_sp4_h_l_4
T_33_27_lc_trk_g0_1
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LL_040_in_0
T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_15_1_sp12_h_l_0
T_3_1_sp12_h_l_0
T_4_1_sp4_h_l_3
T_0_1_span4_horz_19
T_0_1_span4_vert_t_15
T_0_4_lc_trk_g0_7
T_0_4_wire_io_cluster/io_1/D_OUT_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_11_1_sp12_h_l_0
T_10_1_sp12_v_t_23
T_10_13_sp12_v_t_23
T_10_15_lc_trk_g2_4
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : D_LL_040_in_1
T_33_2_wire_io_cluster/io_0/D_IN_0
T_29_2_sp12_h_l_0
T_17_2_sp12_h_l_0
T_5_2_sp12_h_l_0
T_4_2_sp12_v_t_23
T_4_2_sp4_v_t_45
T_0_6_span4_horz_1
T_0_6_lc_trk_g0_1
T_0_6_wire_io_cluster/io_1/D_OUT_0

T_33_2_wire_io_cluster/io_0/D_IN_0
T_25_2_sp12_h_l_0
T_13_2_sp12_h_l_0
T_12_2_sp12_v_t_23
T_12_14_sp12_v_t_23
T_12_18_sp4_v_t_41
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_6/in_0

End 

Net : D_LL_040_in_2
T_33_3_wire_io_cluster/io_1/D_IN_0
T_27_3_sp12_h_l_0
T_26_3_sp12_v_t_23
T_15_15_sp12_h_l_0
T_14_15_sp4_h_l_1
T_13_15_sp4_v_t_36
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_1/in_3

T_33_3_wire_io_cluster/io_1/D_IN_0
T_27_3_sp12_h_l_0
T_15_3_sp12_h_l_0
T_3_3_sp12_h_l_0
T_4_3_sp4_h_l_3
T_0_3_span4_horz_19
T_0_3_span4_vert_t_15
T_0_5_lc_trk_g0_3
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LL_040_in_3
T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_17_1_sp12_h_l_0
T_5_1_sp12_h_l_0
T_4_1_sp12_v_t_23
T_4_1_sp4_v_t_45
T_0_5_span4_horz_1
T_0_5_lc_trk_g1_1
T_0_5_wire_io_cluster/io_0/D_OUT_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_28_1_sp12_v_t_23
T_28_13_sp12_v_t_23
T_17_25_sp12_h_l_0
T_16_25_sp4_h_l_1
T_15_21_sp4_v_t_36
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_1/in_1

End 

Net : D_LL_040_in_4
T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_15_2_sp12_h_l_0
T_3_2_sp12_h_l_0
T_4_2_sp4_h_l_3
T_3_2_sp4_v_t_44
T_0_6_span4_horz_20
T_0_6_lc_trk_g0_4
T_0_6_wire_io_cluster/io_0/D_OUT_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_11_2_sp12_h_l_0
T_10_2_sp12_v_t_23
T_10_14_sp12_v_t_23
T_10_25_lc_trk_g2_3
T_10_25_wire_logic_cluster/lc_2/in_3

End 

Net : D_LL_040_in_5
T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_17_4_sp12_h_l_0
T_5_4_sp12_h_l_0
T_4_4_sp12_v_t_23
T_4_4_sp4_v_t_45
T_0_8_span4_horz_1
T_0_8_span4_vert_t_12
T_0_11_lc_trk_g1_4
T_0_11_wire_io_cluster/io_1/D_OUT_0

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_17_4_sp12_h_l_0
T_16_4_sp12_v_t_23
T_16_16_sp12_v_t_23
T_16_22_sp4_v_t_39
T_15_26_lc_trk_g1_2
T_15_26_input_2_1
T_15_26_wire_logic_cluster/lc_1/in_2

End 

Net : D_LL_040_in_6
T_33_4_wire_io_cluster/io_1/D_IN_0
T_23_4_sp12_h_l_0
T_11_4_sp12_h_l_0
T_10_4_sp12_v_t_23
T_10_16_sp12_v_t_23
T_10_18_lc_trk_g3_4
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_15_4_sp12_h_l_0
T_3_4_sp12_h_l_0
T_4_4_sp4_h_l_3
T_0_4_span4_horz_19
T_0_4_span4_vert_t_15
T_0_8_span4_vert_t_15
T_0_11_lc_trk_g1_7
T_0_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LL_040_in_7
T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_23_sp4_v_t_39
T_15_25_lc_trk_g0_2
T_15_25_wire_logic_cluster/lc_3/in_3

T_33_5_wire_io_cluster/io_0/D_IN_0
T_29_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_5_5_sp12_h_l_0
T_4_5_sp12_v_t_23
T_4_5_sp4_v_t_45
T_0_9_span4_horz_1
T_0_9_span4_vert_t_12
T_0_12_lc_trk_g0_4
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LL_AMIGA_in_0
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_6_4_sp4_h_l_9
T_10_4_sp4_h_l_9
T_13_4_sp4_v_t_44
T_13_7_lc_trk_g0_4
T_13_7_wire_logic_cluster/lc_1/in_3

End 

Net : D_LL_AMIGA_in_1
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_12_6_sp4_h_l_7
T_15_6_sp4_v_t_42
T_15_8_lc_trk_g3_7
T_15_8_wire_logic_cluster/lc_5/in_3

End 

Net : D_LL_AMIGA_in_2
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_10_5_sp12_v_t_23
T_10_9_lc_trk_g2_0
T_10_9_wire_logic_cluster/lc_5/in_3

End 

Net : D_LL_AMIGA_in_3
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_8_5_sp4_h_l_9
T_12_5_sp4_h_l_5
T_15_5_sp4_v_t_47
T_15_8_lc_trk_g0_7
T_15_8_wire_logic_cluster/lc_4/in_1

End 

Net : D_LL_AMIGA_in_4
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_12_6_sp12_v_t_23
T_12_9_lc_trk_g3_3
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

End 

Net : D_LL_AMIGA_in_5
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_7_11_sp12_h_l_0
T_12_11_sp4_h_l_7
T_15_11_sp4_v_t_37
T_15_12_lc_trk_g3_5
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

End 

Net : D_LL_AMIGA_in_6
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_0
T_8_11_sp4_h_l_9
T_12_11_sp4_h_l_5
T_15_11_sp4_v_t_47
T_14_12_lc_trk_g3_7
T_14_12_input_2_6
T_14_12_wire_logic_cluster/lc_6/in_2

End 

Net : D_LL_AMIGA_in_7
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_0
T_8_12_sp4_h_l_9
T_11_12_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_5/in_0

End 

Net : D_LM_040_in_0
T_33_5_wire_io_cluster/io_1/D_IN_0
T_31_5_sp12_h_l_0
T_19_5_sp12_h_l_0
T_18_5_sp12_v_t_23
T_18_17_sp12_v_t_23
T_18_21_sp4_v_t_41
T_15_25_sp4_h_l_9
T_15_25_lc_trk_g0_4
T_15_25_input_2_4
T_15_25_wire_logic_cluster/lc_4/in_2

T_33_5_wire_io_cluster/io_1/D_IN_0
T_27_5_sp12_h_l_0
T_15_5_sp12_h_l_0
T_3_5_sp12_h_l_0
T_4_5_sp4_h_l_3
T_0_5_span4_horz_19
T_0_5_span4_vert_t_15
T_0_9_span4_vert_t_15
T_0_12_lc_trk_g0_7
T_0_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LM_040_in_1
T_33_6_wire_io_cluster/io_0/D_IN_0
T_29_6_sp12_h_l_0
T_17_6_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_18_sp12_v_t_23
T_16_20_sp4_v_t_43
T_13_24_sp4_h_l_11
T_13_24_lc_trk_g1_6
T_13_24_wire_logic_cluster/lc_2/in_3

T_33_6_wire_io_cluster/io_0/D_IN_0
T_29_6_sp12_h_l_0
T_17_6_sp12_h_l_0
T_5_6_sp12_h_l_0
T_4_6_sp12_v_t_23
T_4_12_sp4_v_t_39
T_0_16_span4_horz_7
T_0_16_lc_trk_g1_7
T_0_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_040_in_2
T_33_6_wire_io_cluster/io_1/D_IN_0
T_27_6_sp12_h_l_0
T_15_6_sp12_h_l_0
T_14_6_sp12_v_t_23
T_14_18_sp12_v_t_23
T_14_22_sp4_v_t_41
T_13_26_lc_trk_g1_4
T_13_26_wire_logic_cluster/lc_0/in_3

T_33_6_wire_io_cluster/io_1/D_IN_0
T_23_6_sp12_h_l_0
T_11_6_sp12_h_l_0
T_10_6_sp12_v_t_23
T_0_18_span12_horz_4
T_0_18_lc_trk_g0_4
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_040_in_3
T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_11_10_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_22_sp12_v_t_23
T_10_26_lc_trk_g3_0
T_10_26_wire_logic_cluster/lc_0/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_15_10_sp12_h_l_0
T_3_10_sp12_h_l_0
T_4_10_sp4_h_l_3
T_0_10_span4_horz_19
T_0_10_span4_vert_t_15
T_0_14_span4_vert_t_15
T_0_17_lc_trk_g0_7
T_0_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LM_040_in_4
T_33_14_wire_io_cluster/io_1/D_IN_0
T_23_14_sp12_h_l_0
T_22_14_sp12_v_t_23
T_11_26_sp12_h_l_0
T_12_26_lc_trk_g0_4
T_12_26_wire_logic_cluster/lc_1/in_3

T_33_14_wire_io_cluster/io_1/D_IN_0
T_27_14_sp12_h_l_0
T_15_14_sp12_h_l_0
T_3_14_sp12_h_l_0
T_2_14_sp12_v_t_23
T_2_16_sp4_v_t_43
T_0_20_span4_horz_35
T_0_20_lc_trk_g1_3
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_040_in_5
T_33_15_wire_io_cluster/io_1/D_IN_0
T_27_15_sp12_h_l_0
T_26_15_sp12_v_t_23
T_15_27_sp12_h_l_0
T_16_27_sp4_h_l_3
T_15_23_sp4_v_t_45
T_15_26_lc_trk_g1_5
T_15_26_input_2_4
T_15_26_wire_logic_cluster/lc_4/in_2

T_33_15_wire_io_cluster/io_1/D_IN_0
T_23_15_sp12_h_l_0
T_11_15_sp12_h_l_0
T_0_15_span12_horz_4
T_4_15_sp4_h_l_7
T_3_15_sp4_v_t_36
T_0_19_span4_horz_19
T_0_19_span4_vert_t_15
T_0_22_lc_trk_g1_7
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_040_in_6
T_33_21_wire_io_cluster/io_1/D_IN_0
T_23_21_sp12_h_l_0
T_11_21_sp12_h_l_0
T_10_21_sp12_v_t_23
T_10_26_lc_trk_g2_7
T_10_26_wire_logic_cluster/lc_7/in_0

T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_3_21_sp12_h_l_0
T_4_21_sp4_h_l_3
T_3_21_sp4_v_t_44
T_0_25_span4_horz_20
T_0_25_lc_trk_g1_4
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : D_LM_040_in_7
T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_11_23_sp12_h_l_0
T_12_23_sp4_h_l_3
T_11_23_sp4_v_t_38
T_11_26_lc_trk_g1_6
T_11_26_input_2_1
T_11_26_wire_logic_cluster/lc_1/in_2

T_33_23_wire_io_cluster/io_1/D_IN_0
T_27_23_sp12_h_l_0
T_15_23_sp12_h_l_0
T_3_23_sp12_h_l_0
T_4_23_sp4_h_l_3
T_0_23_span4_horz_19
T_0_23_span4_vert_t_15
T_0_25_lc_trk_g1_3
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_LM_AMIGA_in_0
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_6/in_1

End 

Net : D_LM_AMIGA_in_1
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_lc_trk_g0_4
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

End 

Net : D_LM_AMIGA_in_2
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_16
T_5_18_sp12_h_l_0
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : D_LM_AMIGA_in_3
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_20
T_3_17_sp12_h_l_0
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : D_LM_AMIGA_in_4
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_5_20_sp12_h_l_0
T_12_20_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_1/in_0

End 

Net : D_LM_AMIGA_in_5
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_2/in_0

End 

Net : D_LM_AMIGA_in_6
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_20
T_3_25_sp12_h_l_0
T_14_13_sp12_v_t_23
T_14_19_sp4_v_t_39
T_13_20_lc_trk_g2_7
T_13_20_wire_logic_cluster/lc_5/in_0

End 

Net : D_LM_AMIGA_in_7
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_8_25_sp4_h_l_9
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_38
T_15_22_lc_trk_g3_6
T_15_22_wire_logic_cluster/lc_4/in_3

End 

Net : D_UM_040_in_0
T_33_15_wire_io_cluster/io_0/D_IN_0
T_33_15_span12_horz_0
T_21_15_sp12_h_l_0
T_9_15_sp12_h_l_0
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_2/in_0

End 

Net : D_UM_040_in_1
T_33_29_wire_io_cluster/io_1/D_IN_0
T_27_29_sp12_h_l_0
T_15_29_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_21_sp4_v_t_41
T_11_21_sp4_h_l_10
T_11_21_lc_trk_g0_7
T_11_21_wire_logic_cluster/lc_6/in_3

End 

Net : D_UM_040_in_2
T_33_16_wire_io_cluster/io_0/D_IN_0
T_25_16_sp12_h_l_0
T_13_16_sp12_h_l_0
T_12_16_lc_trk_g1_0
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : D_UM_040_in_3
T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_19_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_24_sp4_v_t_39
T_15_24_sp4_h_l_8
T_14_24_lc_trk_g1_0
T_14_24_input_2_1
T_14_24_wire_logic_cluster/lc_1/in_2

End 

Net : D_UM_040_in_4
T_31_33_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_v_t_23
T_20_27_sp12_h_l_0
T_8_27_sp12_h_l_0
T_11_27_sp4_h_l_5
T_10_23_sp4_v_t_47
T_10_25_lc_trk_g2_2
T_10_25_input_2_2
T_10_25_wire_logic_cluster/lc_2/in_2

End 

Net : D_UM_040_in_5
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_19_29_sp12_h_l_0
T_20_29_sp4_h_l_3
T_16_29_sp4_h_l_11
T_15_25_sp4_v_t_46
T_15_26_lc_trk_g2_6
T_15_26_wire_logic_cluster/lc_1/in_3

End 

Net : D_UM_040_in_6
T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_10_7_sp12_v_t_23
T_10_18_lc_trk_g3_3
T_10_18_wire_logic_cluster/lc_3/in_1

End 

Net : D_UM_040_in_7
T_33_30_wire_io_cluster/io_0/D_IN_0
T_29_30_sp12_h_l_0
T_17_30_sp12_h_l_0
T_16_30_sp4_h_l_1
T_15_26_sp4_v_t_36
T_15_22_sp4_v_t_41
T_15_25_lc_trk_g0_1
T_15_25_input_2_3
T_15_25_wire_logic_cluster/lc_3/in_2

End 

Net : D_UM_AMIGA_in_0
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_7/in_3

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_12_18_sp4_h_l_7
T_15_14_sp4_v_t_36
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_3

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_10_18_sp4_h_l_5
T_13_14_sp4_v_t_46
T_13_10_sp4_v_t_39
T_13_6_sp4_v_t_39
T_13_7_lc_trk_g2_7
T_13_7_input_2_1
T_13_7_wire_logic_cluster/lc_1/in_2

End 

Net : D_UM_AMIGA_in_1
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_12
T_7_22_sp12_h_l_0
T_14_22_sp4_h_l_9
T_17_18_sp4_v_t_38
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_3/in_3

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_12
T_7_22_sp12_h_l_0
T_14_22_sp4_h_l_9
T_17_18_sp4_v_t_38
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_4/in_0

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_12
T_6_10_sp12_v_t_23
T_7_10_sp12_h_l_0
T_12_10_sp4_h_l_7
T_15_6_sp4_v_t_36
T_15_8_lc_trk_g2_1
T_15_8_input_2_5
T_15_8_wire_logic_cluster/lc_5/in_2

End 

Net : D_UM_AMIGA_in_2
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_7_20_sp12_h_l_0
T_14_20_sp4_h_l_9
T_17_16_sp4_v_t_44
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_3/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_7_20_sp12_h_l_0
T_14_20_sp4_h_l_9
T_17_16_sp4_v_t_44
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_10_8_sp12_v_t_23
T_10_9_lc_trk_g2_7
T_10_9_input_2_5
T_10_9_wire_logic_cluster/lc_5/in_2

End 

Net : D_UM_AMIGA_in_3
T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_7_27_sp12_h_l_0
T_14_27_sp4_h_l_9
T_17_23_sp4_v_t_38
T_17_19_sp4_v_t_46
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_3/in_0

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_7_27_sp12_h_l_0
T_14_27_sp4_h_l_9
T_17_23_sp4_v_t_38
T_17_19_sp4_v_t_46
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_0/in_3

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_6_15_sp12_v_t_23
T_7_15_sp12_h_l_0
T_12_15_sp4_h_l_7
T_15_11_sp4_v_t_42
T_15_7_sp4_v_t_42
T_15_8_lc_trk_g2_2
T_15_8_input_2_4
T_15_8_wire_logic_cluster/lc_4/in_2

End 

Net : D_UM_AMIGA_in_4
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_7_28_sp12_h_l_0
T_14_28_sp4_h_l_9
T_17_24_sp4_v_t_44
T_16_25_lc_trk_g3_4
T_16_25_wire_logic_cluster/lc_4/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_7_28_sp12_h_l_0
T_14_28_sp4_h_l_9
T_17_24_sp4_v_t_44
T_17_20_sp4_v_t_37
T_14_20_sp4_h_l_0
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_1/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_12
T_7_28_sp12_h_l_0
T_14_28_sp4_h_l_9
T_17_24_sp4_v_t_44
T_17_20_sp4_v_t_37
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_13_12_sp4_v_t_36
T_13_8_sp4_v_t_44
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_0/in_1

End 

Net : D_UM_AMIGA_in_5
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_17_25_sp12_v_t_23
T_17_26_lc_trk_g3_7
T_17_26_wire_logic_cluster/lc_0/in_0

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_29_sp12_v_t_23
T_6_29_sp12_h_l_0
T_17_17_sp12_v_t_23
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_0/in_0

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_5_13_sp12_v_t_23
T_6_13_sp12_h_l_0
T_13_13_sp4_h_l_9
T_16_9_sp4_v_t_44
T_15_12_lc_trk_g3_4
T_15_12_wire_logic_cluster/lc_2/in_1

End 

Net : D_UM_AMIGA_in_6
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_8
T_8_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_4/in_0

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_8
T_8_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_3/in_0

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_8
T_8_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_15_14_sp4_v_t_46
T_15_10_sp4_v_t_46
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_6/in_0

End 

Net : D_UM_AMIGA_in_7
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_8
T_9_28_sp12_h_l_0
T_14_28_sp4_h_l_7
T_17_24_sp4_v_t_36
T_16_25_lc_trk_g2_4
T_16_25_wire_logic_cluster/lc_2/in_0

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_8
T_9_28_sp12_h_l_0
T_14_28_sp4_h_l_7
T_17_24_sp4_v_t_36
T_17_20_sp4_v_t_44
T_17_16_sp4_v_t_37
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_5/in_0

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_0
T_12_16_sp12_v_t_23
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_46
T_11_13_lc_trk_g3_6
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

End 

Net : D_UU_040_in_0
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_17_31_sp12_h_l_0
T_16_19_sp12_v_t_23
T_16_23_sp4_v_t_41
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_4/in_1

End 

Net : D_UU_040_in_1
T_33_31_wire_io_cluster/io_0/D_IN_0
T_25_31_sp12_h_l_0
T_13_31_sp12_h_l_0
T_14_31_sp4_h_l_3
T_13_27_sp4_v_t_38
T_13_23_sp4_v_t_46
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_2/in_1

End 

Net : D_UU_040_in_2
T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_29_sp4_h_l_1
T_14_25_sp4_v_t_36
T_13_26_lc_trk_g2_4
T_13_26_input_2_0
T_13_26_wire_logic_cluster/lc_0/in_2

End 

Net : D_UU_040_in_3
T_31_33_wire_io_cluster/io_0/D_IN_0
T_31_29_sp12_v_t_23
T_20_29_sp12_h_l_0
T_19_29_sp4_h_l_1
T_15_29_sp4_h_l_4
T_11_29_sp4_h_l_7
T_10_25_sp4_v_t_37
T_10_26_lc_trk_g2_5
T_10_26_wire_logic_cluster/lc_0/in_1

End 

Net : D_UU_040_in_4
T_26_33_wire_io_cluster/io_1/D_IN_0
T_26_31_sp12_v_t_23
T_15_31_sp12_h_l_0
T_14_31_sp4_h_l_1
T_13_27_sp4_v_t_43
T_13_23_sp4_v_t_39
T_12_26_lc_trk_g2_7
T_12_26_input_2_1
T_12_26_wire_logic_cluster/lc_1/in_2

End 

Net : D_UU_040_in_5
T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_27_sp12_v_t_23
T_19_27_sp12_h_l_0
T_20_27_sp4_h_l_3
T_16_27_sp4_h_l_6
T_15_23_sp4_v_t_43
T_15_26_lc_trk_g0_3
T_15_26_wire_logic_cluster/lc_4/in_1

End 

Net : D_UU_040_in_6
T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_6_27_sp12_h_l_0
T_11_27_sp4_h_l_7
T_10_23_sp4_v_t_37
T_10_26_lc_trk_g0_5
T_10_26_input_2_7
T_10_26_wire_logic_cluster/lc_7/in_2

End 

Net : D_UU_040_in_7
T_29_33_wire_io_cluster/io_0/D_IN_0
T_29_29_sp12_v_t_23
T_18_29_sp12_h_l_0
T_17_29_sp4_h_l_1
T_13_29_sp4_h_l_1
T_12_25_sp4_v_t_36
T_11_26_lc_trk_g2_4
T_11_26_wire_logic_cluster/lc_1/in_1

End 

Net : D_UU_AMIGA_in_0
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_31_sp12_v_t_23
T_7_31_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_23_sp4_v_t_41
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_1/in_3

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_31_sp12_v_t_23
T_7_31_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_23_sp4_v_t_41
T_18_19_sp4_v_t_41
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_7/in_3

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_31_sp12_v_t_23
T_6_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_12_19_sp4_h_l_7
T_15_15_sp4_v_t_36
T_15_11_sp4_v_t_44
T_15_12_lc_trk_g2_4
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

End 

Net : D_UU_AMIGA_in_1
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_8
T_9_27_sp12_h_l_0
T_14_27_sp4_h_l_7
T_17_23_sp4_v_t_42
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_4/in_0

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_8
T_9_27_sp12_h_l_0
T_8_27_sp4_h_l_1
T_11_23_sp4_v_t_36
T_11_19_sp4_v_t_44
T_11_15_sp4_v_t_44
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_4/in_1

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_8
T_9_27_sp12_h_l_0
T_14_27_sp4_h_l_7
T_17_23_sp4_v_t_42
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_1/in_0

End 

Net : D_UU_AMIGA_in_2
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_29_sp12_v_t_23
T_7_29_sp12_h_l_0
T_12_29_sp4_h_l_7
T_15_25_sp4_v_t_36
T_15_26_lc_trk_g2_4
T_15_26_wire_logic_cluster/lc_7/in_1

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_29_sp12_v_t_23
T_7_29_sp12_h_l_0
T_10_29_sp4_h_l_5
T_13_25_sp4_v_t_46
T_13_21_sp4_v_t_39
T_13_17_sp4_v_t_40
T_13_18_lc_trk_g3_0
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_29_sp12_v_t_23
T_7_29_sp12_h_l_0
T_12_29_sp4_h_l_7
T_15_25_sp4_v_t_36
T_15_21_sp4_v_t_41
T_15_17_sp4_v_t_37
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_2/in_0

End 

Net : D_UU_AMIGA_in_3
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_4_27_sp12_h_l_0
T_13_27_sp4_h_l_11
T_16_23_sp4_v_t_40
T_16_26_lc_trk_g0_0
T_16_26_wire_logic_cluster/lc_4/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_4_27_sp12_h_l_0
T_13_27_sp4_h_l_11
T_12_23_sp4_v_t_46
T_12_19_sp4_v_t_39
T_12_15_sp4_v_t_40
T_12_17_lc_trk_g2_5
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_4_27_sp12_h_l_0
T_13_27_sp4_h_l_11
T_16_23_sp4_v_t_40
T_16_19_sp4_v_t_40
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_3/in_0

End 

Net : D_UU_AMIGA_in_4
T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_29_sp12_v_t_23
T_8_29_sp12_h_l_0
T_15_29_sp4_h_l_9
T_18_25_sp4_v_t_38
T_17_26_lc_trk_g2_6
T_17_26_wire_logic_cluster/lc_3/in_3

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_8_21_sp12_h_l_0
T_13_21_sp4_h_l_7
T_16_17_sp4_v_t_42
T_15_19_lc_trk_g0_7
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_8_21_sp12_h_l_0
T_15_21_sp4_h_l_9
T_18_17_sp4_v_t_44
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_3/in_0

End 

Net : D_UU_AMIGA_in_5
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_6_30_sp4_h_l_9
T_10_30_sp4_h_l_9
T_13_26_sp4_v_t_38
T_14_26_sp4_h_l_3
T_16_26_lc_trk_g2_6
T_16_26_wire_logic_cluster/lc_1/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_6_30_sp4_h_l_9
T_10_30_sp4_h_l_9
T_13_26_sp4_v_t_38
T_13_22_sp4_v_t_38
T_13_18_sp4_v_t_38
T_12_21_lc_trk_g2_6
T_12_21_input_2_2
T_12_21_wire_logic_cluster/lc_2/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_6_30_sp4_h_l_9
T_10_30_sp4_h_l_9
T_13_26_sp4_v_t_38
T_14_26_sp4_h_l_3
T_17_22_sp4_v_t_44
T_17_18_sp4_v_t_44
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_6/in_3

End 

Net : D_UU_AMIGA_in_6
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_5_27_sp12_h_l_0
T_12_27_sp4_h_l_9
T_15_23_sp4_v_t_38
T_15_26_lc_trk_g0_6
T_15_26_wire_logic_cluster/lc_5/in_1

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_5_27_sp12_h_l_0
T_10_27_sp4_h_l_7
T_13_23_sp4_v_t_36
T_13_19_sp4_v_t_44
T_13_20_lc_trk_g3_4
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_5_27_sp12_h_l_0
T_12_27_sp4_h_l_9
T_15_23_sp4_v_t_38
T_15_19_sp4_v_t_43
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_4/in_0

End 

Net : D_UU_AMIGA_in_7
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_sp4_h_l_11
T_17_25_sp4_v_t_41
T_17_26_lc_trk_g3_1
T_17_26_wire_logic_cluster/lc_7/in_3

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_8_25_sp4_h_l_5
T_12_25_sp4_h_l_8
T_15_21_sp4_v_t_39
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_4/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_sp4_h_l_11
T_17_21_sp4_v_t_40
T_17_17_sp4_v_t_40
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : GB_BUFFER_CLK40_THRU_CO
T_16_16_wire_logic_cluster/lc_1/out
T_12_16_sp12_h_l_1
T_0_16_span12_horz_2
T_0_16_lc_trk_g1_2
T_0_16_wire_io_cluster/io_1/D_OUT_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_5_sp12_v_t_22
T_16_0_span12_vert_9
T_16_0_lc_trk_g0_1
T_16_0_wire_io_cluster/io_1/D_OUT_0

T_16_16_wire_logic_cluster/lc_1/out
T_12_16_sp12_h_l_1
T_24_16_sp12_h_l_1
T_33_16_lc_trk_g1_2
T_33_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : GB_BUFFER_CLK80_THRU_CO
T_16_21_wire_logic_cluster/lc_1/out
T_16_18_sp12_v_t_22
T_17_18_sp12_h_l_1
T_27_18_sp4_h_l_10
T_31_18_sp4_h_l_1
T_33_14_span4_vert_t_12
T_33_17_lc_trk_g0_4
T_33_17_wire_io_cluster/io_0/D_OUT_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_10_sp12_v_t_22
T_16_0_span12_vert_18
T_16_3_sp4_v_t_40
T_16_0_span4_vert_25
T_16_0_span4_horz_r_0
T_17_0_lc_trk_g0_4
T_17_0_wire_io_cluster/io_0/D_OUT_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_10_sp12_v_t_22
T_16_0_span12_vert_18
T_16_3_sp4_v_t_40
T_16_0_span4_vert_25
T_16_0_span4_horz_r_0
T_20_0_span4_horz_r_0
T_24_0_span4_vert_25
T_24_0_lc_trk_g1_1
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : PORTSIZE_c
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span12_vert_8
T_8_5_sp12_v_t_23
T_9_17_sp12_h_l_0
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_3/in_1

T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span12_vert_8
T_8_5_sp12_v_t_23
T_9_17_sp12_h_l_0
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_4/in_0

End 

Net : RESETn_c
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_10_4_sp4_h_l_11
T_13_4_sp4_v_t_41
T_13_7_lc_trk_g0_1
T_13_7_wire_logic_cluster/lc_2/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_9_16_sp12_h_l_0
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_9_16_sp12_h_l_0
T_12_16_sp4_h_l_5
T_15_16_sp4_v_t_40
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_0/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_14_sp4_h_l_8
T_16_14_sp4_v_t_36
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_5/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_14_sp4_h_l_8
T_16_14_sp4_v_t_36
T_16_17_lc_trk_g0_4
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_14_sp4_h_l_8
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_1/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_14_sp4_h_l_8
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_2/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_14_sp4_h_l_8
T_16_14_sp4_v_t_36
T_16_18_sp4_v_t_36
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_1/in_0

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_14_sp4_h_l_8
T_16_14_sp4_v_t_36
T_16_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_4/in_0

End 

Net : RnW_c
T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_33_21_lc_trk_g0_0
T_33_21_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_18_span4_vert_t_12
T_33_19_lc_trk_g0_4
T_33_19_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_20_span4_vert_t_12
T_33_23_lc_trk_g0_4
T_33_23_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_16_lc_trk_g1_4
T_33_16_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_15_lc_trk_g0_1
T_33_15_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_15_lc_trk_g1_1
T_33_15_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_14_lc_trk_g0_4
T_33_14_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_33_29_lc_trk_g0_0
T_33_29_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_33_30_lc_trk_g1_4
T_33_30_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_33_30_lc_trk_g0_4
T_33_30_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_33_31_lc_trk_g1_0
T_33_31_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_10_lc_trk_g0_4
T_33_10_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_31_33_lc_trk_g1_4
T_31_33_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_31_33_lc_trk_g0_4
T_31_33_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_6_lc_trk_g1_4
T_33_6_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_6_lc_trk_g0_4
T_33_6_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_30_33_lc_trk_g1_0
T_30_33_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_30_33_lc_trk_g0_0
T_30_33_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_5_lc_trk_g1_0
T_33_5_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_5_lc_trk_g0_0
T_33_5_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_26_33_span4_horz_r_0
T_29_33_lc_trk_g1_4
T_29_33_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_26_33_span4_horz_r_0
T_29_33_lc_trk_g0_4
T_29_33_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_4_lc_trk_g1_4
T_33_4_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_4_lc_trk_g0_4
T_33_4_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_26_33_span4_horz_r_0
T_28_33_lc_trk_g0_0
T_28_33_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_3_span4_horz_1
T_33_3_lc_trk_g1_1
T_33_3_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_26_33_span4_horz_r_0
T_27_33_lc_trk_g1_4
T_27_33_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_3_span4_horz_1
T_30_0_span4_horz_r_0
T_33_2_lc_trk_g1_4
T_33_2_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_3_span4_horz_1
T_30_0_span4_horz_r_0
T_33_2_lc_trk_g0_4
T_33_2_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_23_span4_vert_t_12
T_33_27_span4_vert_t_12
T_30_33_span4_horz_r_0
T_26_33_span4_horz_r_0
T_26_33_lc_trk_g0_0
T_26_33_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_29_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_18_21_sp4_h_l_3
T_17_17_sp4_v_t_38
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_1/in_3

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_3_span4_horz_1
T_30_0_span4_horz_r_0
T_33_1_lc_trk_g1_0
T_33_1_wire_io_cluster/io_0/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_19_span4_vert_t_12
T_33_15_span4_vert_t_12
T_33_15_span4_horz_1
T_33_11_span4_vert_t_12
T_33_7_span4_vert_t_12
T_33_3_span4_vert_t_12
T_33_3_span4_horz_1
T_30_0_span4_horz_r_0
T_33_1_lc_trk_g0_0
T_33_1_wire_io_cluster/io_1/OUT_ENB

T_33_21_wire_io_cluster/io_0/D_IN_0
T_29_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_18_21_sp4_h_l_3
T_17_17_sp4_v_t_38
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_44
T_10_13_sp4_h_l_9
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_0/in_3

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_9_21_sp12_h_l_0
T_8_21_sp4_h_l_1
T_7_21_sp4_v_t_36
T_7_25_sp4_v_t_41
T_7_29_sp4_v_t_37
T_7_33_lc_trk_g1_0
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : RnW_c_i_0
T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_12_lc_trk_g0_5
T_0_12_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_12_lc_trk_g1_5
T_0_12_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_11_lc_trk_g0_1
T_0_11_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_11_lc_trk_g1_1
T_0_11_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_16_lc_trk_g0_5
T_0_16_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_lc_trk_g1_1
T_0_17_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_18_lc_trk_g0_5
T_0_18_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_18_lc_trk_g1_5
T_0_18_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_20_lc_trk_g0_5
T_0_20_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_20_lc_trk_g1_5
T_0_20_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_5_span4_vert_t_13
T_0_6_lc_trk_g0_5
T_0_6_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_5_span4_vert_t_13
T_0_6_lc_trk_g1_5
T_0_6_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_5_span4_vert_t_13
T_0_5_span4_horz_31
T_0_5_lc_trk_g0_7
T_0_5_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_5_span4_vert_t_13
T_0_5_span4_horz_31
T_0_5_lc_trk_g1_7
T_0_5_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_22_lc_trk_g0_5
T_0_22_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_22_lc_trk_g1_5
T_0_22_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_9_span4_vert_t_13
T_0_5_span4_vert_t_13
T_0_1_span4_vert_t_13
T_0_4_lc_trk_g1_5
T_0_4_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_lc_trk_g0_1
T_0_25_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_lc_trk_g1_1
T_0_25_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_7_13_sp12_h_l_0
T_6_13_sp12_v_t_23
T_7_25_sp12_h_l_0
T_8_25_sp4_h_l_3
T_7_25_sp4_v_t_38
T_7_29_sp4_v_t_43
T_7_33_lc_trk_g1_6
T_7_33_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_span4_vert_t_13
T_0_27_lc_trk_g0_1
T_0_27_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_span4_vert_t_13
T_0_27_lc_trk_g1_1
T_0_27_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_7_13_sp12_h_l_0
T_6_13_sp12_v_t_23
T_6_25_sp12_v_t_23
T_6_33_lc_trk_g1_0
T_6_33_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_7_13_sp12_h_l_0
T_6_13_sp12_v_t_23
T_6_25_sp12_v_t_23
T_6_33_lc_trk_g0_0
T_6_33_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_span4_vert_t_13
T_0_28_lc_trk_g0_5
T_0_28_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_span4_vert_t_13
T_0_28_lc_trk_g1_5
T_0_28_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_7_13_sp12_h_l_0
T_6_13_sp12_v_t_23
T_7_25_sp12_h_l_0
T_6_25_sp4_h_l_1
T_5_25_sp4_v_t_42
T_5_29_sp4_v_t_42
T_5_33_lc_trk_g0_7
T_5_33_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_7_13_sp12_h_l_0
T_6_13_sp12_v_t_23
T_7_25_sp12_h_l_0
T_6_25_sp4_h_l_1
T_5_25_sp4_v_t_42
T_5_29_sp4_v_t_42
T_1_33_span4_horz_r_1
T_4_33_lc_trk_g0_5
T_4_33_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_7_13_sp12_h_l_0
T_6_13_sp12_v_t_23
T_7_25_sp12_h_l_0
T_6_25_sp4_h_l_1
T_5_25_sp4_v_t_42
T_5_29_sp4_v_t_42
T_1_33_span4_horz_r_1
T_4_33_lc_trk_g1_5
T_4_33_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_span4_vert_t_13
T_0_29_span4_vert_t_13
T_0_30_lc_trk_g0_5
T_0_30_wire_io_cluster/io_0/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_span4_vert_t_13
T_0_29_span4_vert_t_13
T_0_30_lc_trk_g1_5
T_0_30_wire_io_cluster/io_1/OUT_ENB

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_4
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_17_span4_vert_t_13
T_0_21_span4_vert_t_13
T_0_25_span4_vert_t_13
T_0_29_span4_vert_t_13
T_3_33_lc_trk_g1_5
T_3_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : SIZ_c_0
T_25_33_wire_io_cluster/io_0/D_IN_0
T_25_29_sp12_v_t_23
T_25_17_sp12_v_t_23
T_14_17_sp12_h_l_0
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_3/in_3

T_25_33_wire_io_cluster/io_0/D_IN_0
T_25_29_sp12_v_t_23
T_25_17_sp12_v_t_23
T_14_17_sp12_h_l_0
T_16_17_lc_trk_g1_7
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : SIZ_c_1
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_29_sp12_v_t_23
T_26_17_sp12_v_t_23
T_15_17_sp12_h_l_0
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_3/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_29_sp12_v_t_23
T_26_17_sp12_v_t_23
T_15_17_sp12_h_l_0
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_4/in_1

End 

Net : TACKn_c
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span4_vert_44
T_15_4_sp4_v_t_40
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_16_16_sp4_h_l_5
T_16_16_lc_trk_g0_0
T_16_16_wire_logic_cluster/lc_3/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_4
T_15_3_sp12_v_t_23
T_16_15_sp12_h_l_0
T_17_15_sp4_h_l_3
T_16_15_sp4_v_t_38
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_1/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_4
T_15_3_sp12_v_t_23
T_16_15_sp12_h_l_0
T_17_15_sp4_h_l_3
T_16_15_sp4_v_t_38
T_16_18_lc_trk_g0_6
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_4
T_15_3_sp12_v_t_23
T_16_15_sp12_h_l_0
T_17_15_sp4_h_l_3
T_16_15_sp4_v_t_38
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_0/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_4
T_15_3_sp12_v_t_23
T_16_15_sp12_h_l_0
T_17_15_sp4_h_l_3
T_16_15_sp4_v_t_38
T_16_19_lc_trk_g0_3
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

End 

Net : TS_CPUn_c
T_19_33_wire_io_cluster/io_1/D_IN_0
T_19_31_sp12_v_t_23
T_19_19_sp12_v_t_23
T_19_17_sp4_v_t_47
T_16_17_sp4_h_l_4
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_6/in_1

End 

Net : TSn_c
T_13_7_wire_logic_cluster/lc_2/out
T_13_3_sp4_v_t_41
T_13_0_span4_vert_31
T_9_0_span4_horz_r_1
T_12_0_lc_trk_g0_5
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U111_CYCLE_SM.RESETn_c_i
T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_5/s_r

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_0
T_15_18_wire_logic_cluster/lc_7/out
T_15_13_sp12_v_t_22
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_0/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_1
T_16_20_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_3/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_2
T_17_18_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_4/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_3
T_16_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_45
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_3/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_4
T_16_20_wire_logic_cluster/lc_1/out
T_16_17_sp12_v_t_22
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_4/in_0

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_5
T_17_20_wire_logic_cluster/lc_0/out
T_17_16_sp12_v_t_23
T_17_26_lc_trk_g3_4
T_17_26_wire_logic_cluster/lc_0/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_6
T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_3/in_1

End 

Net : U111_CYCLE_SM.UM_LATCHEDZ0Z_7
T_16_20_wire_logic_cluster/lc_5/out
T_16_13_sp12_v_t_22
T_16_25_lc_trk_g2_1
T_16_25_wire_logic_cluster/lc_2/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_0
T_17_20_wire_logic_cluster/lc_7/out
T_17_15_sp12_v_t_22
T_17_24_lc_trk_g2_6
T_17_24_wire_logic_cluster/lc_1/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_1
T_17_20_wire_logic_cluster/lc_1/out
T_17_17_sp12_v_t_22
T_17_24_lc_trk_g3_2
T_17_24_wire_logic_cluster/lc_4/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_2
T_15_20_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_36
T_15_23_sp4_v_t_41
T_15_26_lc_trk_g0_1
T_15_26_wire_logic_cluster/lc_7/in_0

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_3
T_16_20_wire_logic_cluster/lc_3/out
T_16_19_sp12_v_t_22
T_16_26_lc_trk_g3_2
T_16_26_wire_logic_cluster/lc_4/in_3

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_4
T_17_20_wire_logic_cluster/lc_3/out
T_17_19_sp12_v_t_22
T_17_26_lc_trk_g2_2
T_17_26_wire_logic_cluster/lc_3/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_5
T_16_20_wire_logic_cluster/lc_6/out
T_16_14_sp12_v_t_23
T_16_26_lc_trk_g2_0
T_16_26_wire_logic_cluster/lc_1/in_1

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_6
T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_15_23_sp4_v_t_36
T_15_26_lc_trk_g1_4
T_15_26_wire_logic_cluster/lc_5/in_0

End 

Net : U111_CYCLE_SM.UU_LATCHEDZ0Z_7
T_17_20_wire_logic_cluster/lc_6/out
T_17_14_sp12_v_t_23
T_17_26_lc_trk_g2_0
T_17_26_wire_logic_cluster/lc_7/in_1

End 

Net : U111_CYCLE_SM.un1_LW_TRANS_1_0
T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_10_17_sp12_h_l_1
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_13_16_sp4_h_l_3
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_sp4_v_t_38
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_16_10_sp4_v_t_39
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_16_10_sp4_v_t_39
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_13_18_sp4_h_l_11
T_9_18_sp4_h_l_11
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_13_16_sp4_h_l_3
T_9_16_sp4_h_l_11
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_43
T_13_12_sp4_h_l_0
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_10_17_sp12_h_l_1
T_12_17_sp4_h_l_2
T_11_13_sp4_v_t_39
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_12_21_lc_trk_g2_1
T_12_21_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_sp4_v_t_38
T_16_24_sp4_v_t_38
T_15_25_lc_trk_g2_6
T_15_25_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_10_21_sp4_h_l_2
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_13_16_sp4_h_l_3
T_12_12_sp4_v_t_45
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_sp4_v_t_38
T_13_24_sp4_h_l_8
T_14_24_lc_trk_g3_0
T_14_24_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_sp4_v_t_38
T_16_24_sp4_v_t_38
T_15_25_lc_trk_g2_6
T_15_25_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_sp4_v_t_38
T_16_24_sp4_v_t_38
T_15_26_lc_trk_g1_3
T_15_26_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_16_10_sp4_v_t_39
T_16_6_sp4_v_t_40
T_15_8_lc_trk_g1_5
T_15_8_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_16_10_sp4_v_t_39
T_16_6_sp4_v_t_40
T_15_8_lc_trk_g1_5
T_15_8_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_sp4_v_t_38
T_16_24_sp4_v_t_38
T_15_26_lc_trk_g1_3
T_15_26_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_sp4_v_t_38
T_13_24_sp4_h_l_8
T_13_24_lc_trk_g1_5
T_13_24_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_21_sp4_v_t_40
T_13_25_sp4_v_t_45
T_13_26_lc_trk_g2_5
T_13_26_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_43
T_13_12_sp4_h_l_0
T_12_8_sp4_v_t_37
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_21_sp4_v_t_40
T_13_25_sp4_v_t_45
T_12_26_lc_trk_g3_5
T_12_26_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_8_sp12_v_t_22
T_16_7_sp4_v_t_46
T_13_7_sp4_h_l_11
T_13_7_lc_trk_g0_6
T_13_7_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_20_sp4_v_t_38
T_13_24_sp4_h_l_8
T_12_24_sp4_v_t_45
T_11_26_lc_trk_g0_3
T_11_26_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_10_17_sp12_h_l_1
T_12_17_sp4_h_l_2
T_11_13_sp4_v_t_39
T_11_9_sp4_v_t_40
T_8_9_sp4_h_l_11
T_10_9_lc_trk_g2_6
T_10_9_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_21_sp4_v_t_40
T_10_25_sp4_h_l_5
T_10_25_lc_trk_g1_0
T_10_25_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_13_18_sp4_h_l_11
T_12_18_sp4_v_t_40
T_12_22_sp4_v_t_40
T_9_26_sp4_h_l_5
T_10_26_lc_trk_g3_5
T_10_26_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_13_18_sp4_h_l_11
T_12_18_sp4_v_t_40
T_12_22_sp4_v_t_40
T_9_26_sp4_h_l_5
T_10_26_lc_trk_g3_5
T_10_26_wire_logic_cluster/lc_7/in_1

End 

Net : U111_CYCLE_SM_TAn_0_i
T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp12_v_t_22
T_16_22_sp4_v_t_38
T_16_26_sp4_v_t_43
T_17_30_sp4_h_l_0
T_20_30_sp4_v_t_40
T_20_33_lc_trk_g0_0
T_20_33_wire_io_cluster/io_0/D_OUT_0

T_16_16_wire_logic_cluster/lc_3/out
T_10_16_sp12_h_l_1
T_21_4_sp12_v_t_22
T_22_4_sp12_h_l_1
T_26_4_sp4_h_l_4
T_29_0_span4_vert_41
T_29_0_lc_trk_g0_1
T_29_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_0
T_13_7_wire_logic_cluster/lc_1/out
T_13_4_sp12_v_t_22
T_14_4_sp12_h_l_1
T_26_4_sp12_h_l_1
T_32_4_sp4_h_l_6
T_29_0_span4_horz_r_3
T_33_1_lc_trk_g0_7
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_1
T_15_8_wire_logic_cluster/lc_5/out
T_15_1_sp12_v_t_22
T_16_1_sp12_h_l_1
T_26_1_sp4_h_l_10
T_30_1_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_2_lc_trk_g1_7
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LL_AMIGA_2
T_10_9_wire_logic_cluster/lc_5/out
T_10_9_sp12_h_l_1
T_22_9_sp12_h_l_1
T_26_9_sp4_h_l_4
T_30_9_sp4_h_l_0
T_33_5_span4_vert_t_14
T_33_1_span4_vert_t_14
T_33_3_lc_trk_g1_2
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_3
T_15_8_wire_logic_cluster/lc_4/out
T_8_8_sp12_h_l_0
T_20_8_sp12_h_l_0
T_31_0_span12_vert_15
T_31_0_span4_vert_19
T_31_0_span4_horz_r_3
T_33_1_lc_trk_g1_7
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LL_AMIGA_4
T_12_9_wire_logic_cluster/lc_0/out
T_9_9_sp12_h_l_0
T_21_9_sp12_h_l_0
T_32_0_span12_vert_16
T_32_3_sp4_v_t_39
T_33_3_span4_horz_7
T_30_0_span4_horz_r_1
T_33_2_lc_trk_g0_5
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_5
T_15_12_wire_logic_cluster/lc_2/out
T_15_10_sp12_v_t_23
T_16_10_sp12_h_l_0
T_27_0_span12_vert_19
T_27_4_sp4_v_t_39
T_28_4_sp4_h_l_7
T_32_4_sp4_h_l_7
T_33_4_lc_trk_g0_2
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LL_AMIGA_6
T_14_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_22_12_sp4_h_l_11
T_26_12_sp4_h_l_11
T_29_8_sp4_v_t_46
T_29_4_sp4_v_t_46
T_30_4_sp4_h_l_11
T_33_4_lc_trk_g1_6
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LL_AMIGA_7
T_11_13_wire_logic_cluster/lc_5/out
T_11_6_sp12_v_t_22
T_12_6_sp12_h_l_1
T_24_6_sp12_h_l_1
T_30_6_sp4_h_l_6
T_33_2_span4_vert_t_15
T_33_5_lc_trk_g1_7
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LM_AMIGA_0
T_15_12_wire_logic_cluster/lc_6/out
T_14_12_sp12_h_l_0
T_26_12_sp12_h_l_0
T_31_12_sp4_h_l_7
T_33_8_span4_vert_t_13
T_33_4_span4_vert_t_13
T_33_5_lc_trk_g0_5
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_1
T_10_16_wire_logic_cluster/lc_4/out
T_3_16_sp12_h_l_0
T_15_16_sp12_h_l_0
T_26_4_sp12_v_t_23
T_26_6_sp4_v_t_43
T_27_6_sp4_h_l_11
T_31_6_sp4_h_l_11
T_33_6_lc_trk_g1_3
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_LM_AMIGA_2
T_13_18_wire_logic_cluster/lc_3/out
T_7_18_sp12_h_l_1
T_18_6_sp12_v_t_22
T_19_6_sp12_h_l_1
T_31_6_sp12_h_l_1
T_33_6_lc_trk_g0_5
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_3
T_12_17_wire_logic_cluster/lc_1/out
T_8_17_sp12_h_l_1
T_20_17_sp12_h_l_1
T_31_5_sp12_v_t_22
T_31_10_sp4_v_t_40
T_32_10_sp4_h_l_5
T_33_10_lc_trk_g1_0
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_4
T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_23_19_sp12_h_l_1
T_27_19_sp4_h_l_4
T_31_19_sp4_h_l_7
T_33_15_span4_vert_t_13
T_33_11_span4_vert_t_13
T_33_14_lc_trk_g0_5
T_33_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_5
T_12_21_wire_logic_cluster/lc_2/out
T_7_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_30_9_sp12_v_t_23
T_30_15_sp4_v_t_39
T_31_15_sp4_h_l_7
T_33_15_lc_trk_g0_7
T_33_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_6
T_13_20_wire_logic_cluster/lc_5/out
T_13_20_sp12_h_l_1
T_25_20_sp12_h_l_1
T_29_20_sp4_h_l_4
T_33_20_span4_horz_7
T_33_20_span4_vert_t_13
T_33_21_lc_trk_g0_5
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_LM_AMIGA_7
T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp12_h_l_0
T_23_22_sp4_h_l_9
T_27_22_sp4_h_l_5
T_31_22_sp4_h_l_1
T_33_22_span4_vert_t_12
T_33_23_lc_trk_g1_4
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_0
T_10_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_36
T_7_18_sp4_h_l_1
T_3_18_sp4_h_l_1
T_0_18_span4_horz_33
T_0_18_lc_trk_g0_1
T_0_18_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_1
T_11_21_wire_logic_cluster/lc_6/out
T_2_21_sp12_h_l_0
T_0_21_span4_horz_1
T_0_21_span4_vert_t_12
T_0_22_lc_trk_g1_4
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_2
T_12_16_wire_logic_cluster/lc_1/out
T_12_16_sp4_h_l_7
T_11_16_sp4_v_t_42
T_8_20_sp4_h_l_0
T_4_20_sp4_h_l_8
T_0_20_span4_horz_17
T_0_20_lc_trk_g0_1
T_0_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_3
T_14_24_wire_logic_cluster/lc_1/out
T_13_24_sp4_h_l_10
T_9_24_sp4_h_l_10
T_5_24_sp4_h_l_1
T_0_24_span4_horz_1
T_0_24_span4_vert_t_12
T_0_27_lc_trk_g1_4
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_4
T_10_25_wire_logic_cluster/lc_2/out
T_10_24_sp4_v_t_36
T_7_28_sp4_h_l_1
T_3_28_sp4_h_l_4
T_0_28_span4_horz_31
T_0_28_lc_trk_g0_7
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_040_5
T_15_26_wire_logic_cluster/lc_1/out
T_14_26_sp4_h_l_10
T_13_26_sp4_v_t_47
T_13_30_sp4_v_t_43
T_9_33_span4_horz_r_3
T_5_33_span4_horz_r_3
T_5_33_lc_trk_g1_3
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_040_6
T_10_18_wire_logic_cluster/lc_3/out
T_4_18_sp12_h_l_1
T_3_18_sp12_v_t_22
T_0_30_span12_horz_18
T_0_30_lc_trk_g0_2
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_040_7
T_15_25_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_4_28_sp12_h_l_1
T_0_28_span12_horz_18
T_0_28_lc_trk_g0_2
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_AMIGA_0
T_15_15_wire_logic_cluster/lc_0/out
T_12_15_sp12_h_l_0
T_24_15_sp12_h_l_0
T_33_15_lc_trk_g1_3
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_AMIGA_1
T_16_21_wire_logic_cluster/lc_3/out
T_16_20_sp12_v_t_22
T_17_32_sp12_h_l_1
T_27_32_sp4_h_l_10
T_31_32_sp4_h_l_1
T_33_28_span4_vert_t_12
T_33_29_lc_trk_g1_4
T_33_29_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_AMIGA_2
T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_27_17_sp4_h_l_11
T_31_17_sp4_h_l_7
T_33_13_span4_vert_t_13
T_33_16_lc_trk_g1_5
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_AMIGA_3
T_16_22_wire_logic_cluster/lc_3/out
T_16_21_sp12_v_t_22
T_17_21_sp12_h_l_1
T_28_21_sp12_v_t_22
T_28_26_sp4_v_t_40
T_29_30_sp4_h_l_5
T_33_30_span4_horz_1
T_33_30_lc_trk_g0_1
T_33_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_AMIGA_4
T_16_25_wire_logic_cluster/lc_4/out
T_9_25_sp12_h_l_0
T_21_25_sp12_h_l_0
T_28_25_sp4_h_l_9
T_31_25_sp4_v_t_39
T_31_29_sp4_v_t_47
T_31_33_lc_trk_g1_2
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_AMIGA_5
T_17_26_wire_logic_cluster/lc_0/out
T_14_26_sp12_h_l_0
T_23_26_sp4_h_l_11
T_26_26_sp4_v_t_46
T_27_30_sp4_h_l_11
T_30_30_sp4_v_t_41
T_30_33_lc_trk_g1_1
T_30_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UM_AMIGA_6
T_16_18_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_47
T_18_19_sp4_h_l_10
T_22_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_30_19_sp4_h_l_9
T_33_19_lc_trk_g1_4
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UM_AMIGA_7
T_16_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_37
T_18_28_sp4_h_l_0
T_22_28_sp4_h_l_0
T_26_28_sp4_h_l_3
T_30_28_sp4_h_l_6
T_33_28_span4_vert_t_15
T_33_30_lc_trk_g1_3
T_33_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_040_0
T_15_25_wire_logic_cluster/lc_4/out
T_15_17_sp12_v_t_23
T_4_29_sp12_h_l_0
T_7_29_sp4_h_l_5
T_6_29_sp4_v_t_40
T_6_33_lc_trk_g0_5
T_6_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_040_1
T_13_24_wire_logic_cluster/lc_2/out
T_8_24_sp12_h_l_0
T_0_24_span12_horz_11
T_0_24_span4_horz_7
T_0_24_span4_vert_t_13
T_0_27_lc_trk_g1_5
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_040_2
T_13_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_0
T_13_26_sp4_v_t_37
T_13_30_sp4_v_t_37
T_9_33_span4_horz_r_2
T_5_33_span4_horz_r_2
T_6_33_lc_trk_g0_6
T_6_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_040_3
T_10_26_wire_logic_cluster/lc_0/out
T_11_26_sp4_h_l_0
T_10_26_sp4_v_t_37
T_10_30_sp4_v_t_37
T_6_33_span4_horz_r_2
T_2_33_span4_horz_r_2
T_3_33_lc_trk_g1_6
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_040_4
T_12_26_wire_logic_cluster/lc_1/out
T_8_26_sp12_h_l_1
T_7_26_sp12_v_t_22
T_7_33_lc_trk_g0_2
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_040_5
T_15_26_wire_logic_cluster/lc_4/out
T_15_18_sp12_v_t_23
T_4_30_sp12_h_l_0
T_0_30_span12_horz_19
T_0_30_lc_trk_g0_3
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_040_6
T_10_26_wire_logic_cluster/lc_7/out
T_9_26_sp4_h_l_6
T_8_26_sp4_v_t_37
T_8_30_sp4_v_t_37
T_4_33_span4_horz_r_2
T_4_33_lc_trk_g1_2
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_040_7
T_11_26_wire_logic_cluster/lc_1/out
T_7_26_sp12_h_l_1
T_6_26_sp12_v_t_22
T_6_29_sp4_v_t_42
T_2_33_span4_horz_r_1
T_4_33_lc_trk_g1_1
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_AMIGA_0
T_17_24_wire_logic_cluster/lc_1/out
T_13_24_sp12_h_l_1
T_24_24_sp12_v_t_22
T_24_25_sp4_v_t_44
T_25_29_sp4_h_l_3
T_28_29_sp4_v_t_38
T_28_33_lc_trk_g0_3
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_AMIGA_1
T_17_24_wire_logic_cluster/lc_4/out
T_18_24_sp12_h_l_0
T_27_24_sp4_h_l_11
T_31_24_sp4_h_l_7
T_33_24_span4_vert_t_13
T_33_28_span4_vert_t_13
T_33_31_lc_trk_g1_5
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_AMIGA_2
T_15_26_wire_logic_cluster/lc_7/out
T_15_21_sp12_v_t_22
T_16_21_sp12_h_l_1
T_27_21_sp12_v_t_22
T_27_33_lc_trk_g1_1
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_AMIGA_3
T_16_26_wire_logic_cluster/lc_4/out
T_17_26_sp12_h_l_0
T_24_26_sp4_h_l_9
T_27_26_sp4_v_t_44
T_28_30_sp4_h_l_3
T_31_30_sp4_v_t_38
T_31_33_lc_trk_g0_6
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_D_UU_AMIGA_4
T_17_26_wire_logic_cluster/lc_3/out
T_18_25_sp4_v_t_39
T_19_29_sp4_h_l_2
T_23_29_sp4_h_l_10
T_26_29_sp4_v_t_38
T_26_33_lc_trk_g0_3
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_AMIGA_5
T_16_26_wire_logic_cluster/lc_1/out
T_12_26_sp12_h_l_1
T_23_26_sp12_v_t_22
T_23_29_sp4_v_t_42
T_23_33_span4_horz_r_1
T_27_33_span4_horz_r_1
T_30_33_lc_trk_g0_5
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_AMIGA_6
T_15_26_wire_logic_cluster/lc_5/out
T_15_26_sp12_h_l_1
T_26_26_sp12_v_t_22
T_26_29_sp4_v_t_42
T_26_33_span4_horz_r_1
T_29_33_lc_trk_g0_5
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_D_UU_AMIGA_7
T_17_26_wire_logic_cluster/lc_7/out
T_17_21_sp12_v_t_22
T_18_21_sp12_h_l_1
T_29_21_sp12_v_t_22
T_29_33_lc_trk_g1_1
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

