CTL_MODEL_FILES = "ctl_bb.rpt"
CTL_KEY_WORDS = "name,libcell,sdi,sdo,shift_enable_port,active,test_mode_port,test_mode_active,test_mode_port,test_mode_active,test_mode_port,test_mode_active,clock_port,[fall],[rise],tail_clock_port,[tail_edge_rise],[skew_safe],[skew_latch],length"
MAX_CHAIN_LENGTH = 500
NO_MIX_CLOCK = "TRUE"
NO_MIX_EDGE = "TRUE"
