
Firmware_STM32_TP_CapteursBus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd30  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  0800bf00  0800bf00  0000cf00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4c4  0800c4c4  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c4c4  0800c4c4  0000d4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4cc  0800c4cc  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4cc  0800c4cc  0000d4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c4d0  0800c4d0  0000d4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c4d4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001d8  0800c6ac  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  0800c6ac  0000e4a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe43  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bcf  00000000  00000000  0001e04b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  00020c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a1e  00000000  00000000  00021950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023d8a  00000000  00000000  0002236e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013586  00000000  00000000  000460f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0525  00000000  00000000  0005967e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00129ba3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ecc  00000000  00000000  00129be8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0012eab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bee8 	.word	0x0800bee8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800bee8 	.word	0x0800bee8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_frsub>:
 8000ce8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cec:	e002      	b.n	8000cf4 <__addsf3>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_fsub>:
 8000cf0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cf4 <__addsf3>:
 8000cf4:	0042      	lsls	r2, r0, #1
 8000cf6:	bf1f      	itttt	ne
 8000cf8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cfc:	ea92 0f03 	teqne	r2, r3
 8000d00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000d04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d08:	d06a      	beq.n	8000de0 <__addsf3+0xec>
 8000d0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000d0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d12:	bfc1      	itttt	gt
 8000d14:	18d2      	addgt	r2, r2, r3
 8000d16:	4041      	eorgt	r1, r0
 8000d18:	4048      	eorgt	r0, r1
 8000d1a:	4041      	eorgt	r1, r0
 8000d1c:	bfb8      	it	lt
 8000d1e:	425b      	neglt	r3, r3
 8000d20:	2b19      	cmp	r3, #25
 8000d22:	bf88      	it	hi
 8000d24:	4770      	bxhi	lr
 8000d26:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d2e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4240      	negne	r0, r0
 8000d36:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d3a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d3e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d42:	bf18      	it	ne
 8000d44:	4249      	negne	r1, r1
 8000d46:	ea92 0f03 	teq	r2, r3
 8000d4a:	d03f      	beq.n	8000dcc <__addsf3+0xd8>
 8000d4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d50:	fa41 fc03 	asr.w	ip, r1, r3
 8000d54:	eb10 000c 	adds.w	r0, r0, ip
 8000d58:	f1c3 0320 	rsb	r3, r3, #32
 8000d5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d60:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d64:	d502      	bpl.n	8000d6c <__addsf3+0x78>
 8000d66:	4249      	negs	r1, r1
 8000d68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d6c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d70:	d313      	bcc.n	8000d9a <__addsf3+0xa6>
 8000d72:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d76:	d306      	bcc.n	8000d86 <__addsf3+0x92>
 8000d78:	0840      	lsrs	r0, r0, #1
 8000d7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d7e:	f102 0201 	add.w	r2, r2, #1
 8000d82:	2afe      	cmp	r2, #254	@ 0xfe
 8000d84:	d251      	bcs.n	8000e2a <__addsf3+0x136>
 8000d86:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	ea40 0003 	orr.w	r0, r0, r3
 8000d98:	4770      	bx	lr
 8000d9a:	0049      	lsls	r1, r1, #1
 8000d9c:	eb40 0000 	adc.w	r0, r0, r0
 8000da0:	3a01      	subs	r2, #1
 8000da2:	bf28      	it	cs
 8000da4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000da8:	d2ed      	bcs.n	8000d86 <__addsf3+0x92>
 8000daa:	fab0 fc80 	clz	ip, r0
 8000dae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000db2:	ebb2 020c 	subs.w	r2, r2, ip
 8000db6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000dba:	bfaa      	itet	ge
 8000dbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000dc0:	4252      	neglt	r2, r2
 8000dc2:	4318      	orrge	r0, r3
 8000dc4:	bfbc      	itt	lt
 8000dc6:	40d0      	lsrlt	r0, r2
 8000dc8:	4318      	orrlt	r0, r3
 8000dca:	4770      	bx	lr
 8000dcc:	f092 0f00 	teq	r2, #0
 8000dd0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dd4:	bf06      	itte	eq
 8000dd6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dda:	3201      	addeq	r2, #1
 8000ddc:	3b01      	subne	r3, #1
 8000dde:	e7b5      	b.n	8000d4c <__addsf3+0x58>
 8000de0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000de4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000de8:	bf18      	it	ne
 8000dea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dee:	d021      	beq.n	8000e34 <__addsf3+0x140>
 8000df0:	ea92 0f03 	teq	r2, r3
 8000df4:	d004      	beq.n	8000e00 <__addsf3+0x10c>
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	bf08      	it	eq
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	4770      	bx	lr
 8000e00:	ea90 0f01 	teq	r0, r1
 8000e04:	bf1c      	itt	ne
 8000e06:	2000      	movne	r0, #0
 8000e08:	4770      	bxne	lr
 8000e0a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000e0e:	d104      	bne.n	8000e1a <__addsf3+0x126>
 8000e10:	0040      	lsls	r0, r0, #1
 8000e12:	bf28      	it	cs
 8000e14:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e18:	4770      	bx	lr
 8000e1a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e1e:	bf3c      	itt	cc
 8000e20:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e24:	4770      	bxcc	lr
 8000e26:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e2a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e32:	4770      	bx	lr
 8000e34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e38:	bf16      	itet	ne
 8000e3a:	4608      	movne	r0, r1
 8000e3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e40:	4601      	movne	r1, r0
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	bf06      	itte	eq
 8000e46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e4a:	ea90 0f01 	teqeq	r0, r1
 8000e4e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_ui2f>:
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	e004      	b.n	8000e64 <__aeabi_i2f+0x8>
 8000e5a:	bf00      	nop

08000e5c <__aeabi_i2f>:
 8000e5c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e60:	bf48      	it	mi
 8000e62:	4240      	negmi	r0, r0
 8000e64:	ea5f 0c00 	movs.w	ip, r0
 8000e68:	bf08      	it	eq
 8000e6a:	4770      	bxeq	lr
 8000e6c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e70:	4601      	mov	r1, r0
 8000e72:	f04f 0000 	mov.w	r0, #0
 8000e76:	e01c      	b.n	8000eb2 <__aeabi_l2f+0x2a>

08000e78 <__aeabi_ul2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f04f 0300 	mov.w	r3, #0
 8000e84:	e00a      	b.n	8000e9c <__aeabi_l2f+0x14>
 8000e86:	bf00      	nop

08000e88 <__aeabi_l2f>:
 8000e88:	ea50 0201 	orrs.w	r2, r0, r1
 8000e8c:	bf08      	it	eq
 8000e8e:	4770      	bxeq	lr
 8000e90:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e94:	d502      	bpl.n	8000e9c <__aeabi_l2f+0x14>
 8000e96:	4240      	negs	r0, r0
 8000e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e9c:	ea5f 0c01 	movs.w	ip, r1
 8000ea0:	bf02      	ittt	eq
 8000ea2:	4684      	moveq	ip, r0
 8000ea4:	4601      	moveq	r1, r0
 8000ea6:	2000      	moveq	r0, #0
 8000ea8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000eac:	bf08      	it	eq
 8000eae:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000eb2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000eb6:	fabc f28c 	clz	r2, ip
 8000eba:	3a08      	subs	r2, #8
 8000ebc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ec0:	db10      	blt.n	8000ee4 <__aeabi_l2f+0x5c>
 8000ec2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ed4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f102 0220 	add.w	r2, r2, #32
 8000ee8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eec:	f1c2 0220 	rsb	r2, r2, #32
 8000ef0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ef4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ef8:	eb43 0002 	adc.w	r0, r3, r2
 8000efc:	bf08      	it	eq
 8000efe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f02:	4770      	bx	lr

08000f04 <__aeabi_ldivmod>:
 8000f04:	b97b      	cbnz	r3, 8000f26 <__aeabi_ldivmod+0x22>
 8000f06:	b972      	cbnz	r2, 8000f26 <__aeabi_ldivmod+0x22>
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	bfbe      	ittt	lt
 8000f0c:	2000      	movlt	r0, #0
 8000f0e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000f12:	e006      	blt.n	8000f22 <__aeabi_ldivmod+0x1e>
 8000f14:	bf08      	it	eq
 8000f16:	2800      	cmpeq	r0, #0
 8000f18:	bf1c      	itt	ne
 8000f1a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000f1e:	f04f 30ff 	movne.w	r0, #4294967295
 8000f22:	f000 ba09 	b.w	8001338 <__aeabi_idiv0>
 8000f26:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f2a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f2e:	2900      	cmp	r1, #0
 8000f30:	db09      	blt.n	8000f46 <__aeabi_ldivmod+0x42>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db1a      	blt.n	8000f6c <__aeabi_ldivmod+0x68>
 8000f36:	f000 f883 	bl	8001040 <__udivmoddi4>
 8000f3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f42:	b004      	add	sp, #16
 8000f44:	4770      	bx	lr
 8000f46:	4240      	negs	r0, r0
 8000f48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db1b      	blt.n	8000f88 <__aeabi_ldivmod+0x84>
 8000f50:	f000 f876 	bl	8001040 <__udivmoddi4>
 8000f54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5c:	b004      	add	sp, #16
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	4252      	negs	r2, r2
 8000f66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6a:	4770      	bx	lr
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f72:	f000 f865 	bl	8001040 <__udivmoddi4>
 8000f76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7e:	b004      	add	sp, #16
 8000f80:	4240      	negs	r0, r0
 8000f82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f86:	4770      	bx	lr
 8000f88:	4252      	negs	r2, r2
 8000f8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f8e:	f000 f857 	bl	8001040 <__udivmoddi4>
 8000f92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f9a:	b004      	add	sp, #16
 8000f9c:	4252      	negs	r2, r2
 8000f9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fa2:	4770      	bx	lr

08000fa4 <__aeabi_uldivmod>:
 8000fa4:	b953      	cbnz	r3, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa6:	b94a      	cbnz	r2, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa8:	2900      	cmp	r1, #0
 8000faa:	bf08      	it	eq
 8000fac:	2800      	cmpeq	r0, #0
 8000fae:	bf1c      	itt	ne
 8000fb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb8:	f000 b9be 	b.w	8001338 <__aeabi_idiv0>
 8000fbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc4:	f000 f83c 	bl	8001040 <__udivmoddi4>
 8000fc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fd0:	b004      	add	sp, #16
 8000fd2:	4770      	bx	lr

08000fd4 <__aeabi_d2lz>:
 8000fd4:	b538      	push	{r3, r4, r5, lr}
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2300      	movs	r3, #0
 8000fda:	4604      	mov	r4, r0
 8000fdc:	460d      	mov	r5, r1
 8000fde:	f7ff fdad 	bl	8000b3c <__aeabi_dcmplt>
 8000fe2:	b928      	cbnz	r0, 8000ff0 <__aeabi_d2lz+0x1c>
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4629      	mov	r1, r5
 8000fe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fec:	f000 b80a 	b.w	8001004 <__aeabi_d2ulz>
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff6:	f000 f805 	bl	8001004 <__aeabi_d2ulz>
 8000ffa:	4240      	negs	r0, r0
 8000ffc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001000:	bd38      	pop	{r3, r4, r5, pc}
 8001002:	bf00      	nop

08001004 <__aeabi_d2ulz>:
 8001004:	b5d0      	push	{r4, r6, r7, lr}
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <__aeabi_d2ulz+0x34>)
 8001008:	2200      	movs	r2, #0
 800100a:	4606      	mov	r6, r0
 800100c:	460f      	mov	r7, r1
 800100e:	f7ff fb23 	bl	8000658 <__aeabi_dmul>
 8001012:	f7ff fdf9 	bl	8000c08 <__aeabi_d2uiz>
 8001016:	4604      	mov	r4, r0
 8001018:	f7ff faa4 	bl	8000564 <__aeabi_ui2d>
 800101c:	4b07      	ldr	r3, [pc, #28]	@ (800103c <__aeabi_d2ulz+0x38>)
 800101e:	2200      	movs	r2, #0
 8001020:	f7ff fb1a 	bl	8000658 <__aeabi_dmul>
 8001024:	4602      	mov	r2, r0
 8001026:	460b      	mov	r3, r1
 8001028:	4630      	mov	r0, r6
 800102a:	4639      	mov	r1, r7
 800102c:	f7ff f95c 	bl	80002e8 <__aeabi_dsub>
 8001030:	f7ff fdea 	bl	8000c08 <__aeabi_d2uiz>
 8001034:	4621      	mov	r1, r4
 8001036:	bdd0      	pop	{r4, r6, r7, pc}
 8001038:	3df00000 	.word	0x3df00000
 800103c:	41f00000 	.word	0x41f00000

08001040 <__udivmoddi4>:
 8001040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001044:	9d08      	ldr	r5, [sp, #32]
 8001046:	468e      	mov	lr, r1
 8001048:	4604      	mov	r4, r0
 800104a:	4688      	mov	r8, r1
 800104c:	2b00      	cmp	r3, #0
 800104e:	d14a      	bne.n	80010e6 <__udivmoddi4+0xa6>
 8001050:	428a      	cmp	r2, r1
 8001052:	4617      	mov	r7, r2
 8001054:	d962      	bls.n	800111c <__udivmoddi4+0xdc>
 8001056:	fab2 f682 	clz	r6, r2
 800105a:	b14e      	cbz	r6, 8001070 <__udivmoddi4+0x30>
 800105c:	f1c6 0320 	rsb	r3, r6, #32
 8001060:	fa01 f806 	lsl.w	r8, r1, r6
 8001064:	fa20 f303 	lsr.w	r3, r0, r3
 8001068:	40b7      	lsls	r7, r6
 800106a:	ea43 0808 	orr.w	r8, r3, r8
 800106e:	40b4      	lsls	r4, r6
 8001070:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001074:	fa1f fc87 	uxth.w	ip, r7
 8001078:	fbb8 f1fe 	udiv	r1, r8, lr
 800107c:	0c23      	lsrs	r3, r4, #16
 800107e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001082:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001086:	fb01 f20c 	mul.w	r2, r1, ip
 800108a:	429a      	cmp	r2, r3
 800108c:	d909      	bls.n	80010a2 <__udivmoddi4+0x62>
 800108e:	18fb      	adds	r3, r7, r3
 8001090:	f101 30ff 	add.w	r0, r1, #4294967295
 8001094:	f080 80ea 	bcs.w	800126c <__udivmoddi4+0x22c>
 8001098:	429a      	cmp	r2, r3
 800109a:	f240 80e7 	bls.w	800126c <__udivmoddi4+0x22c>
 800109e:	3902      	subs	r1, #2
 80010a0:	443b      	add	r3, r7
 80010a2:	1a9a      	subs	r2, r3, r2
 80010a4:	b2a3      	uxth	r3, r4
 80010a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80010aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80010ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80010b6:	459c      	cmp	ip, r3
 80010b8:	d909      	bls.n	80010ce <__udivmoddi4+0x8e>
 80010ba:	18fb      	adds	r3, r7, r3
 80010bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80010c0:	f080 80d6 	bcs.w	8001270 <__udivmoddi4+0x230>
 80010c4:	459c      	cmp	ip, r3
 80010c6:	f240 80d3 	bls.w	8001270 <__udivmoddi4+0x230>
 80010ca:	443b      	add	r3, r7
 80010cc:	3802      	subs	r0, #2
 80010ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010d2:	eba3 030c 	sub.w	r3, r3, ip
 80010d6:	2100      	movs	r1, #0
 80010d8:	b11d      	cbz	r5, 80010e2 <__udivmoddi4+0xa2>
 80010da:	40f3      	lsrs	r3, r6
 80010dc:	2200      	movs	r2, #0
 80010de:	e9c5 3200 	strd	r3, r2, [r5]
 80010e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e6:	428b      	cmp	r3, r1
 80010e8:	d905      	bls.n	80010f6 <__udivmoddi4+0xb6>
 80010ea:	b10d      	cbz	r5, 80010f0 <__udivmoddi4+0xb0>
 80010ec:	e9c5 0100 	strd	r0, r1, [r5]
 80010f0:	2100      	movs	r1, #0
 80010f2:	4608      	mov	r0, r1
 80010f4:	e7f5      	b.n	80010e2 <__udivmoddi4+0xa2>
 80010f6:	fab3 f183 	clz	r1, r3
 80010fa:	2900      	cmp	r1, #0
 80010fc:	d146      	bne.n	800118c <__udivmoddi4+0x14c>
 80010fe:	4573      	cmp	r3, lr
 8001100:	d302      	bcc.n	8001108 <__udivmoddi4+0xc8>
 8001102:	4282      	cmp	r2, r0
 8001104:	f200 8105 	bhi.w	8001312 <__udivmoddi4+0x2d2>
 8001108:	1a84      	subs	r4, r0, r2
 800110a:	eb6e 0203 	sbc.w	r2, lr, r3
 800110e:	2001      	movs	r0, #1
 8001110:	4690      	mov	r8, r2
 8001112:	2d00      	cmp	r5, #0
 8001114:	d0e5      	beq.n	80010e2 <__udivmoddi4+0xa2>
 8001116:	e9c5 4800 	strd	r4, r8, [r5]
 800111a:	e7e2      	b.n	80010e2 <__udivmoddi4+0xa2>
 800111c:	2a00      	cmp	r2, #0
 800111e:	f000 8090 	beq.w	8001242 <__udivmoddi4+0x202>
 8001122:	fab2 f682 	clz	r6, r2
 8001126:	2e00      	cmp	r6, #0
 8001128:	f040 80a4 	bne.w	8001274 <__udivmoddi4+0x234>
 800112c:	1a8a      	subs	r2, r1, r2
 800112e:	0c03      	lsrs	r3, r0, #16
 8001130:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001134:	b280      	uxth	r0, r0
 8001136:	b2bc      	uxth	r4, r7
 8001138:	2101      	movs	r1, #1
 800113a:	fbb2 fcfe 	udiv	ip, r2, lr
 800113e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001142:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001146:	fb04 f20c 	mul.w	r2, r4, ip
 800114a:	429a      	cmp	r2, r3
 800114c:	d907      	bls.n	800115e <__udivmoddi4+0x11e>
 800114e:	18fb      	adds	r3, r7, r3
 8001150:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001154:	d202      	bcs.n	800115c <__udivmoddi4+0x11c>
 8001156:	429a      	cmp	r2, r3
 8001158:	f200 80e0 	bhi.w	800131c <__udivmoddi4+0x2dc>
 800115c:	46c4      	mov	ip, r8
 800115e:	1a9b      	subs	r3, r3, r2
 8001160:	fbb3 f2fe 	udiv	r2, r3, lr
 8001164:	fb0e 3312 	mls	r3, lr, r2, r3
 8001168:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800116c:	fb02 f404 	mul.w	r4, r2, r4
 8001170:	429c      	cmp	r4, r3
 8001172:	d907      	bls.n	8001184 <__udivmoddi4+0x144>
 8001174:	18fb      	adds	r3, r7, r3
 8001176:	f102 30ff 	add.w	r0, r2, #4294967295
 800117a:	d202      	bcs.n	8001182 <__udivmoddi4+0x142>
 800117c:	429c      	cmp	r4, r3
 800117e:	f200 80ca 	bhi.w	8001316 <__udivmoddi4+0x2d6>
 8001182:	4602      	mov	r2, r0
 8001184:	1b1b      	subs	r3, r3, r4
 8001186:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800118a:	e7a5      	b.n	80010d8 <__udivmoddi4+0x98>
 800118c:	f1c1 0620 	rsb	r6, r1, #32
 8001190:	408b      	lsls	r3, r1
 8001192:	fa22 f706 	lsr.w	r7, r2, r6
 8001196:	431f      	orrs	r7, r3
 8001198:	fa0e f401 	lsl.w	r4, lr, r1
 800119c:	fa20 f306 	lsr.w	r3, r0, r6
 80011a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80011a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011a8:	4323      	orrs	r3, r4
 80011aa:	fa00 f801 	lsl.w	r8, r0, r1
 80011ae:	fa1f fc87 	uxth.w	ip, r7
 80011b2:	fbbe f0f9 	udiv	r0, lr, r9
 80011b6:	0c1c      	lsrs	r4, r3, #16
 80011b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80011bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80011c4:	45a6      	cmp	lr, r4
 80011c6:	fa02 f201 	lsl.w	r2, r2, r1
 80011ca:	d909      	bls.n	80011e0 <__udivmoddi4+0x1a0>
 80011cc:	193c      	adds	r4, r7, r4
 80011ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80011d2:	f080 809c 	bcs.w	800130e <__udivmoddi4+0x2ce>
 80011d6:	45a6      	cmp	lr, r4
 80011d8:	f240 8099 	bls.w	800130e <__udivmoddi4+0x2ce>
 80011dc:	3802      	subs	r0, #2
 80011de:	443c      	add	r4, r7
 80011e0:	eba4 040e 	sub.w	r4, r4, lr
 80011e4:	fa1f fe83 	uxth.w	lr, r3
 80011e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80011ec:	fb09 4413 	mls	r4, r9, r3, r4
 80011f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80011f8:	45a4      	cmp	ip, r4
 80011fa:	d908      	bls.n	800120e <__udivmoddi4+0x1ce>
 80011fc:	193c      	adds	r4, r7, r4
 80011fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8001202:	f080 8082 	bcs.w	800130a <__udivmoddi4+0x2ca>
 8001206:	45a4      	cmp	ip, r4
 8001208:	d97f      	bls.n	800130a <__udivmoddi4+0x2ca>
 800120a:	3b02      	subs	r3, #2
 800120c:	443c      	add	r4, r7
 800120e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001212:	eba4 040c 	sub.w	r4, r4, ip
 8001216:	fba0 ec02 	umull	lr, ip, r0, r2
 800121a:	4564      	cmp	r4, ip
 800121c:	4673      	mov	r3, lr
 800121e:	46e1      	mov	r9, ip
 8001220:	d362      	bcc.n	80012e8 <__udivmoddi4+0x2a8>
 8001222:	d05f      	beq.n	80012e4 <__udivmoddi4+0x2a4>
 8001224:	b15d      	cbz	r5, 800123e <__udivmoddi4+0x1fe>
 8001226:	ebb8 0203 	subs.w	r2, r8, r3
 800122a:	eb64 0409 	sbc.w	r4, r4, r9
 800122e:	fa04 f606 	lsl.w	r6, r4, r6
 8001232:	fa22 f301 	lsr.w	r3, r2, r1
 8001236:	431e      	orrs	r6, r3
 8001238:	40cc      	lsrs	r4, r1
 800123a:	e9c5 6400 	strd	r6, r4, [r5]
 800123e:	2100      	movs	r1, #0
 8001240:	e74f      	b.n	80010e2 <__udivmoddi4+0xa2>
 8001242:	fbb1 fcf2 	udiv	ip, r1, r2
 8001246:	0c01      	lsrs	r1, r0, #16
 8001248:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800124c:	b280      	uxth	r0, r0
 800124e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001252:	463b      	mov	r3, r7
 8001254:	4638      	mov	r0, r7
 8001256:	463c      	mov	r4, r7
 8001258:	46b8      	mov	r8, r7
 800125a:	46be      	mov	lr, r7
 800125c:	2620      	movs	r6, #32
 800125e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001262:	eba2 0208 	sub.w	r2, r2, r8
 8001266:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800126a:	e766      	b.n	800113a <__udivmoddi4+0xfa>
 800126c:	4601      	mov	r1, r0
 800126e:	e718      	b.n	80010a2 <__udivmoddi4+0x62>
 8001270:	4610      	mov	r0, r2
 8001272:	e72c      	b.n	80010ce <__udivmoddi4+0x8e>
 8001274:	f1c6 0220 	rsb	r2, r6, #32
 8001278:	fa2e f302 	lsr.w	r3, lr, r2
 800127c:	40b7      	lsls	r7, r6
 800127e:	40b1      	lsls	r1, r6
 8001280:	fa20 f202 	lsr.w	r2, r0, r2
 8001284:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001288:	430a      	orrs	r2, r1
 800128a:	fbb3 f8fe 	udiv	r8, r3, lr
 800128e:	b2bc      	uxth	r4, r7
 8001290:	fb0e 3318 	mls	r3, lr, r8, r3
 8001294:	0c11      	lsrs	r1, r2, #16
 8001296:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800129a:	fb08 f904 	mul.w	r9, r8, r4
 800129e:	40b0      	lsls	r0, r6
 80012a0:	4589      	cmp	r9, r1
 80012a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012a6:	b280      	uxth	r0, r0
 80012a8:	d93e      	bls.n	8001328 <__udivmoddi4+0x2e8>
 80012aa:	1879      	adds	r1, r7, r1
 80012ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80012b0:	d201      	bcs.n	80012b6 <__udivmoddi4+0x276>
 80012b2:	4589      	cmp	r9, r1
 80012b4:	d81f      	bhi.n	80012f6 <__udivmoddi4+0x2b6>
 80012b6:	eba1 0109 	sub.w	r1, r1, r9
 80012ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80012be:	fb09 f804 	mul.w	r8, r9, r4
 80012c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80012c6:	b292      	uxth	r2, r2
 80012c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012cc:	4542      	cmp	r2, r8
 80012ce:	d229      	bcs.n	8001324 <__udivmoddi4+0x2e4>
 80012d0:	18ba      	adds	r2, r7, r2
 80012d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80012d6:	d2c4      	bcs.n	8001262 <__udivmoddi4+0x222>
 80012d8:	4542      	cmp	r2, r8
 80012da:	d2c2      	bcs.n	8001262 <__udivmoddi4+0x222>
 80012dc:	f1a9 0102 	sub.w	r1, r9, #2
 80012e0:	443a      	add	r2, r7
 80012e2:	e7be      	b.n	8001262 <__udivmoddi4+0x222>
 80012e4:	45f0      	cmp	r8, lr
 80012e6:	d29d      	bcs.n	8001224 <__udivmoddi4+0x1e4>
 80012e8:	ebbe 0302 	subs.w	r3, lr, r2
 80012ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012f0:	3801      	subs	r0, #1
 80012f2:	46e1      	mov	r9, ip
 80012f4:	e796      	b.n	8001224 <__udivmoddi4+0x1e4>
 80012f6:	eba7 0909 	sub.w	r9, r7, r9
 80012fa:	4449      	add	r1, r9
 80012fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8001300:	fbb1 f9fe 	udiv	r9, r1, lr
 8001304:	fb09 f804 	mul.w	r8, r9, r4
 8001308:	e7db      	b.n	80012c2 <__udivmoddi4+0x282>
 800130a:	4673      	mov	r3, lr
 800130c:	e77f      	b.n	800120e <__udivmoddi4+0x1ce>
 800130e:	4650      	mov	r0, sl
 8001310:	e766      	b.n	80011e0 <__udivmoddi4+0x1a0>
 8001312:	4608      	mov	r0, r1
 8001314:	e6fd      	b.n	8001112 <__udivmoddi4+0xd2>
 8001316:	443b      	add	r3, r7
 8001318:	3a02      	subs	r2, #2
 800131a:	e733      	b.n	8001184 <__udivmoddi4+0x144>
 800131c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001320:	443b      	add	r3, r7
 8001322:	e71c      	b.n	800115e <__udivmoddi4+0x11e>
 8001324:	4649      	mov	r1, r9
 8001326:	e79c      	b.n	8001262 <__udivmoddi4+0x222>
 8001328:	eba1 0109 	sub.w	r1, r1, r9
 800132c:	46c4      	mov	ip, r8
 800132e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001332:	fb09 f804 	mul.w	r8, r9, r4
 8001336:	e7c4      	b.n	80012c2 <__udivmoddi4+0x282>

08001338 <__aeabi_idiv0>:
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop

0800133c <BMP280_ReadID>:
extern I2C_HandleTypeDef hi2c1;
static BMP280_CalibData calibData;
static int32_t t_fine;

uint8_t BMP280_ReadID(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af02      	add	r7, sp, #8
    uint8_t tx_data = BMP280_REG_ID;
 8001342:	23d0      	movs	r3, #208	@ 0xd0
 8001344:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 800134a:	1dfa      	adds	r2, r7, #7
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2301      	movs	r3, #1
 8001354:	21ee      	movs	r1, #238	@ 0xee
 8001356:	4808      	ldr	r0, [pc, #32]	@ (8001378 <BMP280_ReadID+0x3c>)
 8001358:	f002 fa66 	bl	8003828 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, &rx_data, 1, HAL_MAX_DELAY);
 800135c:	1dba      	adds	r2, r7, #6
 800135e:	f04f 33ff 	mov.w	r3, #4294967295
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	2301      	movs	r3, #1
 8001366:	21ee      	movs	r1, #238	@ 0xee
 8001368:	4803      	ldr	r0, [pc, #12]	@ (8001378 <BMP280_ReadID+0x3c>)
 800136a:	f002 fb5b 	bl	8003a24 <HAL_I2C_Master_Receive>
    return rx_data;
 800136e:	79bb      	ldrb	r3, [r7, #6]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000238 	.word	0x20000238

0800137c <BMP280_Config>:

void BMP280_Config(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af02      	add	r7, sp, #8
    uint8_t tx_data[2];
    // Write CTRL_MEAS register
    tx_data[0] = BMP280_REG_CTRL_MEAS;
 8001382:	23f4      	movs	r3, #244	@ 0xf4
 8001384:	713b      	strb	r3, [r7, #4]
    tx_data[1] = 0x57; // Normal mode, Temp x2, Press x16
 8001386:	2357      	movs	r3, #87	@ 0x57
 8001388:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, tx_data, 2, HAL_MAX_DELAY);
 800138a:	1d3a      	adds	r2, r7, #4
 800138c:	f04f 33ff 	mov.w	r3, #4294967295
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	2302      	movs	r3, #2
 8001394:	21ee      	movs	r1, #238	@ 0xee
 8001396:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <BMP280_Config+0x28>)
 8001398:	f002 fa46 	bl	8003828 <HAL_I2C_Master_Transmit>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000238 	.word	0x20000238

080013a8 <BMP280_ReadCalibration>:

void BMP280_ReadCalibration(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	@ 0x28
 80013ac:	af02      	add	r7, sp, #8
    uint8_t tx_data = BMP280_REG_CALIB_START;
 80013ae:	2388      	movs	r3, #136	@ 0x88
 80013b0:	77fb      	strb	r3, [r7, #31]
    uint8_t rx_data[24];
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 80013b2:	f107 021f 	add.w	r2, r7, #31
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2301      	movs	r3, #1
 80013be:	21ee      	movs	r1, #238	@ 0xee
 80013c0:	4844      	ldr	r0, [pc, #272]	@ (80014d4 <BMP280_ReadCalibration+0x12c>)
 80013c2:	f002 fa31 	bl	8003828 <HAL_I2C_Master_Transmit>
    // Read all 24 bytes
    HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, rx_data, 24, HAL_MAX_DELAY);
 80013c6:	1d3a      	adds	r2, r7, #4
 80013c8:	f04f 33ff 	mov.w	r3, #4294967295
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2318      	movs	r3, #24
 80013d0:	21ee      	movs	r1, #238	@ 0xee
 80013d2:	4840      	ldr	r0, [pc, #256]	@ (80014d4 <BMP280_ReadCalibration+0x12c>)
 80013d4:	f002 fb26 	bl	8003a24 <HAL_I2C_Master_Receive>
    calibData.dig_T1 = (rx_data[1] << 8) | rx_data[0];
 80013d8:	797b      	ldrb	r3, [r7, #5]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	793b      	ldrb	r3, [r7, #4]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	4b3b      	ldr	r3, [pc, #236]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 80013ec:	801a      	strh	r2, [r3, #0]
    calibData.dig_T2 = (int16_t)((rx_data[3] << 8) | rx_data[2]);
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	021b      	lsls	r3, r3, #8
 80013f4:	b21a      	sxth	r2, r3
 80013f6:	79bb      	ldrb	r3, [r7, #6]
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	4313      	orrs	r3, r2
 80013fc:	b21a      	sxth	r2, r3
 80013fe:	4b36      	ldr	r3, [pc, #216]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 8001400:	805a      	strh	r2, [r3, #2]
    calibData.dig_T3 = (int16_t)((rx_data[5] << 8) | rx_data[4]);
 8001402:	7a7b      	ldrb	r3, [r7, #9]
 8001404:	b21b      	sxth	r3, r3
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	b21a      	sxth	r2, r3
 800140a:	7a3b      	ldrb	r3, [r7, #8]
 800140c:	b21b      	sxth	r3, r3
 800140e:	4313      	orrs	r3, r2
 8001410:	b21a      	sxth	r2, r3
 8001412:	4b31      	ldr	r3, [pc, #196]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 8001414:	809a      	strh	r2, [r3, #4]
    calibData.dig_P1 = (rx_data[7] << 8) | rx_data[6];
 8001416:	7afb      	ldrb	r3, [r7, #11]
 8001418:	b21b      	sxth	r3, r3
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	7abb      	ldrb	r3, [r7, #10]
 8001420:	b21b      	sxth	r3, r3
 8001422:	4313      	orrs	r3, r2
 8001424:	b21b      	sxth	r3, r3
 8001426:	b29a      	uxth	r2, r3
 8001428:	4b2b      	ldr	r3, [pc, #172]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 800142a:	80da      	strh	r2, [r3, #6]
    calibData.dig_P2 = (int16_t)((rx_data[9] << 8) | rx_data[8]);
 800142c:	7b7b      	ldrb	r3, [r7, #13]
 800142e:	b21b      	sxth	r3, r3
 8001430:	021b      	lsls	r3, r3, #8
 8001432:	b21a      	sxth	r2, r3
 8001434:	7b3b      	ldrb	r3, [r7, #12]
 8001436:	b21b      	sxth	r3, r3
 8001438:	4313      	orrs	r3, r2
 800143a:	b21a      	sxth	r2, r3
 800143c:	4b26      	ldr	r3, [pc, #152]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 800143e:	811a      	strh	r2, [r3, #8]
    calibData.dig_P3 = (int16_t)((rx_data[11] << 8) | rx_data[10]);
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	b21b      	sxth	r3, r3
 8001444:	021b      	lsls	r3, r3, #8
 8001446:	b21a      	sxth	r2, r3
 8001448:	7bbb      	ldrb	r3, [r7, #14]
 800144a:	b21b      	sxth	r3, r3
 800144c:	4313      	orrs	r3, r2
 800144e:	b21a      	sxth	r2, r3
 8001450:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 8001452:	815a      	strh	r2, [r3, #10]
    calibData.dig_P4 = (int16_t)((rx_data[13] << 8) | rx_data[12]);
 8001454:	7c7b      	ldrb	r3, [r7, #17]
 8001456:	b21b      	sxth	r3, r3
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b21a      	sxth	r2, r3
 800145c:	7c3b      	ldrb	r3, [r7, #16]
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	b21a      	sxth	r2, r3
 8001464:	4b1c      	ldr	r3, [pc, #112]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 8001466:	819a      	strh	r2, [r3, #12]
    calibData.dig_P5 = (int16_t)((rx_data[15] << 8) | rx_data[14]);
 8001468:	7cfb      	ldrb	r3, [r7, #19]
 800146a:	b21b      	sxth	r3, r3
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	b21a      	sxth	r2, r3
 8001470:	7cbb      	ldrb	r3, [r7, #18]
 8001472:	b21b      	sxth	r3, r3
 8001474:	4313      	orrs	r3, r2
 8001476:	b21a      	sxth	r2, r3
 8001478:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 800147a:	81da      	strh	r2, [r3, #14]
    calibData.dig_P6 = (int16_t)((rx_data[17] << 8) | rx_data[16]);
 800147c:	7d7b      	ldrb	r3, [r7, #21]
 800147e:	b21b      	sxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b21a      	sxth	r2, r3
 8001484:	7d3b      	ldrb	r3, [r7, #20]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	b21a      	sxth	r2, r3
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 800148e:	821a      	strh	r2, [r3, #16]
    calibData.dig_P7 = (int16_t)((rx_data[19] << 8) | rx_data[18]);
 8001490:	7dfb      	ldrb	r3, [r7, #23]
 8001492:	b21b      	sxth	r3, r3
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	b21a      	sxth	r2, r3
 8001498:	7dbb      	ldrb	r3, [r7, #22]
 800149a:	b21b      	sxth	r3, r3
 800149c:	4313      	orrs	r3, r2
 800149e:	b21a      	sxth	r2, r3
 80014a0:	4b0d      	ldr	r3, [pc, #52]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 80014a2:	825a      	strh	r2, [r3, #18]
    calibData.dig_P8 = (int16_t)((rx_data[21] << 8) | rx_data[20]);
 80014a4:	7e7b      	ldrb	r3, [r7, #25]
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	b21a      	sxth	r2, r3
 80014ac:	7e3b      	ldrb	r3, [r7, #24]
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	4313      	orrs	r3, r2
 80014b2:	b21a      	sxth	r2, r3
 80014b4:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 80014b6:	829a      	strh	r2, [r3, #20]
    calibData.dig_P9 = (int16_t)((rx_data[23] << 8) | rx_data[22]);
 80014b8:	7efb      	ldrb	r3, [r7, #27]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	b21a      	sxth	r2, r3
 80014c0:	7ebb      	ldrb	r3, [r7, #26]
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	4b03      	ldr	r3, [pc, #12]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 80014ca:	82da      	strh	r2, [r3, #22]
}
 80014cc:	bf00      	nop
 80014ce:	3720      	adds	r7, #32
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000238 	.word	0x20000238
 80014d8:	200001f4 	.word	0x200001f4

080014dc <BMP280_Init>:

void BMP280_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
    uint8_t id = BMP280_ReadID();
 80014e2:	f7ff ff2b 	bl	800133c <BMP280_ReadID>
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
    printf("BMP280 found (ID: 0x%02X). Configuring...\r\n", id);
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	4619      	mov	r1, r3
 80014ee:	4805      	ldr	r0, [pc, #20]	@ (8001504 <BMP280_Init+0x28>)
 80014f0:	f006 fa74 	bl	80079dc <iprintf>
    BMP280_ReadCalibration();
 80014f4:	f7ff ff58 	bl	80013a8 <BMP280_ReadCalibration>
    BMP280_Config();
 80014f8:	f7ff ff40 	bl	800137c <BMP280_Config>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	0800bf00 	.word	0x0800bf00

08001508 <BMP280_ReadTemperaturePressure>:

void BMP280_ReadTemperaturePressure(float *temp, float *press)
{
 8001508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800150c:	b0d4      	sub	sp, #336	@ 0x150
 800150e:	af02      	add	r7, sp, #8
 8001510:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8001514:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    uint8_t tx_data = BMP280_REG_PRESS_MSB;
 8001518:	23f7      	movs	r3, #247	@ 0xf7
 800151a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    uint8_t rx_data[6]; // Press_MSB, Press_LSB, Press_XLSB, Temp_MSB, Temp_LSB, Temp_XLSB
    int32_t adc_P, adc_T;
    // Read data from 0xF7
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 800151e:	f207 1217 	addw	r2, r7, #279	@ 0x117
 8001522:	f04f 33ff 	mov.w	r3, #4294967295
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	2301      	movs	r3, #1
 800152a:	21ee      	movs	r1, #238	@ 0xee
 800152c:	48e8      	ldr	r0, [pc, #928]	@ (80018d0 <BMP280_ReadTemperaturePressure+0x3c8>)
 800152e:	f002 f97b 	bl	8003828 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, rx_data, 6, HAL_MAX_DELAY);
 8001532:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001536:	f04f 33ff 	mov.w	r3, #4294967295
 800153a:	9300      	str	r3, [sp, #0]
 800153c:	2306      	movs	r3, #6
 800153e:	21ee      	movs	r1, #238	@ 0xee
 8001540:	48e3      	ldr	r0, [pc, #908]	@ (80018d0 <BMP280_ReadTemperaturePressure+0x3c8>)
 8001542:	f002 fa6f 	bl	8003a24 <HAL_I2C_Master_Receive>
    adc_P = (rx_data[0] << 12) | (rx_data[1] << 4) | (rx_data[2] >> 4);
 8001546:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 800154a:	031a      	lsls	r2, r3, #12
 800154c:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 8001550:	011b      	lsls	r3, r3, #4
 8001552:	431a      	orrs	r2, r3
 8001554:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8001558:	091b      	lsrs	r3, r3, #4
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    adc_T = (rx_data[3] << 12) | (rx_data[4] << 4) | (rx_data[5] >> 4);
 8001562:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001566:	031a      	lsls	r2, r3, #12
 8001568:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800156c:	011b      	lsls	r3, r3, #4
 800156e:	431a      	orrs	r2, r3
 8001570:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8001574:	091b      	lsrs	r3, r3, #4
 8001576:	b2db      	uxtb	r3, r3
 8001578:	4313      	orrs	r3, r2
 800157a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    // --- Temperature Compensation
    int32_t var1, var2, T;
    var1 = ((((adc_T >> 3) - ((int32_t)calibData.dig_T1 << 1))) * ((int32_t)calibData.dig_T2)) >> 11;
 800157e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001582:	10da      	asrs	r2, r3, #3
 8001584:	4bd3      	ldr	r3, [pc, #844]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	1ad2      	subs	r2, r2, r3
 800158c:	4bd1      	ldr	r3, [pc, #836]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 800158e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001592:	fb02 f303 	mul.w	r3, r2, r3
 8001596:	12db      	asrs	r3, r3, #11
 8001598:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    var2 = (((((adc_T >> 4) - ((int32_t)calibData.dig_T1)) * ((adc_T >> 4) - ((int32_t)calibData.dig_T1))) >> 12) * ((int32_t)calibData.dig_T3)) >> 14;
 800159c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80015a0:	111a      	asrs	r2, r3, #4
 80015a2:	4bcc      	ldr	r3, [pc, #816]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	1ad1      	subs	r1, r2, r3
 80015a8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80015ac:	111a      	asrs	r2, r3, #4
 80015ae:	4bc9      	ldr	r3, [pc, #804]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	fb01 f303 	mul.w	r3, r1, r3
 80015b8:	131a      	asrs	r2, r3, #12
 80015ba:	4bc6      	ldr	r3, [pc, #792]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80015bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015c0:	fb02 f303 	mul.w	r3, r2, r3
 80015c4:	139b      	asrs	r3, r3, #14
 80015c6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    t_fine = var1 + var2;
 80015ca:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80015ce:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80015d2:	441a      	add	r2, r3
 80015d4:	4bc0      	ldr	r3, [pc, #768]	@ (80018d8 <BMP280_ReadTemperaturePressure+0x3d0>)
 80015d6:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
 80015d8:	4bbf      	ldr	r3, [pc, #764]	@ (80018d8 <BMP280_ReadTemperaturePressure+0x3d0>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	3380      	adds	r3, #128	@ 0x80
 80015e4:	121b      	asrs	r3, r3, #8
 80015e6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    *temp = T / 100.0f;
 80015ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f6:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 80018dc <BMP280_ReadTemperaturePressure+0x3d4>
 80015fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001602:	edc3 7a00 	vstr	s15, [r3]

    // --- Pressure Compensation
    int64_t p_var1, p_var2, p;
    p_var1 = (int64_t)t_fine - 128000;
 8001606:	4bb4      	ldr	r3, [pc, #720]	@ (80018d8 <BMP280_ReadTemperaturePressure+0x3d0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	17da      	asrs	r2, r3, #31
 800160c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001610:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001614:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001618:	460b      	mov	r3, r1
 800161a:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 800161e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001620:	4613      	mov	r3, r2
 8001622:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001626:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001628:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800162c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p_var2 = p_var1 * p_var1 * (int64_t)calibData.dig_P6;
 8001630:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001634:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001638:	fb03 f102 	mul.w	r1, r3, r2
 800163c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001640:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001644:	fb02 f303 	mul.w	r3, r2, r3
 8001648:	18ca      	adds	r2, r1, r3
 800164a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800164e:	fba3 4503 	umull	r4, r5, r3, r3
 8001652:	1953      	adds	r3, r2, r5
 8001654:	461d      	mov	r5, r3
 8001656:	4b9f      	ldr	r3, [pc, #636]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001658:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800165c:	b21b      	sxth	r3, r3
 800165e:	17da      	asrs	r2, r3, #31
 8001660:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001664:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001668:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800166c:	4603      	mov	r3, r0
 800166e:	fb03 f205 	mul.w	r2, r3, r5
 8001672:	460b      	mov	r3, r1
 8001674:	fb04 f303 	mul.w	r3, r4, r3
 8001678:	4413      	add	r3, r2
 800167a:	4602      	mov	r2, r0
 800167c:	fba4 1202 	umull	r1, r2, r4, r2
 8001680:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001684:	460a      	mov	r2, r1
 8001686:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800168a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800168e:	4413      	add	r3, r2
 8001690:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001694:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8001698:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 800169c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var2 = p_var2 + ((p_var1 * (int64_t)calibData.dig_P5) << 17);
 80016a0:	4b8c      	ldr	r3, [pc, #560]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80016a2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	17da      	asrs	r2, r3, #31
 80016aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80016ae:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80016b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016b6:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 80016ba:	462a      	mov	r2, r5
 80016bc:	fb02 f203 	mul.w	r2, r2, r3
 80016c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80016c4:	4621      	mov	r1, r4
 80016c6:	fb01 f303 	mul.w	r3, r1, r3
 80016ca:	441a      	add	r2, r3
 80016cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016d0:	4621      	mov	r1, r4
 80016d2:	fba3 ab01 	umull	sl, fp, r3, r1
 80016d6:	eb02 030b 	add.w	r3, r2, fp
 80016da:	469b      	mov	fp, r3
 80016dc:	f04f 0000 	mov.w	r0, #0
 80016e0:	f04f 0100 	mov.w	r1, #0
 80016e4:	ea4f 414b 	mov.w	r1, fp, lsl #17
 80016e8:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80016ec:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80016f0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80016f4:	1814      	adds	r4, r2, r0
 80016f6:	643c      	str	r4, [r7, #64]	@ 0x40
 80016f8:	414b      	adcs	r3, r1
 80016fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80016fc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001700:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var2 = p_var2 + (((int64_t)calibData.dig_P4) << 35);
 8001704:	4b73      	ldr	r3, [pc, #460]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001706:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800170a:	b21b      	sxth	r3, r3
 800170c:	17da      	asrs	r2, r3, #31
 800170e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001712:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001716:	f04f 0000 	mov.w	r0, #0
 800171a:	f04f 0100 	mov.w	r1, #0
 800171e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001722:	00d9      	lsls	r1, r3, #3
 8001724:	2000      	movs	r0, #0
 8001726:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800172a:	1814      	adds	r4, r2, r0
 800172c:	63bc      	str	r4, [r7, #56]	@ 0x38
 800172e:	414b      	adcs	r3, r1
 8001730:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001732:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001736:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var1 = ((p_var1 * p_var1 * (int64_t)calibData.dig_P3) >> 8) + ((p_var1 * (int64_t)calibData.dig_P2) << 12);
 800173a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800173e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001742:	fb03 f102 	mul.w	r1, r3, r2
 8001746:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800174a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800174e:	fb02 f303 	mul.w	r3, r2, r3
 8001752:	18ca      	adds	r2, r1, r3
 8001754:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001758:	fba3 8903 	umull	r8, r9, r3, r3
 800175c:	eb02 0309 	add.w	r3, r2, r9
 8001760:	4699      	mov	r9, r3
 8001762:	4b5c      	ldr	r3, [pc, #368]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001764:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001768:	b21b      	sxth	r3, r3
 800176a:	17da      	asrs	r2, r3, #31
 800176c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001770:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001774:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001778:	4603      	mov	r3, r0
 800177a:	fb03 f209 	mul.w	r2, r3, r9
 800177e:	460b      	mov	r3, r1
 8001780:	fb08 f303 	mul.w	r3, r8, r3
 8001784:	4413      	add	r3, r2
 8001786:	4602      	mov	r2, r0
 8001788:	fba8 1202 	umull	r1, r2, r8, r2
 800178c:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001790:	460a      	mov	r2, r1
 8001792:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8001796:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800179a:	4413      	add	r3, r2
 800179c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80017a0:	f04f 0000 	mov.w	r0, #0
 80017a4:	f04f 0100 	mov.w	r1, #0
 80017a8:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80017ac:	4623      	mov	r3, r4
 80017ae:	0a18      	lsrs	r0, r3, #8
 80017b0:	462b      	mov	r3, r5
 80017b2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80017b6:	462b      	mov	r3, r5
 80017b8:	1219      	asrs	r1, r3, #8
 80017ba:	4b46      	ldr	r3, [pc, #280]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80017bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80017c0:	b21b      	sxth	r3, r3
 80017c2:	17da      	asrs	r2, r3, #31
 80017c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80017c8:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80017cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017d0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80017d4:	464a      	mov	r2, r9
 80017d6:	fb02 f203 	mul.w	r2, r2, r3
 80017da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80017de:	4644      	mov	r4, r8
 80017e0:	fb04 f303 	mul.w	r3, r4, r3
 80017e4:	441a      	add	r2, r3
 80017e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017ea:	4644      	mov	r4, r8
 80017ec:	fba3 4304 	umull	r4, r3, r3, r4
 80017f0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80017f4:	4623      	mov	r3, r4
 80017f6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80017fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80017fe:	18d3      	adds	r3, r2, r3
 8001800:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001810:	464c      	mov	r4, r9
 8001812:	0323      	lsls	r3, r4, #12
 8001814:	4644      	mov	r4, r8
 8001816:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800181a:	4644      	mov	r4, r8
 800181c:	0322      	lsls	r2, r4, #12
 800181e:	1884      	adds	r4, r0, r2
 8001820:	633c      	str	r4, [r7, #48]	@ 0x30
 8001822:	eb41 0303 	adc.w	r3, r1, r3
 8001826:	637b      	str	r3, [r7, #52]	@ 0x34
 8001828:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800182c:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    p_var1 = (((((int64_t)1) << 47) + p_var1)) * ((int64_t)calibData.dig_P1) >> 33;
 8001830:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001834:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001838:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 800183c:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001840:	4b24      	ldr	r3, [pc, #144]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001842:	88db      	ldrh	r3, [r3, #6]
 8001844:	b29b      	uxth	r3, r3
 8001846:	2200      	movs	r2, #0
 8001848:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800184c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001850:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001854:	462b      	mov	r3, r5
 8001856:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800185a:	4642      	mov	r2, r8
 800185c:	fb02 f203 	mul.w	r2, r2, r3
 8001860:	464b      	mov	r3, r9
 8001862:	4621      	mov	r1, r4
 8001864:	fb01 f303 	mul.w	r3, r1, r3
 8001868:	4413      	add	r3, r2
 800186a:	4622      	mov	r2, r4
 800186c:	4641      	mov	r1, r8
 800186e:	fba2 1201 	umull	r1, r2, r2, r1
 8001872:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001876:	460a      	mov	r2, r1
 8001878:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800187c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001880:	4413      	add	r3, r2
 8001882:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	f04f 0300 	mov.w	r3, #0
 800188e:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001892:	4629      	mov	r1, r5
 8001894:	104a      	asrs	r2, r1, #1
 8001896:	4629      	mov	r1, r5
 8001898:	17cb      	asrs	r3, r1, #31
 800189a:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p = 1048576 - adc_P;
 800189e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80018a2:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80018a6:	17da      	asrs	r2, r3, #31
 80018a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80018ac:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80018b0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - p_var2) * 3125) / p_var1;
 80018b4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018b8:	105b      	asrs	r3, r3, #1
 80018ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80018be:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018c2:	07db      	lsls	r3, r3, #31
 80018c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80018c8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80018cc:	e008      	b.n	80018e0 <BMP280_ReadTemperaturePressure+0x3d8>
 80018ce:	bf00      	nop
 80018d0:	20000238 	.word	0x20000238
 80018d4:	200001f4 	.word	0x200001f4
 80018d8:	2000020c 	.word	0x2000020c
 80018dc:	42c80000 	.word	0x42c80000
 80018e0:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 80018e4:	4621      	mov	r1, r4
 80018e6:	1a89      	subs	r1, r1, r2
 80018e8:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80018ec:	4629      	mov	r1, r5
 80018ee:	eb61 0303 	sbc.w	r3, r1, r3
 80018f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80018f6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80018fa:	4622      	mov	r2, r4
 80018fc:	462b      	mov	r3, r5
 80018fe:	1891      	adds	r1, r2, r2
 8001900:	6239      	str	r1, [r7, #32]
 8001902:	415b      	adcs	r3, r3
 8001904:	627b      	str	r3, [r7, #36]	@ 0x24
 8001906:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800190a:	4621      	mov	r1, r4
 800190c:	1851      	adds	r1, r2, r1
 800190e:	61b9      	str	r1, [r7, #24]
 8001910:	4629      	mov	r1, r5
 8001912:	414b      	adcs	r3, r1
 8001914:	61fb      	str	r3, [r7, #28]
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	f04f 0300 	mov.w	r3, #0
 800191e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001922:	4649      	mov	r1, r9
 8001924:	018b      	lsls	r3, r1, #6
 8001926:	4641      	mov	r1, r8
 8001928:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800192c:	4641      	mov	r1, r8
 800192e:	018a      	lsls	r2, r1, #6
 8001930:	4641      	mov	r1, r8
 8001932:	1889      	adds	r1, r1, r2
 8001934:	6139      	str	r1, [r7, #16]
 8001936:	4649      	mov	r1, r9
 8001938:	eb43 0101 	adc.w	r1, r3, r1
 800193c:	6179      	str	r1, [r7, #20]
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	f04f 0300 	mov.w	r3, #0
 8001946:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800194a:	4649      	mov	r1, r9
 800194c:	008b      	lsls	r3, r1, #2
 800194e:	4641      	mov	r1, r8
 8001950:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001954:	4641      	mov	r1, r8
 8001956:	008a      	lsls	r2, r1, #2
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	4603      	mov	r3, r0
 800195e:	4622      	mov	r2, r4
 8001960:	189b      	adds	r3, r3, r2
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	460b      	mov	r3, r1
 8001966:	462a      	mov	r2, r5
 8001968:	eb42 0303 	adc.w	r3, r2, r3
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800197a:	4649      	mov	r1, r9
 800197c:	008b      	lsls	r3, r1, #2
 800197e:	4641      	mov	r1, r8
 8001980:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001984:	4641      	mov	r1, r8
 8001986:	008a      	lsls	r2, r1, #2
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	4603      	mov	r3, r0
 800198e:	4622      	mov	r2, r4
 8001990:	189b      	adds	r3, r3, r2
 8001992:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001994:	462b      	mov	r3, r5
 8001996:	460a      	mov	r2, r1
 8001998:	eb42 0303 	adc.w	r3, r2, r3
 800199c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800199e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80019a2:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80019a6:	f7ff faad 	bl	8000f04 <__aeabi_ldivmod>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    p_var1 = (((int64_t)calibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80019b2:	4b6d      	ldr	r3, [pc, #436]	@ (8001b68 <BMP280_ReadTemperaturePressure+0x660>)
 80019b4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80019b8:	b21b      	sxth	r3, r3
 80019ba:	17da      	asrs	r2, r3, #31
 80019bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80019be:	677a      	str	r2, [r7, #116]	@ 0x74
 80019c0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80019c4:	f04f 0000 	mov.w	r0, #0
 80019c8:	f04f 0100 	mov.w	r1, #0
 80019cc:	0b50      	lsrs	r0, r2, #13
 80019ce:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019d2:	1359      	asrs	r1, r3, #13
 80019d4:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80019d8:	462b      	mov	r3, r5
 80019da:	fb00 f203 	mul.w	r2, r0, r3
 80019de:	4623      	mov	r3, r4
 80019e0:	fb03 f301 	mul.w	r3, r3, r1
 80019e4:	4413      	add	r3, r2
 80019e6:	4622      	mov	r2, r4
 80019e8:	fba2 1200 	umull	r1, r2, r2, r0
 80019ec:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80019f0:	460a      	mov	r2, r1
 80019f2:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80019f6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80019fa:	4413      	add	r3, r2
 80019fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001a00:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a04:	f04f 0000 	mov.w	r0, #0
 8001a08:	f04f 0100 	mov.w	r1, #0
 8001a0c:	0b50      	lsrs	r0, r2, #13
 8001a0e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a12:	1359      	asrs	r1, r3, #13
 8001a14:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001a18:	462b      	mov	r3, r5
 8001a1a:	fb00 f203 	mul.w	r2, r0, r3
 8001a1e:	4623      	mov	r3, r4
 8001a20:	fb03 f301 	mul.w	r3, r3, r1
 8001a24:	4413      	add	r3, r2
 8001a26:	4622      	mov	r2, r4
 8001a28:	fba2 1200 	umull	r1, r2, r2, r0
 8001a2c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001a30:	460a      	mov	r2, r1
 8001a32:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001a36:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001a3a:	4413      	add	r3, r2
 8001a3c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	0e4a      	lsrs	r2, r1, #25
 8001a50:	4629      	mov	r1, r5
 8001a52:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001a56:	4629      	mov	r1, r5
 8001a58:	164b      	asrs	r3, r1, #25
 8001a5a:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p_var2 = (((int64_t)calibData.dig_P8) * p) >> 19;
 8001a5e:	4b42      	ldr	r3, [pc, #264]	@ (8001b68 <BMP280_ReadTemperaturePressure+0x660>)
 8001a60:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001a64:	b21b      	sxth	r3, r3
 8001a66:	17da      	asrs	r2, r3, #31
 8001a68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a6c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001a70:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001a74:	462a      	mov	r2, r5
 8001a76:	fb02 f203 	mul.w	r2, r2, r3
 8001a7a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001a7e:	4621      	mov	r1, r4
 8001a80:	fb01 f303 	mul.w	r3, r1, r3
 8001a84:	4413      	add	r3, r2
 8001a86:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001a8a:	4621      	mov	r1, r4
 8001a8c:	fba2 1201 	umull	r1, r2, r2, r1
 8001a90:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001a94:	460a      	mov	r2, r1
 8001a96:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001a9a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001a9e:	4413      	add	r3, r2
 8001aa0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001aa4:	f04f 0200 	mov.w	r2, #0
 8001aa8:	f04f 0300 	mov.w	r3, #0
 8001aac:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001ab0:	4621      	mov	r1, r4
 8001ab2:	0cca      	lsrs	r2, r1, #19
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001aba:	4629      	mov	r1, r5
 8001abc:	14cb      	asrs	r3, r1, #19
 8001abe:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p = ((p + p_var1 + p_var2) >> 8) + (((int64_t)calibData.dig_P7) << 4);
 8001ac2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001ac6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001aca:	1884      	adds	r4, r0, r2
 8001acc:	663c      	str	r4, [r7, #96]	@ 0x60
 8001ace:	eb41 0303 	adc.w	r3, r1, r3
 8001ad2:	667b      	str	r3, [r7, #100]	@ 0x64
 8001ad4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001ad8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001adc:	4621      	mov	r1, r4
 8001ade:	1889      	adds	r1, r1, r2
 8001ae0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001ae2:	4629      	mov	r1, r5
 8001ae4:	eb43 0101 	adc.w	r1, r3, r1
 8001ae8:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001aea:	f04f 0000 	mov.w	r0, #0
 8001aee:	f04f 0100 	mov.w	r1, #0
 8001af2:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001af6:	4623      	mov	r3, r4
 8001af8:	0a18      	lsrs	r0, r3, #8
 8001afa:	462b      	mov	r3, r5
 8001afc:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b00:	462b      	mov	r3, r5
 8001b02:	1219      	asrs	r1, r3, #8
 8001b04:	4b18      	ldr	r3, [pc, #96]	@ (8001b68 <BMP280_ReadTemperaturePressure+0x660>)
 8001b06:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	17da      	asrs	r2, r3, #31
 8001b0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b10:	657a      	str	r2, [r7, #84]	@ 0x54
 8001b12:	f04f 0200 	mov.w	r2, #0
 8001b16:	f04f 0300 	mov.w	r3, #0
 8001b1a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001b1e:	464c      	mov	r4, r9
 8001b20:	0123      	lsls	r3, r4, #4
 8001b22:	4644      	mov	r4, r8
 8001b24:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001b28:	4644      	mov	r4, r8
 8001b2a:	0122      	lsls	r2, r4, #4
 8001b2c:	1884      	adds	r4, r0, r2
 8001b2e:	603c      	str	r4, [r7, #0]
 8001b30:	eb41 0303 	adc.w	r3, r1, r3
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b3a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    *press = (float)p / 256.0f;
 8001b3e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001b42:	f7ff f9a1 	bl	8000e88 <__aeabi_l2f>
 8001b46:	ee06 0a90 	vmov	s13, r0
 8001b4a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001b6c <BMP280_ReadTemperaturePressure+0x664>
 8001b4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b52:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001b56:	edc3 7a00 	vstr	s15, [r3]
}
 8001b5a:	bf00      	nop
 8001b5c:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8001b60:	46bd      	mov	sp, r7
 8001b62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b66:	bf00      	nop
 8001b68:	200001f4 	.word	0x200001f4
 8001b6c:	43800000 	.word	0x43800000

08001b70 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001b74:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b76:	4a18      	ldr	r2, [pc, #96]	@ (8001bd8 <MX_CAN1_Init+0x68>)
 8001b78:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8001b7a:	4b16      	ldr	r3, [pc, #88]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b7c:	2206      	movs	r2, #6
 8001b7e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b80:	4b14      	ldr	r3, [pc, #80]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b86:	4b13      	ldr	r3, [pc, #76]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001b8c:	4b11      	ldr	r3, [pc, #68]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b8e:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001b92:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001b94:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b96:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b9a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001bae:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001bb4:	4b07      	ldr	r3, [pc, #28]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001bba:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001bc0:	4804      	ldr	r0, [pc, #16]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001bc2:	f000 ff8b 	bl	8002adc <HAL_CAN_Init>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001bcc:	f000 fb9e 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001bd0:	bf00      	nop
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20000210 	.word	0x20000210
 8001bd8:	40006400 	.word	0x40006400

08001bdc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a19      	ldr	r2, [pc, #100]	@ (8001c60 <HAL_CAN_MspInit+0x84>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d12c      	bne.n	8001c58 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	4b18      	ldr	r3, [pc, #96]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	4a17      	ldr	r2, [pc, #92]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c0e:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	4a10      	ldr	r2, [pc, #64]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c44:	2303      	movs	r3, #3
 8001c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001c48:	2309      	movs	r3, #9
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4c:	f107 0314 	add.w	r3, r7, #20
 8001c50:	4619      	mov	r1, r3
 8001c52:	4805      	ldr	r0, [pc, #20]	@ (8001c68 <HAL_CAN_MspInit+0x8c>)
 8001c54:	f001 faf6 	bl	8003244 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001c58:	bf00      	nop
 8001c5a:	3728      	adds	r7, #40	@ 0x28
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40006400 	.word	0x40006400
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020400 	.word	0x40020400

08001c6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
 8001c80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	4b2d      	ldr	r3, [pc, #180]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001c8c:	f043 0304 	orr.w	r3, r3, #4
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b2a      	ldr	r3, [pc, #168]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0304 	and.w	r3, r3, #4
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	4b26      	ldr	r3, [pc, #152]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a25      	ldr	r2, [pc, #148]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b23      	ldr	r3, [pc, #140]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b1c      	ldr	r3, [pc, #112]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	4a17      	ldr	r2, [pc, #92]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	607b      	str	r3, [r7, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2120      	movs	r1, #32
 8001cf6:	4812      	ldr	r0, [pc, #72]	@ (8001d40 <MX_GPIO_Init+0xd4>)
 8001cf8:	f001 fc38 	bl	800356c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001cfc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d02:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	4619      	mov	r1, r3
 8001d12:	480c      	ldr	r0, [pc, #48]	@ (8001d44 <MX_GPIO_Init+0xd8>)
 8001d14:	f001 fa96 	bl	8003244 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d18:	2320      	movs	r3, #32
 8001d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d24:	2300      	movs	r3, #0
 8001d26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4804      	ldr	r0, [pc, #16]	@ (8001d40 <MX_GPIO_Init+0xd4>)
 8001d30:	f001 fa88 	bl	8003244 <HAL_GPIO_Init>

}
 8001d34:	bf00      	nop
 8001d36:	3728      	adds	r7, #40	@ 0x28
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020000 	.word	0x40020000
 8001d44:	40020800 	.word	0x40020800

08001d48 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d4e:	4a13      	ldr	r2, [pc, #76]	@ (8001d9c <MX_I2C1_Init+0x54>)
 8001d50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d52:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d54:	4a12      	ldr	r2, [pc, #72]	@ (8001da0 <MX_I2C1_Init+0x58>)
 8001d56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d58:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d6a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d78:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d84:	4804      	ldr	r0, [pc, #16]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d86:	f001 fc0b 	bl	80035a0 <HAL_I2C_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d90:	f000 fabc 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20000238 	.word	0x20000238
 8001d9c:	40005400 	.word	0x40005400
 8001da0:	000186a0 	.word	0x000186a0

08001da4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	@ 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a19      	ldr	r2, [pc, #100]	@ (8001e28 <HAL_I2C_MspInit+0x84>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d12b      	bne.n	8001e1e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b18      	ldr	r3, [pc, #96]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	4a17      	ldr	r2, [pc, #92]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd6:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001de2:	23c0      	movs	r3, #192	@ 0xc0
 8001de4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001de6:	2312      	movs	r3, #18
 8001de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dee:	2303      	movs	r3, #3
 8001df0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001df2:	2304      	movs	r3, #4
 8001df4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df6:	f107 0314 	add.w	r3, r7, #20
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	480c      	ldr	r0, [pc, #48]	@ (8001e30 <HAL_I2C_MspInit+0x8c>)
 8001dfe:	f001 fa21 	bl	8003244 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0a:	4a08      	ldr	r2, [pc, #32]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001e0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e12:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e1e:	bf00      	nop
 8001e20:	3728      	adds	r7, #40	@ 0x28
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40005400 	.word	0x40005400
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40020400 	.word	0x40020400

08001e34 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001e3c:	1d39      	adds	r1, r7, #4
 8001e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e42:	2201      	movs	r2, #1
 8001e44:	4803      	ldr	r0, [pc, #12]	@ (8001e54 <__io_putchar+0x20>)
 8001e46:	f003 fe87 	bl	8005b58 <HAL_UART_Transmit>
	return ch;
 8001e4a:	687b      	ldr	r3, [r7, #4]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000310 	.word	0x20000310

08001e58 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a19      	ldr	r2, [pc, #100]	@ (8001ecc <HAL_UART_RxCpltCallback+0x74>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d12c      	bne.n	8001ec4 <HAL_UART_RxCpltCallback+0x6c>
  {
    if (rxByte == '\n' || rxByte == '\r')
 8001e6a:	4b19      	ldr	r3, [pc, #100]	@ (8001ed0 <HAL_UART_RxCpltCallback+0x78>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b0a      	cmp	r3, #10
 8001e70:	d003      	beq.n	8001e7a <HAL_UART_RxCpltCallback+0x22>
 8001e72:	4b17      	ldr	r3, [pc, #92]	@ (8001ed0 <HAL_UART_RxCpltCallback+0x78>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b0d      	cmp	r3, #13
 8001e78:	d110      	bne.n	8001e9c <HAL_UART_RxCpltCallback+0x44>
    {
      rxBuffer[rxIndex] = '\0';
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	4b15      	ldr	r3, [pc, #84]	@ (8001ed8 <HAL_UART_RxCpltCallback+0x80>)
 8001e82:	2100      	movs	r1, #0
 8001e84:	5499      	strb	r1, [r3, r2]
      if (rxIndex > 0)
 8001e86:	4b13      	ldr	r3, [pc, #76]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d002      	beq.n	8001e94 <HAL_UART_RxCpltCallback+0x3c>
      {
          cmdReceived = 1;
 8001e8e:	4b13      	ldr	r3, [pc, #76]	@ (8001edc <HAL_UART_RxCpltCallback+0x84>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	701a      	strb	r2, [r3, #0]
      }
      rxIndex = 0;
 8001e94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	e00e      	b.n	8001eba <HAL_UART_RxCpltCallback+0x62>
    }
    else
    {
      if (rxIndex < 31)
 8001e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b1e      	cmp	r3, #30
 8001ea2:	d80a      	bhi.n	8001eba <HAL_UART_RxCpltCallback+0x62>
      {
        rxBuffer[rxIndex++] = (char)rxByte;
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	b2d1      	uxtb	r1, r2
 8001eac:	4a09      	ldr	r2, [pc, #36]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001eae:	7011      	strb	r1, [r2, #0]
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b07      	ldr	r3, [pc, #28]	@ (8001ed0 <HAL_UART_RxCpltCallback+0x78>)
 8001eb4:	7819      	ldrb	r1, [r3, #0]
 8001eb6:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <HAL_UART_RxCpltCallback+0x80>)
 8001eb8:	5499      	strb	r1, [r3, r2]
      }
    }
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4904      	ldr	r1, [pc, #16]	@ (8001ed0 <HAL_UART_RxCpltCallback+0x78>)
 8001ebe:	4808      	ldr	r0, [pc, #32]	@ (8001ee0 <HAL_UART_RxCpltCallback+0x88>)
 8001ec0:	f003 fed5 	bl	8005c6e <HAL_UART_Receive_IT>
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40011000 	.word	0x40011000
 8001ed0:	2000028c 	.word	0x2000028c
 8001ed4:	200002b0 	.word	0x200002b0
 8001ed8:	20000290 	.word	0x20000290
 8001edc:	200002b1 	.word	0x200002b1
 8001ee0:	200002c8 	.word	0x200002c8

08001ee4 <ProcessCommand>:

void ProcessCommand(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	ed2d 8b02 	vpush	{d8}
 8001eea:	b096      	sub	sp, #88	@ 0x58
 8001eec:	af00      	add	r7, sp, #0
	char txBuffer[64];
	
    printf("CMD_RX: %s\r\n", rxBuffer);
 8001eee:	4981      	ldr	r1, [pc, #516]	@ (80020f4 <ProcessCommand+0x210>)
 8001ef0:	4881      	ldr	r0, [pc, #516]	@ (80020f8 <ProcessCommand+0x214>)
 8001ef2:	f005 fd73 	bl	80079dc <iprintf>

	if (strcmp(rxBuffer, "GET_T") == 0)
 8001ef6:	4981      	ldr	r1, [pc, #516]	@ (80020fc <ProcessCommand+0x218>)
 8001ef8:	487e      	ldr	r0, [pc, #504]	@ (80020f4 <ProcessCommand+0x210>)
 8001efa:	f7fe f989 	bl	8000210 <strcmp>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d11e      	bne.n	8001f42 <ProcessCommand+0x5e>
	{
        // Return last known stable value or read new one
		sprintf(txBuffer, "T=%+06.2f_C\n", current_temp); // Format per TP2
 8001f04:	4b7e      	ldr	r3, [pc, #504]	@ (8002100 <ProcessCommand+0x21c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fb4d 	bl	80005a8 <__aeabi_f2d>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	f107 0014 	add.w	r0, r7, #20
 8001f16:	497b      	ldr	r1, [pc, #492]	@ (8002104 <ProcessCommand+0x220>)
 8001f18:	f005 fdd0 	bl	8007abc <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe f9d5 	bl	80002d0 <strlen>
 8001f26:	4603      	mov	r3, r0
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	f107 0114 	add.w	r1, r7, #20
 8001f2e:	2364      	movs	r3, #100	@ 0x64
 8001f30:	4875      	ldr	r0, [pc, #468]	@ (8002108 <ProcessCommand+0x224>)
 8001f32:	f003 fe11 	bl	8005b58 <HAL_UART_Transmit>
		printf(txBuffer);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f005 fd4e 	bl	80079dc <iprintf>
	}
    else 
    {
        HAL_UART_Transmit(&huart1, (uint8_t*)"ERR\n", 4, 100);
    }
}
 8001f40:	e0d1      	b.n	80020e6 <ProcessCommand+0x202>
	else if (strcmp(rxBuffer, "GET_P") == 0)
 8001f42:	4972      	ldr	r1, [pc, #456]	@ (800210c <ProcessCommand+0x228>)
 8001f44:	486b      	ldr	r0, [pc, #428]	@ (80020f4 <ProcessCommand+0x210>)
 8001f46:	f7fe f963 	bl	8000210 <strcmp>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d11e      	bne.n	8001f8e <ProcessCommand+0xaa>
		sprintf(txBuffer, "P=%06.0fPa\n", current_press);
 8001f50:	4b6f      	ldr	r3, [pc, #444]	@ (8002110 <ProcessCommand+0x22c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7fe fb27 	bl	80005a8 <__aeabi_f2d>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	f107 0014 	add.w	r0, r7, #20
 8001f62:	496c      	ldr	r1, [pc, #432]	@ (8002114 <ProcessCommand+0x230>)
 8001f64:	f005 fdaa 	bl	8007abc <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe f9af 	bl	80002d0 <strlen>
 8001f72:	4603      	mov	r3, r0
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	f107 0114 	add.w	r1, r7, #20
 8001f7a:	2364      	movs	r3, #100	@ 0x64
 8001f7c:	4862      	ldr	r0, [pc, #392]	@ (8002108 <ProcessCommand+0x224>)
 8001f7e:	f003 fdeb 	bl	8005b58 <HAL_UART_Transmit>
		printf(txBuffer);
 8001f82:	f107 0314 	add.w	r3, r7, #20
 8001f86:	4618      	mov	r0, r3
 8001f88:	f005 fd28 	bl	80079dc <iprintf>
}
 8001f8c:	e0ab      	b.n	80020e6 <ProcessCommand+0x202>
	else if (strncmp(rxBuffer, "SET_K=", 6) == 0)
 8001f8e:	2206      	movs	r2, #6
 8001f90:	4961      	ldr	r1, [pc, #388]	@ (8002118 <ProcessCommand+0x234>)
 8001f92:	4858      	ldr	r0, [pc, #352]	@ (80020f4 <ProcessCommand+0x210>)
 8001f94:	f005 fec2 	bl	8007d1c <strncmp>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d12c      	bne.n	8001ff8 <ProcessCommand+0x114>
		if (sscanf(rxBuffer + 6, "%f", &k_val_float) == 1)
 8001f9e:	485f      	ldr	r0, [pc, #380]	@ (800211c <ProcessCommand+0x238>)
 8001fa0:	f107 0310 	add.w	r3, r7, #16
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	495e      	ldr	r1, [pc, #376]	@ (8002120 <ProcessCommand+0x23c>)
 8001fa8:	f005 fdaa 	bl	8007b00 <siscanf>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d109      	bne.n	8001fc6 <ProcessCommand+0xe2>
			K_coeff = k_val_float;
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4a5b      	ldr	r2, [pc, #364]	@ (8002124 <ProcessCommand+0x240>)
 8001fb6:	6013      	str	r3, [r2, #0]
			sprintf(txBuffer, "SET_K=OK\n");
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	495a      	ldr	r1, [pc, #360]	@ (8002128 <ProcessCommand+0x244>)
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f005 fd7c 	bl	8007abc <siprintf>
 8001fc4:	e005      	b.n	8001fd2 <ProcessCommand+0xee>
			sprintf(txBuffer, "SET_K=ERR\n");
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4958      	ldr	r1, [pc, #352]	@ (800212c <ProcessCommand+0x248>)
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f005 fd75 	bl	8007abc <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001fd2:	f107 0314 	add.w	r3, r7, #20
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe f97a 	bl	80002d0 <strlen>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	f107 0114 	add.w	r1, r7, #20
 8001fe4:	2364      	movs	r3, #100	@ 0x64
 8001fe6:	4848      	ldr	r0, [pc, #288]	@ (8002108 <ProcessCommand+0x224>)
 8001fe8:	f003 fdb6 	bl	8005b58 <HAL_UART_Transmit>
		printf(txBuffer);
 8001fec:	f107 0314 	add.w	r3, r7, #20
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f005 fcf3 	bl	80079dc <iprintf>
}
 8001ff6:	e076      	b.n	80020e6 <ProcessCommand+0x202>
	else if (strcmp(rxBuffer, "GET_K") == 0)
 8001ff8:	494d      	ldr	r1, [pc, #308]	@ (8002130 <ProcessCommand+0x24c>)
 8001ffa:	483e      	ldr	r0, [pc, #248]	@ (80020f4 <ProcessCommand+0x210>)
 8001ffc:	f7fe f908 	bl	8000210 <strcmp>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d119      	bne.n	800203a <ProcessCommand+0x156>
		sprintf(txBuffer, "K=%06.2f\n", K_coeff);
 8002006:	4b47      	ldr	r3, [pc, #284]	@ (8002124 <ProcessCommand+0x240>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f7fe facc 	bl	80005a8 <__aeabi_f2d>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	f107 0014 	add.w	r0, r7, #20
 8002018:	4946      	ldr	r1, [pc, #280]	@ (8002134 <ProcessCommand+0x250>)
 800201a:	f005 fd4f 	bl	8007abc <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 800201e:	f107 0314 	add.w	r3, r7, #20
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe f954 	bl	80002d0 <strlen>
 8002028:	4603      	mov	r3, r0
 800202a:	b29a      	uxth	r2, r3
 800202c:	f107 0114 	add.w	r1, r7, #20
 8002030:	2364      	movs	r3, #100	@ 0x64
 8002032:	4835      	ldr	r0, [pc, #212]	@ (8002108 <ProcessCommand+0x224>)
 8002034:	f003 fd90 	bl	8005b58 <HAL_UART_Transmit>
}
 8002038:	e055      	b.n	80020e6 <ProcessCommand+0x202>
	else if (strcmp(rxBuffer, "GET_A") == 0)
 800203a:	493f      	ldr	r1, [pc, #252]	@ (8002138 <ProcessCommand+0x254>)
 800203c:	482d      	ldr	r0, [pc, #180]	@ (80020f4 <ProcessCommand+0x210>)
 800203e:	f7fe f8e7 	bl	8000210 <strcmp>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d148      	bne.n	80020da <ProcessCommand+0x1f6>
		MPU9250_ReadAccel(&mpu);
 8002048:	1d3b      	adds	r3, r7, #4
 800204a:	4618      	mov	r0, r3
 800204c:	f000 f9bc 	bl	80023c8 <MPU9250_ReadAccel>
		float angle = atan2f(mpu.Accel_X, sqrtf(mpu.Accel_Y * mpu.Accel_Y + mpu.Accel_Z * mpu.Accel_Z)) * 180.0f / 3.14159f;
 8002050:	ed97 8a01 	vldr	s16, [r7, #4]
 8002054:	ed97 7a02 	vldr	s14, [r7, #8]
 8002058:	edd7 7a02 	vldr	s15, [r7, #8]
 800205c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002060:	edd7 6a03 	vldr	s13, [r7, #12]
 8002064:	edd7 7a03 	vldr	s15, [r7, #12]
 8002068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800206c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002070:	eeb0 0a67 	vmov.f32	s0, s15
 8002074:	f009 fd9a 	bl	800bbac <sqrtf>
 8002078:	eef0 7a40 	vmov.f32	s15, s0
 800207c:	eef0 0a67 	vmov.f32	s1, s15
 8002080:	eeb0 0a48 	vmov.f32	s0, s16
 8002084:	f009 fd90 	bl	800bba8 <atan2f>
 8002088:	eef0 7a40 	vmov.f32	s15, s0
 800208c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800213c <ProcessCommand+0x258>
 8002090:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002094:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8002140 <ProcessCommand+0x25c>
 8002098:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800209c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		sprintf(txBuffer, "A=%06.2f\n", angle);
 80020a0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80020a2:	f7fe fa81 	bl	80005a8 <__aeabi_f2d>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	f107 0014 	add.w	r0, r7, #20
 80020ae:	4925      	ldr	r1, [pc, #148]	@ (8002144 <ProcessCommand+0x260>)
 80020b0:	f005 fd04 	bl	8007abc <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe f909 	bl	80002d0 <strlen>
 80020be:	4603      	mov	r3, r0
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	f107 0114 	add.w	r1, r7, #20
 80020c6:	2364      	movs	r3, #100	@ 0x64
 80020c8:	480f      	ldr	r0, [pc, #60]	@ (8002108 <ProcessCommand+0x224>)
 80020ca:	f003 fd45 	bl	8005b58 <HAL_UART_Transmit>
		printf(txBuffer);
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	4618      	mov	r0, r3
 80020d4:	f005 fc82 	bl	80079dc <iprintf>
}
 80020d8:	e005      	b.n	80020e6 <ProcessCommand+0x202>
        HAL_UART_Transmit(&huart1, (uint8_t*)"ERR\n", 4, 100);
 80020da:	2364      	movs	r3, #100	@ 0x64
 80020dc:	2204      	movs	r2, #4
 80020de:	491a      	ldr	r1, [pc, #104]	@ (8002148 <ProcessCommand+0x264>)
 80020e0:	4809      	ldr	r0, [pc, #36]	@ (8002108 <ProcessCommand+0x224>)
 80020e2:	f003 fd39 	bl	8005b58 <HAL_UART_Transmit>
}
 80020e6:	bf00      	nop
 80020e8:	3758      	adds	r7, #88	@ 0x58
 80020ea:	46bd      	mov	sp, r7
 80020ec:	ecbd 8b02 	vpop	{d8}
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000290 	.word	0x20000290
 80020f8:	0800bf2c 	.word	0x0800bf2c
 80020fc:	0800bf3c 	.word	0x0800bf3c
 8002100:	200002b4 	.word	0x200002b4
 8002104:	0800bf44 	.word	0x0800bf44
 8002108:	200002c8 	.word	0x200002c8
 800210c:	0800bf54 	.word	0x0800bf54
 8002110:	200002b8 	.word	0x200002b8
 8002114:	0800bf5c 	.word	0x0800bf5c
 8002118:	0800bf68 	.word	0x0800bf68
 800211c:	20000296 	.word	0x20000296
 8002120:	0800bf70 	.word	0x0800bf70
 8002124:	20000000 	.word	0x20000000
 8002128:	0800bf74 	.word	0x0800bf74
 800212c:	0800bf80 	.word	0x0800bf80
 8002130:	0800bf8c 	.word	0x0800bf8c
 8002134:	0800bf94 	.word	0x0800bf94
 8002138:	0800bfa0 	.word	0x0800bfa0
 800213c:	43340000 	.word	0x43340000
 8002140:	40490fd0 	.word	0x40490fd0
 8002144:	0800bfa8 	.word	0x0800bfa8
 8002148:	0800bfb4 	.word	0x0800bfb4

0800214c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b088      	sub	sp, #32
 8002150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002152:	f000 fc2d 	bl	80029b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002156:	f000 f86b 	bl	8002230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800215a:	f7ff fd87 	bl	8001c6c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800215e:	f000 fb4f 	bl	8002800 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002162:	f7ff fdf1 	bl	8001d48 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002166:	f000 fb21 	bl	80027ac <MX_USART1_UART_Init>
  MX_CAN1_Init();
 800216a:	f7ff fd01 	bl	8001b70 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  printf("--- TP5 Start ---\r\n");
 800216e:	4827      	ldr	r0, [pc, #156]	@ (800220c <main+0xc0>)
 8002170:	f005 fc9c 	bl	8007aac <puts>
  BMP280_Init();
 8002174:	f7ff f9b2 	bl	80014dc <BMP280_Init>
  HAL_Delay(100); 
 8002178:	2064      	movs	r0, #100	@ 0x64
 800217a:	f000 fc8b 	bl	8002a94 <HAL_Delay>
  MPU9250_Init(); // Optional if used
 800217e:	f000 f8e5 	bl	800234c <MPU9250_Init>

  HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8002182:	2201      	movs	r2, #1
 8002184:	4922      	ldr	r1, [pc, #136]	@ (8002210 <main+0xc4>)
 8002186:	4823      	ldr	r0, [pc, #140]	@ (8002214 <main+0xc8>)
 8002188:	f003 fd71 	bl	8005c6e <HAL_UART_Receive_IT>
  Stepper_Init(&hcan1);
 800218c:	4822      	ldr	r0, [pc, #136]	@ (8002218 <main+0xcc>)
 800218e:	f000 f975 	bl	800247c <Stepper_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  
  uint32_t lastTick = 0;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
  uint8_t stepper_angle;
  const float TEMP_TARGET = 30.0f;
 8002196:	4b21      	ldr	r3, [pc, #132]	@ (800221c <main+0xd0>)
 8002198:	61bb      	str	r3, [r7, #24]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (cmdReceived)
 800219a:	4b21      	ldr	r3, [pc, #132]	@ (8002220 <main+0xd4>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d004      	beq.n	80021ae <main+0x62>
    {
        ProcessCommand();
 80021a4:	f7ff fe9e 	bl	8001ee4 <ProcessCommand>
        cmdReceived = 0;
 80021a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002220 <main+0xd4>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_GetTick() - lastTick >= 100)
 80021ae:	f000 fc65 	bl	8002a7c <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b63      	cmp	r3, #99	@ 0x63
 80021ba:	d9ee      	bls.n	800219a <main+0x4e>
    {
        lastTick = HAL_GetTick();
 80021bc:	f000 fc5e 	bl	8002a7c <HAL_GetTick>
 80021c0:	61f8      	str	r0, [r7, #28]

        // Read Sensor
        BMP280_ReadTemperaturePressure(&current_temp, &current_press);
 80021c2:	4918      	ldr	r1, [pc, #96]	@ (8002224 <main+0xd8>)
 80021c4:	4818      	ldr	r0, [pc, #96]	@ (8002228 <main+0xdc>)
 80021c6:	f7ff f99f 	bl	8001508 <BMP280_ReadTemperaturePressure>

        float error = TEMP_TARGET - current_temp;
 80021ca:	4b17      	ldr	r3, [pc, #92]	@ (8002228 <main+0xdc>)
 80021cc:	edd3 7a00 	vldr	s15, [r3]
 80021d0:	ed97 7a06 	vldr	s14, [r7, #24]
 80021d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021d8:	edc7 7a05 	vstr	s15, [r7, #20]
        float calculated_angle = error * K_coeff;
 80021dc:	4b13      	ldr	r3, [pc, #76]	@ (800222c <main+0xe0>)
 80021de:	edd3 7a00 	vldr	s15, [r3]
 80021e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80021e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ea:	edc7 7a04 	vstr	s15, [r7, #16]

        stepper_angle = (uint8_t)(calculated_angle);
 80021ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80021f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021f6:	edc7 7a01 	vstr	s15, [r7, #4]
 80021fa:	793b      	ldrb	r3, [r7, #4]
 80021fc:	73fb      	strb	r3, [r7, #15]

        //printf("T:%.2f | P:%.0f | Err:%.2f | K:%.1f | Angle:%d\r\n", current_temp, current_press, error, K_coeff, stepper_angle);

        // Send CAN Message
        Stepper_SetAngle(stepper_angle, STEPPER_SIGN_POS);
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
 8002200:	2100      	movs	r1, #0
 8002202:	4618      	mov	r0, r3
 8002204:	f000 f968 	bl	80024d8 <Stepper_SetAngle>
    if (cmdReceived)
 8002208:	e7c7      	b.n	800219a <main+0x4e>
 800220a:	bf00      	nop
 800220c:	0800bfbc 	.word	0x0800bfbc
 8002210:	2000028c 	.word	0x2000028c
 8002214:	200002c8 	.word	0x200002c8
 8002218:	20000210 	.word	0x20000210
 800221c:	41f00000 	.word	0x41f00000
 8002220:	200002b1 	.word	0x200002b1
 8002224:	200002b8 	.word	0x200002b8
 8002228:	200002b4 	.word	0x200002b4
 800222c:	20000000 	.word	0x20000000

08002230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b094      	sub	sp, #80	@ 0x50
 8002234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002236:	f107 031c 	add.w	r3, r7, #28
 800223a:	2234      	movs	r2, #52	@ 0x34
 800223c:	2100      	movs	r1, #0
 800223e:	4618      	mov	r0, r3
 8002240:	f005 fd64 	bl	8007d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002244:	f107 0308 	add.w	r3, r7, #8
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002254:	2300      	movs	r3, #0
 8002256:	607b      	str	r3, [r7, #4]
 8002258:	4b2a      	ldr	r3, [pc, #168]	@ (8002304 <SystemClock_Config+0xd4>)
 800225a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225c:	4a29      	ldr	r2, [pc, #164]	@ (8002304 <SystemClock_Config+0xd4>)
 800225e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002262:	6413      	str	r3, [r2, #64]	@ 0x40
 8002264:	4b27      	ldr	r3, [pc, #156]	@ (8002304 <SystemClock_Config+0xd4>)
 8002266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800226c:	607b      	str	r3, [r7, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002270:	2300      	movs	r3, #0
 8002272:	603b      	str	r3, [r7, #0]
 8002274:	4b24      	ldr	r3, [pc, #144]	@ (8002308 <SystemClock_Config+0xd8>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800227c:	4a22      	ldr	r2, [pc, #136]	@ (8002308 <SystemClock_Config+0xd8>)
 800227e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002282:	6013      	str	r3, [r2, #0]
 8002284:	4b20      	ldr	r3, [pc, #128]	@ (8002308 <SystemClock_Config+0xd8>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800228c:	603b      	str	r3, [r7, #0]
 800228e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002290:	2302      	movs	r3, #2
 8002292:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002294:	2301      	movs	r3, #1
 8002296:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002298:	2310      	movs	r3, #16
 800229a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800229c:	2302      	movs	r3, #2
 800229e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022a0:	2300      	movs	r3, #0
 80022a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80022a4:	2310      	movs	r3, #16
 80022a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80022a8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80022ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80022ae:	2304      	movs	r3, #4
 80022b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80022b2:	2302      	movs	r3, #2
 80022b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80022b6:	2302      	movs	r3, #2
 80022b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022ba:	f107 031c 	add.w	r3, r7, #28
 80022be:	4618      	mov	r0, r3
 80022c0:	f003 f95c 	bl	800557c <HAL_RCC_OscConfig>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80022ca:	f000 f81f 	bl	800230c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ce:	230f      	movs	r3, #15
 80022d0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022d2:	2302      	movs	r3, #2
 80022d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022e0:	2300      	movs	r3, #0
 80022e2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022e4:	f107 0308 	add.w	r3, r7, #8
 80022e8:	2102      	movs	r1, #2
 80022ea:	4618      	mov	r0, r3
 80022ec:	f002 fdfc 	bl	8004ee8 <HAL_RCC_ClockConfig>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <SystemClock_Config+0xca>
  {
    Error_Handler();
 80022f6:	f000 f809 	bl	800230c <Error_Handler>
  }
}
 80022fa:	bf00      	nop
 80022fc:	3750      	adds	r7, #80	@ 0x50
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40023800 	.word	0x40023800
 8002308:	40007000 	.word	0x40007000

0800230c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002310:	b672      	cpsid	i
}
 8002312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <Error_Handler+0x8>

08002318 <MPU9250_ReadID>:
#include <stdio.h>

extern I2C_HandleTypeDef hi2c1;

uint8_t MPU9250_ReadID(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af04      	add	r7, sp, #16
    uint8_t rx_data = 0;
 800231e:	2300      	movs	r3, #0
 8002320:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Read(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_WHO_AM_I, 1, &rx_data, 1, HAL_MAX_DELAY);
 8002322:	f04f 33ff 	mov.w	r3, #4294967295
 8002326:	9302      	str	r3, [sp, #8]
 8002328:	2301      	movs	r3, #1
 800232a:	9301      	str	r3, [sp, #4]
 800232c:	1dfb      	adds	r3, r7, #7
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	2301      	movs	r3, #1
 8002332:	2275      	movs	r2, #117	@ 0x75
 8002334:	21d0      	movs	r1, #208	@ 0xd0
 8002336:	4804      	ldr	r0, [pc, #16]	@ (8002348 <MPU9250_ReadID+0x30>)
 8002338:	f001 fea0 	bl	800407c <HAL_I2C_Mem_Read>
    return rx_data;
 800233c:	79fb      	ldrb	r3, [r7, #7]
}
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20000238 	.word	0x20000238

0800234c <MPU9250_Init>:

void MPU9250_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af04      	add	r7, sp, #16
    uint8_t id = MPU9250_ReadID();
 8002352:	f7ff ffe1 	bl	8002318 <MPU9250_ReadID>
 8002356:	4603      	mov	r3, r0
 8002358:	71fb      	strb	r3, [r7, #7]
    if (id == MPU9250_WHO_AM_I_VAL)
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	2b71      	cmp	r3, #113	@ 0x71
 800235e:	d123      	bne.n	80023a8 <MPU9250_Init+0x5c>
    {
        printf("MPU9250 found (ID: 0x%02X). Waking up...\r\n", id);
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	4619      	mov	r1, r3
 8002364:	4815      	ldr	r0, [pc, #84]	@ (80023bc <MPU9250_Init+0x70>)
 8002366:	f005 fb39 	bl	80079dc <iprintf>
        // Wake up MPU9250 (Clear SLEEP bit in PWR_MGMT_1)
        uint8_t data = 0x00;
 800236a:	2300      	movs	r3, #0
 800236c:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY);
 800236e:	f04f 33ff 	mov.w	r3, #4294967295
 8002372:	9302      	str	r3, [sp, #8]
 8002374:	2301      	movs	r3, #1
 8002376:	9301      	str	r3, [sp, #4]
 8002378:	1dbb      	adds	r3, r7, #6
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	2301      	movs	r3, #1
 800237e:	226b      	movs	r2, #107	@ 0x6b
 8002380:	21d0      	movs	r1, #208	@ 0xd0
 8002382:	480f      	ldr	r0, [pc, #60]	@ (80023c0 <MPU9250_Init+0x74>)
 8002384:	f001 fd80 	bl	8003e88 <HAL_I2C_Mem_Write>
        data = 0x07; // 0000 0111
 8002388:	2307      	movs	r3, #7
 800238a:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_PWR_MGMT_2, 1, &data, 1, HAL_MAX_DELAY);
 800238c:	f04f 33ff 	mov.w	r3, #4294967295
 8002390:	9302      	str	r3, [sp, #8]
 8002392:	2301      	movs	r3, #1
 8002394:	9301      	str	r3, [sp, #4]
 8002396:	1dbb      	adds	r3, r7, #6
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	2301      	movs	r3, #1
 800239c:	226c      	movs	r2, #108	@ 0x6c
 800239e:	21d0      	movs	r1, #208	@ 0xd0
 80023a0:	4807      	ldr	r0, [pc, #28]	@ (80023c0 <MPU9250_Init+0x74>)
 80023a2:	f001 fd71 	bl	8003e88 <HAL_I2C_Mem_Write>
    }
    else
    {
        printf("Error: MPU9250 not found (ID: 0x%02X)\r\n", id);
    }
}
 80023a6:	e004      	b.n	80023b2 <MPU9250_Init+0x66>
        printf("Error: MPU9250 not found (ID: 0x%02X)\r\n", id);
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	4619      	mov	r1, r3
 80023ac:	4805      	ldr	r0, [pc, #20]	@ (80023c4 <MPU9250_Init+0x78>)
 80023ae:	f005 fb15 	bl	80079dc <iprintf>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	0800bfd0 	.word	0x0800bfd0
 80023c0:	20000238 	.word	0x20000238
 80023c4:	0800bffc 	.word	0x0800bffc

080023c8 <MPU9250_ReadAccel>:

void MPU9250_ReadAccel(MPU9250_Data *data)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08a      	sub	sp, #40	@ 0x28
 80023cc:	af04      	add	r7, sp, #16
 80023ce:	6078      	str	r0, [r7, #4]
    uint8_t rx_data[6];
    int16_t raw_x, raw_y, raw_z;

    HAL_I2C_Mem_Read(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_ACCEL_XOUT_H, 1, rx_data, 6, HAL_MAX_DELAY);
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
 80023d4:	9302      	str	r3, [sp, #8]
 80023d6:	2306      	movs	r3, #6
 80023d8:	9301      	str	r3, [sp, #4]
 80023da:	f107 030c 	add.w	r3, r7, #12
 80023de:	9300      	str	r3, [sp, #0]
 80023e0:	2301      	movs	r3, #1
 80023e2:	223b      	movs	r2, #59	@ 0x3b
 80023e4:	21d0      	movs	r1, #208	@ 0xd0
 80023e6:	4823      	ldr	r0, [pc, #140]	@ (8002474 <MPU9250_ReadAccel+0xac>)
 80023e8:	f001 fe48 	bl	800407c <HAL_I2C_Mem_Read>

    raw_x = (int16_t)((rx_data[0] << 8) | rx_data[1]);
 80023ec:	7b3b      	ldrb	r3, [r7, #12]
 80023ee:	b21b      	sxth	r3, r3
 80023f0:	021b      	lsls	r3, r3, #8
 80023f2:	b21a      	sxth	r2, r3
 80023f4:	7b7b      	ldrb	r3, [r7, #13]
 80023f6:	b21b      	sxth	r3, r3
 80023f8:	4313      	orrs	r3, r2
 80023fa:	82fb      	strh	r3, [r7, #22]
    raw_y = (int16_t)((rx_data[2] << 8) | rx_data[3]);
 80023fc:	7bbb      	ldrb	r3, [r7, #14]
 80023fe:	b21b      	sxth	r3, r3
 8002400:	021b      	lsls	r3, r3, #8
 8002402:	b21a      	sxth	r2, r3
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	b21b      	sxth	r3, r3
 8002408:	4313      	orrs	r3, r2
 800240a:	82bb      	strh	r3, [r7, #20]
    raw_z = (int16_t)((rx_data[4] << 8) | rx_data[5]);
 800240c:	7c3b      	ldrb	r3, [r7, #16]
 800240e:	b21b      	sxth	r3, r3
 8002410:	021b      	lsls	r3, r3, #8
 8002412:	b21a      	sxth	r2, r3
 8002414:	7c7b      	ldrb	r3, [r7, #17]
 8002416:	b21b      	sxth	r3, r3
 8002418:	4313      	orrs	r3, r2
 800241a:	827b      	strh	r3, [r7, #18]

    data->Accel_X = raw_x / 16384.0f;
 800241c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002420:	ee07 3a90 	vmov	s15, r3
 8002424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002428:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8002478 <MPU9250_ReadAccel+0xb0>
 800242c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	edc3 7a00 	vstr	s15, [r3]
    data->Accel_Y = raw_y / 16384.0f;
 8002436:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800243a:	ee07 3a90 	vmov	s15, r3
 800243e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002442:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8002478 <MPU9250_ReadAccel+0xb0>
 8002446:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	edc3 7a01 	vstr	s15, [r3, #4]
    data->Accel_Z = raw_z / 16384.0f;
 8002450:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002454:	ee07 3a90 	vmov	s15, r3
 8002458:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800245c:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8002478 <MPU9250_ReadAccel+0xb0>
 8002460:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800246a:	bf00      	nop
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	20000238 	.word	0x20000238
 8002478:	46800000 	.word	0x46800000

0800247c <Stepper_Init>:

static CAN_HandleTypeDef *phcan;
static uint32_t TxMailbox;

void Stepper_Init(CAN_HandleTypeDef *hcan)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08a      	sub	sp, #40	@ 0x28
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
    phcan = hcan;
 8002484:	4a12      	ldr	r2, [pc, #72]	@ (80024d0 <Stepper_Init+0x54>)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6013      	str	r3, [r2, #0]
    HAL_CAN_Start(phcan);
 800248a:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <Stepper_Init+0x54>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	f000 fc1f 	bl	8002cd2 <HAL_CAN_Start>

    CAN_TxHeaderTypeDef TxHeader;
    uint8_t TxData[8];

    TxHeader.StdId = STEPPER_CAN_ID_CONFIG; // 0x62
 8002494:	2362      	movs	r3, #98	@ 0x62
 8002496:	613b      	str	r3, [r7, #16]
    TxHeader.ExtId = 0;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
    TxHeader.IDE = CAN_ID_STD;
 800249c:	2300      	movs	r3, #0
 800249e:	61bb      	str	r3, [r7, #24]
    TxHeader.RTR = CAN_RTR_DATA;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = 0; // No data
 80024a4:	2300      	movs	r3, #0
 80024a6:	623b      	str	r3, [r7, #32]
    TxHeader.TransmitGlobalTime = DISABLE;
 80024a8:	2300      	movs	r3, #0
 80024aa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    HAL_CAN_AddTxMessage(phcan, &TxHeader, TxData, &TxMailbox);
 80024ae:	4b08      	ldr	r3, [pc, #32]	@ (80024d0 <Stepper_Init+0x54>)
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	f107 0208 	add.w	r2, r7, #8
 80024b6:	f107 0110 	add.w	r1, r7, #16
 80024ba:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <Stepper_Init+0x58>)
 80024bc:	f000 fc4d 	bl	8002d5a <HAL_CAN_AddTxMessage>
    HAL_Delay(100);
 80024c0:	2064      	movs	r0, #100	@ 0x64
 80024c2:	f000 fae7 	bl	8002a94 <HAL_Delay>
}
 80024c6:	bf00      	nop
 80024c8:	3728      	adds	r7, #40	@ 0x28
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	200002bc 	.word	0x200002bc
 80024d4:	200002c0 	.word	0x200002c0

080024d8 <Stepper_SetAngle>:

void Stepper_SetAngle(uint8_t angle, uint8_t sign)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08a      	sub	sp, #40	@ 0x28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	460a      	mov	r2, r1
 80024e2:	71fb      	strb	r3, [r7, #7]
 80024e4:	4613      	mov	r3, r2
 80024e6:	71bb      	strb	r3, [r7, #6]
    CAN_TxHeaderTypeDef TxHeader;
    uint8_t TxData[8];

    TxHeader.StdId = STEPPER_CAN_ID_ANGLE;
 80024e8:	2361      	movs	r3, #97	@ 0x61
 80024ea:	613b      	str	r3, [r7, #16]
    TxHeader.ExtId = 0;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
    TxHeader.IDE = CAN_ID_STD;
 80024f0:	2300      	movs	r3, #0
 80024f2:	61bb      	str	r3, [r7, #24]
    TxHeader.RTR = CAN_RTR_DATA;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = 3;
 80024f8:	2303      	movs	r3, #3
 80024fa:	623b      	str	r3, [r7, #32]
    TxHeader.TransmitGlobalTime = DISABLE;
 80024fc:	2300      	movs	r3, #0
 80024fe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    TxData[0] = angle;
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	723b      	strb	r3, [r7, #8]
    TxData[1] = sign;
 8002506:	79bb      	ldrb	r3, [r7, #6]
 8002508:	727b      	strb	r3, [r7, #9]
    TxData[2] = 0x00; // Unused in Angle mode usually, but kept for safety
 800250a:	2300      	movs	r3, #0
 800250c:	72bb      	strb	r3, [r7, #10]

    HAL_CAN_AddTxMessage(phcan, &TxHeader, TxData, &TxMailbox);
 800250e:	4b08      	ldr	r3, [pc, #32]	@ (8002530 <Stepper_SetAngle+0x58>)
 8002510:	6818      	ldr	r0, [r3, #0]
 8002512:	f107 0208 	add.w	r2, r7, #8
 8002516:	f107 0110 	add.w	r1, r7, #16
 800251a:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <Stepper_SetAngle+0x5c>)
 800251c:	f000 fc1d 	bl	8002d5a <HAL_CAN_AddTxMessage>
    HAL_Delay(100);
 8002520:	2064      	movs	r0, #100	@ 0x64
 8002522:	f000 fab7 	bl	8002a94 <HAL_Delay>
}
 8002526:	bf00      	nop
 8002528:	3728      	adds	r7, #40	@ 0x28
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	200002bc 	.word	0x200002bc
 8002534:	200002c0 	.word	0x200002c0

08002538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
 8002542:	4b10      	ldr	r3, [pc, #64]	@ (8002584 <HAL_MspInit+0x4c>)
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	4a0f      	ldr	r2, [pc, #60]	@ (8002584 <HAL_MspInit+0x4c>)
 8002548:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800254c:	6453      	str	r3, [r2, #68]	@ 0x44
 800254e:	4b0d      	ldr	r3, [pc, #52]	@ (8002584 <HAL_MspInit+0x4c>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002552:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002556:	607b      	str	r3, [r7, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	603b      	str	r3, [r7, #0]
 800255e:	4b09      	ldr	r3, [pc, #36]	@ (8002584 <HAL_MspInit+0x4c>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002562:	4a08      	ldr	r2, [pc, #32]	@ (8002584 <HAL_MspInit+0x4c>)
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002568:	6413      	str	r3, [r2, #64]	@ 0x40
 800256a:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <HAL_MspInit+0x4c>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002572:	603b      	str	r3, [r7, #0]
 8002574:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002576:	2007      	movs	r0, #7
 8002578:	f000 fd90 	bl	800309c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800257c:	bf00      	nop
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40023800 	.word	0x40023800

08002588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800258c:	bf00      	nop
 800258e:	e7fd      	b.n	800258c <NMI_Handler+0x4>

08002590 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <HardFault_Handler+0x4>

08002598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <MemManage_Handler+0x4>

080025a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <BusFault_Handler+0x4>

080025a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <UsageFault_Handler+0x4>

080025b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025be:	b480      	push	{r7}
 80025c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr

080025da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025de:	f000 fa39 	bl	8002a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025ec:	4802      	ldr	r0, [pc, #8]	@ (80025f8 <USART1_IRQHandler+0x10>)
 80025ee:	f003 fb63 	bl	8005cb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	200002c8 	.word	0x200002c8

080025fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  return 1;
 8002600:	2301      	movs	r3, #1
}
 8002602:	4618      	mov	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <_kill>:

int _kill(int pid, int sig)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002616:	f005 fbdd 	bl	8007dd4 <__errno>
 800261a:	4603      	mov	r3, r0
 800261c:	2216      	movs	r2, #22
 800261e:	601a      	str	r2, [r3, #0]
  return -1;
 8002620:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002624:	4618      	mov	r0, r3
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <_exit>:

void _exit (int status)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002634:	f04f 31ff 	mov.w	r1, #4294967295
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7ff ffe7 	bl	800260c <_kill>
  while (1) {}    /* Make sure we hang here */
 800263e:	bf00      	nop
 8002640:	e7fd      	b.n	800263e <_exit+0x12>

08002642 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b086      	sub	sp, #24
 8002646:	af00      	add	r7, sp, #0
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800264e:	2300      	movs	r3, #0
 8002650:	617b      	str	r3, [r7, #20]
 8002652:	e00a      	b.n	800266a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002654:	f3af 8000 	nop.w
 8002658:	4601      	mov	r1, r0
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	60ba      	str	r2, [r7, #8]
 8002660:	b2ca      	uxtb	r2, r1
 8002662:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	3301      	adds	r3, #1
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	429a      	cmp	r2, r3
 8002670:	dbf0      	blt.n	8002654 <_read+0x12>
  }

  return len;
 8002672:	687b      	ldr	r3, [r7, #4]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	e009      	b.n	80026a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	1c5a      	adds	r2, r3, #1
 8002692:	60ba      	str	r2, [r7, #8]
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff fbcc 	bl	8001e34 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	3301      	adds	r3, #1
 80026a0:	617b      	str	r3, [r7, #20]
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	dbf1      	blt.n	800268e <_write+0x12>
  }
  return len;
 80026aa:	687b      	ldr	r3, [r7, #4]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <_close>:

int _close(int file)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026dc:	605a      	str	r2, [r3, #4]
  return 0;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <_isatty>:

int _isatty(int file)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026f4:	2301      	movs	r3, #1
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002702:	b480      	push	{r7}
 8002704:	b085      	sub	sp, #20
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002724:	4a14      	ldr	r2, [pc, #80]	@ (8002778 <_sbrk+0x5c>)
 8002726:	4b15      	ldr	r3, [pc, #84]	@ (800277c <_sbrk+0x60>)
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002730:	4b13      	ldr	r3, [pc, #76]	@ (8002780 <_sbrk+0x64>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d102      	bne.n	800273e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002738:	4b11      	ldr	r3, [pc, #68]	@ (8002780 <_sbrk+0x64>)
 800273a:	4a12      	ldr	r2, [pc, #72]	@ (8002784 <_sbrk+0x68>)
 800273c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800273e:	4b10      	ldr	r3, [pc, #64]	@ (8002780 <_sbrk+0x64>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4413      	add	r3, r2
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	429a      	cmp	r2, r3
 800274a:	d207      	bcs.n	800275c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800274c:	f005 fb42 	bl	8007dd4 <__errno>
 8002750:	4603      	mov	r3, r0
 8002752:	220c      	movs	r2, #12
 8002754:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002756:	f04f 33ff 	mov.w	r3, #4294967295
 800275a:	e009      	b.n	8002770 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800275c:	4b08      	ldr	r3, [pc, #32]	@ (8002780 <_sbrk+0x64>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002762:	4b07      	ldr	r3, [pc, #28]	@ (8002780 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	4a05      	ldr	r2, [pc, #20]	@ (8002780 <_sbrk+0x64>)
 800276c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800276e:	68fb      	ldr	r3, [r7, #12]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20020000 	.word	0x20020000
 800277c:	00000400 	.word	0x00000400
 8002780:	200002c4 	.word	0x200002c4
 8002784:	200004a8 	.word	0x200004a8

08002788 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800278c:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <SystemInit+0x20>)
 800278e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002792:	4a05      	ldr	r2, [pc, #20]	@ (80027a8 <SystemInit+0x20>)
 8002794:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002798:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027b0:	4b11      	ldr	r3, [pc, #68]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027b2:	4a12      	ldr	r2, [pc, #72]	@ (80027fc <MX_USART1_UART_Init+0x50>)
 80027b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80027b6:	4b10      	ldr	r3, [pc, #64]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027be:	4b0e      	ldr	r3, [pc, #56]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027c4:	4b0c      	ldr	r3, [pc, #48]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027ca:	4b0b      	ldr	r3, [pc, #44]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027d0:	4b09      	ldr	r3, [pc, #36]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027d2:	220c      	movs	r2, #12
 80027d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027d6:	4b08      	ldr	r3, [pc, #32]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027d8:	2200      	movs	r2, #0
 80027da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027dc:	4b06      	ldr	r3, [pc, #24]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027de:	2200      	movs	r2, #0
 80027e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027e2:	4805      	ldr	r0, [pc, #20]	@ (80027f8 <MX_USART1_UART_Init+0x4c>)
 80027e4:	f003 f968 	bl	8005ab8 <HAL_UART_Init>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80027ee:	f7ff fd8d 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	200002c8 	.word	0x200002c8
 80027fc:	40011000 	.word	0x40011000

08002800 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002804:	4b11      	ldr	r3, [pc, #68]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 8002806:	4a12      	ldr	r2, [pc, #72]	@ (8002850 <MX_USART2_UART_Init+0x50>)
 8002808:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800280a:	4b10      	ldr	r3, [pc, #64]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 800280c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002810:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002812:	4b0e      	ldr	r3, [pc, #56]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 8002814:	2200      	movs	r2, #0
 8002816:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002818:	4b0c      	ldr	r3, [pc, #48]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 800281a:	2200      	movs	r2, #0
 800281c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800281e:	4b0b      	ldr	r3, [pc, #44]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 8002820:	2200      	movs	r2, #0
 8002822:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002824:	4b09      	ldr	r3, [pc, #36]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 8002826:	220c      	movs	r2, #12
 8002828:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800282a:	4b08      	ldr	r3, [pc, #32]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 800282c:	2200      	movs	r2, #0
 800282e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002830:	4b06      	ldr	r3, [pc, #24]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 8002832:	2200      	movs	r2, #0
 8002834:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002836:	4805      	ldr	r0, [pc, #20]	@ (800284c <MX_USART2_UART_Init+0x4c>)
 8002838:	f003 f93e 	bl	8005ab8 <HAL_UART_Init>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002842:	f7ff fd63 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002846:	bf00      	nop
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000310 	.word	0x20000310
 8002850:	40004400 	.word	0x40004400

08002854 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08c      	sub	sp, #48	@ 0x30
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285c:	f107 031c 	add.w	r3, r7, #28
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	60da      	str	r2, [r3, #12]
 800286a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a36      	ldr	r2, [pc, #216]	@ (800294c <HAL_UART_MspInit+0xf8>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d135      	bne.n	80028e2 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	61bb      	str	r3, [r7, #24]
 800287a:	4b35      	ldr	r3, [pc, #212]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	4a34      	ldr	r2, [pc, #208]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 8002880:	f043 0310 	orr.w	r3, r3, #16
 8002884:	6453      	str	r3, [r2, #68]	@ 0x44
 8002886:	4b32      	ldr	r3, [pc, #200]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288a:	f003 0310 	and.w	r3, r3, #16
 800288e:	61bb      	str	r3, [r7, #24]
 8002890:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	4b2e      	ldr	r3, [pc, #184]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	4a2d      	ldr	r2, [pc, #180]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	617b      	str	r3, [r7, #20]
 80028ac:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80028ae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80028b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b4:	2302      	movs	r3, #2
 80028b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028bc:	2303      	movs	r3, #3
 80028be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028c0:	2307      	movs	r3, #7
 80028c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c4:	f107 031c 	add.w	r3, r7, #28
 80028c8:	4619      	mov	r1, r3
 80028ca:	4822      	ldr	r0, [pc, #136]	@ (8002954 <HAL_UART_MspInit+0x100>)
 80028cc:	f000 fcba 	bl	8003244 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80028d0:	2200      	movs	r2, #0
 80028d2:	2100      	movs	r1, #0
 80028d4:	2025      	movs	r0, #37	@ 0x25
 80028d6:	f000 fbec 	bl	80030b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028da:	2025      	movs	r0, #37	@ 0x25
 80028dc:	f000 fc05 	bl	80030ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80028e0:	e030      	b.n	8002944 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002958 <HAL_UART_MspInit+0x104>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d12b      	bne.n	8002944 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028ec:	2300      	movs	r3, #0
 80028ee:	613b      	str	r3, [r7, #16]
 80028f0:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 80028f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f4:	4a16      	ldr	r2, [pc, #88]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 80028f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80028fc:	4b14      	ldr	r3, [pc, #80]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 80028fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002904:	613b      	str	r3, [r7, #16]
 8002906:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002908:	2300      	movs	r3, #0
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	4b10      	ldr	r3, [pc, #64]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 800290e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002910:	4a0f      	ldr	r2, [pc, #60]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 8002912:	f043 0301 	orr.w	r3, r3, #1
 8002916:	6313      	str	r3, [r2, #48]	@ 0x30
 8002918:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <HAL_UART_MspInit+0xfc>)
 800291a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	60fb      	str	r3, [r7, #12]
 8002922:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002924:	230c      	movs	r3, #12
 8002926:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002928:	2302      	movs	r3, #2
 800292a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292c:	2300      	movs	r3, #0
 800292e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002930:	2303      	movs	r3, #3
 8002932:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002934:	2307      	movs	r3, #7
 8002936:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002938:	f107 031c 	add.w	r3, r7, #28
 800293c:	4619      	mov	r1, r3
 800293e:	4805      	ldr	r0, [pc, #20]	@ (8002954 <HAL_UART_MspInit+0x100>)
 8002940:	f000 fc80 	bl	8003244 <HAL_GPIO_Init>
}
 8002944:	bf00      	nop
 8002946:	3730      	adds	r7, #48	@ 0x30
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40011000 	.word	0x40011000
 8002950:	40023800 	.word	0x40023800
 8002954:	40020000 	.word	0x40020000
 8002958:	40004400 	.word	0x40004400

0800295c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800295c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002994 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002960:	f7ff ff12 	bl	8002788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002964:	480c      	ldr	r0, [pc, #48]	@ (8002998 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002966:	490d      	ldr	r1, [pc, #52]	@ (800299c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002968:	4a0d      	ldr	r2, [pc, #52]	@ (80029a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800296a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800296c:	e002      	b.n	8002974 <LoopCopyDataInit>

0800296e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800296e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002972:	3304      	adds	r3, #4

08002974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002978:	d3f9      	bcc.n	800296e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800297a:	4a0a      	ldr	r2, [pc, #40]	@ (80029a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800297c:	4c0a      	ldr	r4, [pc, #40]	@ (80029a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800297e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002980:	e001      	b.n	8002986 <LoopFillZerobss>

08002982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002984:	3204      	adds	r2, #4

08002986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002988:	d3fb      	bcc.n	8002982 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800298a:	f005 fa29 	bl	8007de0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800298e:	f7ff fbdd 	bl	800214c <main>
  bx  lr    
 8002992:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002994:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002998:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800299c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80029a0:	0800c4d4 	.word	0x0800c4d4
  ldr r2, =_sbss
 80029a4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80029a8:	200004a8 	.word	0x200004a8

080029ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029ac:	e7fe      	b.n	80029ac <ADC_IRQHandler>
	...

080029b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029b4:	4b0e      	ldr	r3, [pc, #56]	@ (80029f0 <HAL_Init+0x40>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a0d      	ldr	r2, [pc, #52]	@ (80029f0 <HAL_Init+0x40>)
 80029ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029c0:	4b0b      	ldr	r3, [pc, #44]	@ (80029f0 <HAL_Init+0x40>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a0a      	ldr	r2, [pc, #40]	@ (80029f0 <HAL_Init+0x40>)
 80029c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029cc:	4b08      	ldr	r3, [pc, #32]	@ (80029f0 <HAL_Init+0x40>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a07      	ldr	r2, [pc, #28]	@ (80029f0 <HAL_Init+0x40>)
 80029d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029d8:	2003      	movs	r0, #3
 80029da:	f000 fb5f 	bl	800309c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029de:	2000      	movs	r0, #0
 80029e0:	f000 f808 	bl	80029f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029e4:	f7ff fda8 	bl	8002538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	40023c00 	.word	0x40023c00

080029f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029fc:	4b12      	ldr	r3, [pc, #72]	@ (8002a48 <HAL_InitTick+0x54>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4b12      	ldr	r3, [pc, #72]	@ (8002a4c <HAL_InitTick+0x58>)
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	4619      	mov	r1, r3
 8002a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 fb77 	bl	8003106 <HAL_SYSTICK_Config>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e00e      	b.n	8002a40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b0f      	cmp	r3, #15
 8002a26:	d80a      	bhi.n	8002a3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a28:	2200      	movs	r2, #0
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a30:	f000 fb3f 	bl	80030b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a34:	4a06      	ldr	r2, [pc, #24]	@ (8002a50 <HAL_InitTick+0x5c>)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	e000      	b.n	8002a40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20000004 	.word	0x20000004
 8002a4c:	2000000c 	.word	0x2000000c
 8002a50:	20000008 	.word	0x20000008

08002a54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a58:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <HAL_IncTick+0x20>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <HAL_IncTick+0x24>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4413      	add	r3, r2
 8002a64:	4a04      	ldr	r2, [pc, #16]	@ (8002a78 <HAL_IncTick+0x24>)
 8002a66:	6013      	str	r3, [r2, #0]
}
 8002a68:	bf00      	nop
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	2000000c 	.word	0x2000000c
 8002a78:	20000358 	.word	0x20000358

08002a7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a80:	4b03      	ldr	r3, [pc, #12]	@ (8002a90 <HAL_GetTick+0x14>)
 8002a82:	681b      	ldr	r3, [r3, #0]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	20000358 	.word	0x20000358

08002a94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a9c:	f7ff ffee 	bl	8002a7c <HAL_GetTick>
 8002aa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aac:	d005      	beq.n	8002aba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aae:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad8 <HAL_Delay+0x44>)
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002aba:	bf00      	nop
 8002abc:	f7ff ffde 	bl	8002a7c <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d8f7      	bhi.n	8002abc <HAL_Delay+0x28>
  {
  }
}
 8002acc:	bf00      	nop
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	2000000c 	.word	0x2000000c

08002adc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e0ed      	b.n	8002cca <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d102      	bne.n	8002b00 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7ff f86e 	bl	8001bdc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f042 0201 	orr.w	r2, r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b10:	f7ff ffb4 	bl	8002a7c <HAL_GetTick>
 8002b14:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b16:	e012      	b.n	8002b3e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b18:	f7ff ffb0 	bl	8002a7c <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b0a      	cmp	r3, #10
 8002b24:	d90b      	bls.n	8002b3e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2205      	movs	r2, #5
 8002b36:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e0c5      	b.n	8002cca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0e5      	beq.n	8002b18 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f022 0202 	bic.w	r2, r2, #2
 8002b5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b5c:	f7ff ff8e 	bl	8002a7c <HAL_GetTick>
 8002b60:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002b62:	e012      	b.n	8002b8a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b64:	f7ff ff8a 	bl	8002a7c <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b0a      	cmp	r3, #10
 8002b70:	d90b      	bls.n	8002b8a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b76:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2205      	movs	r2, #5
 8002b82:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e09f      	b.n	8002cca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1e5      	bne.n	8002b64 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	7e1b      	ldrb	r3, [r3, #24]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d108      	bne.n	8002bb2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	e007      	b.n	8002bc2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bc0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	7e5b      	ldrb	r3, [r3, #25]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d108      	bne.n	8002bdc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	e007      	b.n	8002bec <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bea:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	7e9b      	ldrb	r3, [r3, #26]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d108      	bne.n	8002c06 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0220 	orr.w	r2, r2, #32
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	e007      	b.n	8002c16 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0220 	bic.w	r2, r2, #32
 8002c14:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	7edb      	ldrb	r3, [r3, #27]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d108      	bne.n	8002c30 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0210 	bic.w	r2, r2, #16
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	e007      	b.n	8002c40 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f042 0210 	orr.w	r2, r2, #16
 8002c3e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	7f1b      	ldrb	r3, [r3, #28]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d108      	bne.n	8002c5a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f042 0208 	orr.w	r2, r2, #8
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	e007      	b.n	8002c6a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f022 0208 	bic.w	r2, r2, #8
 8002c68:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	7f5b      	ldrb	r3, [r3, #29]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d108      	bne.n	8002c84 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 0204 	orr.w	r2, r2, #4
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	e007      	b.n	8002c94 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 0204 	bic.w	r2, r2, #4
 8002c92:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	ea42 0103 	orr.w	r1, r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	1e5a      	subs	r2, r3, #1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b084      	sub	sp, #16
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d12e      	bne.n	8002d44 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2202      	movs	r2, #2
 8002cea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0201 	bic.w	r2, r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cfe:	f7ff febd 	bl	8002a7c <HAL_GetTick>
 8002d02:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d04:	e012      	b.n	8002d2c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d06:	f7ff feb9 	bl	8002a7c <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b0a      	cmp	r3, #10
 8002d12:	d90b      	bls.n	8002d2c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d18:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2205      	movs	r2, #5
 8002d24:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e012      	b.n	8002d52 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1e5      	bne.n	8002d06 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	e006      	b.n	8002d52 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
  }
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b089      	sub	sp, #36	@ 0x24
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	60f8      	str	r0, [r7, #12]
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
 8002d66:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d6e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d78:	7ffb      	ldrb	r3, [r7, #31]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d003      	beq.n	8002d86 <HAL_CAN_AddTxMessage+0x2c>
 8002d7e:	7ffb      	ldrb	r3, [r7, #31]
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	f040 80ad 	bne.w	8002ee0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10a      	bne.n	8002da6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d105      	bne.n	8002da6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f000 8095 	beq.w	8002ed0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	0e1b      	lsrs	r3, r3, #24
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002db0:	2201      	movs	r2, #1
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	409a      	lsls	r2, r3
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10d      	bne.n	8002dde <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dcc:	68f9      	ldr	r1, [r7, #12]
 8002dce:	6809      	ldr	r1, [r1, #0]
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	3318      	adds	r3, #24
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	440b      	add	r3, r1
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	e00f      	b.n	8002dfe <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002de8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dee:	68f9      	ldr	r1, [r7, #12]
 8002df0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002df2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	3318      	adds	r3, #24
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	440b      	add	r3, r1
 8002dfc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6819      	ldr	r1, [r3, #0]
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	691a      	ldr	r2, [r3, #16]
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	3318      	adds	r3, #24
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	440b      	add	r3, r1
 8002e0e:	3304      	adds	r3, #4
 8002e10:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	7d1b      	ldrb	r3, [r3, #20]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d111      	bne.n	8002e3e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	3318      	adds	r3, #24
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	4413      	add	r3, r2
 8002e26:	3304      	adds	r3, #4
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	6811      	ldr	r1, [r2, #0]
 8002e2e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	3318      	adds	r3, #24
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	440b      	add	r3, r1
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3307      	adds	r3, #7
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	061a      	lsls	r2, r3, #24
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	3306      	adds	r3, #6
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	041b      	lsls	r3, r3, #16
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3305      	adds	r3, #5
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	021b      	lsls	r3, r3, #8
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	3204      	adds	r2, #4
 8002e5e:	7812      	ldrb	r2, [r2, #0]
 8002e60:	4610      	mov	r0, r2
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	6811      	ldr	r1, [r2, #0]
 8002e66:	ea43 0200 	orr.w	r2, r3, r0
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	440b      	add	r3, r1
 8002e70:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002e74:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3303      	adds	r3, #3
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	061a      	lsls	r2, r3, #24
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	3302      	adds	r3, #2
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	041b      	lsls	r3, r3, #16
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	021b      	lsls	r3, r3, #8
 8002e90:	4313      	orrs	r3, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	7812      	ldrb	r2, [r2, #0]
 8002e96:	4610      	mov	r0, r2
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	6811      	ldr	r1, [r2, #0]
 8002e9c:	ea43 0200 	orr.w	r2, r3, r0
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	440b      	add	r3, r1
 8002ea6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002eaa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	3318      	adds	r3, #24
 8002eb4:	011b      	lsls	r3, r3, #4
 8002eb6:	4413      	add	r3, r2
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	6811      	ldr	r1, [r2, #0]
 8002ebe:	f043 0201 	orr.w	r2, r3, #1
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	3318      	adds	r3, #24
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	440b      	add	r3, r1
 8002eca:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	e00e      	b.n	8002eee <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e006      	b.n	8002eee <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3724      	adds	r7, #36	@ 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f003 0307 	and.w	r3, r3, #7
 8002f0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f40 <__NVIC_SetPriorityGrouping+0x44>)
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f18:	4013      	ands	r3, r2
 8002f1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f2e:	4a04      	ldr	r2, [pc, #16]	@ (8002f40 <__NVIC_SetPriorityGrouping+0x44>)
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	60d3      	str	r3, [r2, #12]
}
 8002f34:	bf00      	nop
 8002f36:	3714      	adds	r7, #20
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f48:	4b04      	ldr	r3, [pc, #16]	@ (8002f5c <__NVIC_GetPriorityGrouping+0x18>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	0a1b      	lsrs	r3, r3, #8
 8002f4e:	f003 0307 	and.w	r3, r3, #7
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	db0b      	blt.n	8002f8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f72:	79fb      	ldrb	r3, [r7, #7]
 8002f74:	f003 021f 	and.w	r2, r3, #31
 8002f78:	4907      	ldr	r1, [pc, #28]	@ (8002f98 <__NVIC_EnableIRQ+0x38>)
 8002f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7e:	095b      	lsrs	r3, r3, #5
 8002f80:	2001      	movs	r0, #1
 8002f82:	fa00 f202 	lsl.w	r2, r0, r2
 8002f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	e000e100 	.word	0xe000e100

08002f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	6039      	str	r1, [r7, #0]
 8002fa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	db0a      	blt.n	8002fc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	b2da      	uxtb	r2, r3
 8002fb4:	490c      	ldr	r1, [pc, #48]	@ (8002fe8 <__NVIC_SetPriority+0x4c>)
 8002fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fba:	0112      	lsls	r2, r2, #4
 8002fbc:	b2d2      	uxtb	r2, r2
 8002fbe:	440b      	add	r3, r1
 8002fc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fc4:	e00a      	b.n	8002fdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	b2da      	uxtb	r2, r3
 8002fca:	4908      	ldr	r1, [pc, #32]	@ (8002fec <__NVIC_SetPriority+0x50>)
 8002fcc:	79fb      	ldrb	r3, [r7, #7]
 8002fce:	f003 030f 	and.w	r3, r3, #15
 8002fd2:	3b04      	subs	r3, #4
 8002fd4:	0112      	lsls	r2, r2, #4
 8002fd6:	b2d2      	uxtb	r2, r2
 8002fd8:	440b      	add	r3, r1
 8002fda:	761a      	strb	r2, [r3, #24]
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	e000e100 	.word	0xe000e100
 8002fec:	e000ed00 	.word	0xe000ed00

08002ff0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b089      	sub	sp, #36	@ 0x24
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f1c3 0307 	rsb	r3, r3, #7
 800300a:	2b04      	cmp	r3, #4
 800300c:	bf28      	it	cs
 800300e:	2304      	movcs	r3, #4
 8003010:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	3304      	adds	r3, #4
 8003016:	2b06      	cmp	r3, #6
 8003018:	d902      	bls.n	8003020 <NVIC_EncodePriority+0x30>
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	3b03      	subs	r3, #3
 800301e:	e000      	b.n	8003022 <NVIC_EncodePriority+0x32>
 8003020:	2300      	movs	r3, #0
 8003022:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003024:	f04f 32ff 	mov.w	r2, #4294967295
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	fa02 f303 	lsl.w	r3, r2, r3
 800302e:	43da      	mvns	r2, r3
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	401a      	ands	r2, r3
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003038:	f04f 31ff 	mov.w	r1, #4294967295
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	fa01 f303 	lsl.w	r3, r1, r3
 8003042:	43d9      	mvns	r1, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003048:	4313      	orrs	r3, r2
         );
}
 800304a:	4618      	mov	r0, r3
 800304c:	3724      	adds	r7, #36	@ 0x24
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
	...

08003058 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	3b01      	subs	r3, #1
 8003064:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003068:	d301      	bcc.n	800306e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800306a:	2301      	movs	r3, #1
 800306c:	e00f      	b.n	800308e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800306e:	4a0a      	ldr	r2, [pc, #40]	@ (8003098 <SysTick_Config+0x40>)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3b01      	subs	r3, #1
 8003074:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003076:	210f      	movs	r1, #15
 8003078:	f04f 30ff 	mov.w	r0, #4294967295
 800307c:	f7ff ff8e 	bl	8002f9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003080:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <SysTick_Config+0x40>)
 8003082:	2200      	movs	r2, #0
 8003084:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003086:	4b04      	ldr	r3, [pc, #16]	@ (8003098 <SysTick_Config+0x40>)
 8003088:	2207      	movs	r2, #7
 800308a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	e000e010 	.word	0xe000e010

0800309c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f7ff ff29 	bl	8002efc <__NVIC_SetPriorityGrouping>
}
 80030aa:	bf00      	nop
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b086      	sub	sp, #24
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	4603      	mov	r3, r0
 80030ba:	60b9      	str	r1, [r7, #8]
 80030bc:	607a      	str	r2, [r7, #4]
 80030be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030c4:	f7ff ff3e 	bl	8002f44 <__NVIC_GetPriorityGrouping>
 80030c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	68b9      	ldr	r1, [r7, #8]
 80030ce:	6978      	ldr	r0, [r7, #20]
 80030d0:	f7ff ff8e 	bl	8002ff0 <NVIC_EncodePriority>
 80030d4:	4602      	mov	r2, r0
 80030d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030da:	4611      	mov	r1, r2
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff ff5d 	bl	8002f9c <__NVIC_SetPriority>
}
 80030e2:	bf00      	nop
 80030e4:	3718      	adds	r7, #24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b082      	sub	sp, #8
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	4603      	mov	r3, r0
 80030f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff ff31 	bl	8002f60 <__NVIC_EnableIRQ>
}
 80030fe:	bf00      	nop
 8003100:	3708      	adds	r7, #8
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}

08003106 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b082      	sub	sp, #8
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff ffa2 	bl	8003058 <SysTick_Config>
 8003114:	4603      	mov	r3, r0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b084      	sub	sp, #16
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800312a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800312c:	f7ff fca6 	bl	8002a7c <HAL_GetTick>
 8003130:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d008      	beq.n	8003150 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2280      	movs	r2, #128	@ 0x80
 8003142:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e052      	b.n	80031f6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 0216 	bic.w	r2, r2, #22
 800315e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	695a      	ldr	r2, [r3, #20]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800316e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003174:	2b00      	cmp	r3, #0
 8003176:	d103      	bne.n	8003180 <HAL_DMA_Abort+0x62>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800317c:	2b00      	cmp	r3, #0
 800317e:	d007      	beq.n	8003190 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0208 	bic.w	r2, r2, #8
 800318e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0201 	bic.w	r2, r2, #1
 800319e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031a0:	e013      	b.n	80031ca <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031a2:	f7ff fc6b 	bl	8002a7c <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b05      	cmp	r3, #5
 80031ae:	d90c      	bls.n	80031ca <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2220      	movs	r2, #32
 80031b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2203      	movs	r2, #3
 80031ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e015      	b.n	80031f6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1e4      	bne.n	80031a2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031dc:	223f      	movs	r2, #63	@ 0x3f
 80031de:	409a      	lsls	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031fe:	b480      	push	{r7}
 8003200:	b083      	sub	sp, #12
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d004      	beq.n	800321c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2280      	movs	r2, #128	@ 0x80
 8003216:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e00c      	b.n	8003236 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2205      	movs	r2, #5
 8003220:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0201 	bic.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
	...

08003244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003244:	b480      	push	{r7}
 8003246:	b089      	sub	sp, #36	@ 0x24
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800324e:	2300      	movs	r3, #0
 8003250:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003252:	2300      	movs	r3, #0
 8003254:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003256:	2300      	movs	r3, #0
 8003258:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800325a:	2300      	movs	r3, #0
 800325c:	61fb      	str	r3, [r7, #28]
 800325e:	e165      	b.n	800352c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003260:	2201      	movs	r2, #1
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	697a      	ldr	r2, [r7, #20]
 8003270:	4013      	ands	r3, r2
 8003272:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	429a      	cmp	r2, r3
 800327a:	f040 8154 	bne.w	8003526 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	2b01      	cmp	r3, #1
 8003288:	d005      	beq.n	8003296 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003292:	2b02      	cmp	r3, #2
 8003294:	d130      	bne.n	80032f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	2203      	movs	r2, #3
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	43db      	mvns	r3, r3
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	4013      	ands	r3, r2
 80032ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68da      	ldr	r2, [r3, #12]
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4313      	orrs	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032cc:	2201      	movs	r2, #1
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	43db      	mvns	r3, r3
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	4013      	ands	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	091b      	lsrs	r3, r3, #4
 80032e2:	f003 0201 	and.w	r2, r3, #1
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	2b03      	cmp	r3, #3
 8003302:	d017      	beq.n	8003334 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	2203      	movs	r2, #3
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4013      	ands	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4313      	orrs	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d123      	bne.n	8003388 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	08da      	lsrs	r2, r3, #3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3208      	adds	r2, #8
 8003348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800334c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	220f      	movs	r2, #15
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	43db      	mvns	r3, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4013      	ands	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	691a      	ldr	r2, [r3, #16]
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	08da      	lsrs	r2, r3, #3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3208      	adds	r2, #8
 8003382:	69b9      	ldr	r1, [r7, #24]
 8003384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	2203      	movs	r2, #3
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43db      	mvns	r3, r3
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	4013      	ands	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 0203 	and.w	r2, r3, #3
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	f000 80ae 	beq.w	8003526 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ca:	2300      	movs	r3, #0
 80033cc:	60fb      	str	r3, [r7, #12]
 80033ce:	4b5d      	ldr	r3, [pc, #372]	@ (8003544 <HAL_GPIO_Init+0x300>)
 80033d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d2:	4a5c      	ldr	r2, [pc, #368]	@ (8003544 <HAL_GPIO_Init+0x300>)
 80033d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80033da:	4b5a      	ldr	r3, [pc, #360]	@ (8003544 <HAL_GPIO_Init+0x300>)
 80033dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033e2:	60fb      	str	r3, [r7, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033e6:	4a58      	ldr	r2, [pc, #352]	@ (8003548 <HAL_GPIO_Init+0x304>)
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	089b      	lsrs	r3, r3, #2
 80033ec:	3302      	adds	r3, #2
 80033ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	220f      	movs	r2, #15
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43db      	mvns	r3, r3
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	4013      	ands	r3, r2
 8003408:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a4f      	ldr	r2, [pc, #316]	@ (800354c <HAL_GPIO_Init+0x308>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d025      	beq.n	800345e <HAL_GPIO_Init+0x21a>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a4e      	ldr	r2, [pc, #312]	@ (8003550 <HAL_GPIO_Init+0x30c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01f      	beq.n	800345a <HAL_GPIO_Init+0x216>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a4d      	ldr	r2, [pc, #308]	@ (8003554 <HAL_GPIO_Init+0x310>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d019      	beq.n	8003456 <HAL_GPIO_Init+0x212>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a4c      	ldr	r2, [pc, #304]	@ (8003558 <HAL_GPIO_Init+0x314>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d013      	beq.n	8003452 <HAL_GPIO_Init+0x20e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a4b      	ldr	r2, [pc, #300]	@ (800355c <HAL_GPIO_Init+0x318>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00d      	beq.n	800344e <HAL_GPIO_Init+0x20a>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a4a      	ldr	r2, [pc, #296]	@ (8003560 <HAL_GPIO_Init+0x31c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d007      	beq.n	800344a <HAL_GPIO_Init+0x206>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a49      	ldr	r2, [pc, #292]	@ (8003564 <HAL_GPIO_Init+0x320>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d101      	bne.n	8003446 <HAL_GPIO_Init+0x202>
 8003442:	2306      	movs	r3, #6
 8003444:	e00c      	b.n	8003460 <HAL_GPIO_Init+0x21c>
 8003446:	2307      	movs	r3, #7
 8003448:	e00a      	b.n	8003460 <HAL_GPIO_Init+0x21c>
 800344a:	2305      	movs	r3, #5
 800344c:	e008      	b.n	8003460 <HAL_GPIO_Init+0x21c>
 800344e:	2304      	movs	r3, #4
 8003450:	e006      	b.n	8003460 <HAL_GPIO_Init+0x21c>
 8003452:	2303      	movs	r3, #3
 8003454:	e004      	b.n	8003460 <HAL_GPIO_Init+0x21c>
 8003456:	2302      	movs	r3, #2
 8003458:	e002      	b.n	8003460 <HAL_GPIO_Init+0x21c>
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <HAL_GPIO_Init+0x21c>
 800345e:	2300      	movs	r3, #0
 8003460:	69fa      	ldr	r2, [r7, #28]
 8003462:	f002 0203 	and.w	r2, r2, #3
 8003466:	0092      	lsls	r2, r2, #2
 8003468:	4093      	lsls	r3, r2
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	4313      	orrs	r3, r2
 800346e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003470:	4935      	ldr	r1, [pc, #212]	@ (8003548 <HAL_GPIO_Init+0x304>)
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	089b      	lsrs	r3, r3, #2
 8003476:	3302      	adds	r3, #2
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800347e:	4b3a      	ldr	r3, [pc, #232]	@ (8003568 <HAL_GPIO_Init+0x324>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	43db      	mvns	r3, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4013      	ands	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034a2:	4a31      	ldr	r2, [pc, #196]	@ (8003568 <HAL_GPIO_Init+0x324>)
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034a8:	4b2f      	ldr	r3, [pc, #188]	@ (8003568 <HAL_GPIO_Init+0x324>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034cc:	4a26      	ldr	r2, [pc, #152]	@ (8003568 <HAL_GPIO_Init+0x324>)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034d2:	4b25      	ldr	r3, [pc, #148]	@ (8003568 <HAL_GPIO_Init+0x324>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	43db      	mvns	r3, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4013      	ands	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034f6:	4a1c      	ldr	r2, [pc, #112]	@ (8003568 <HAL_GPIO_Init+0x324>)
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003568 <HAL_GPIO_Init+0x324>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	4313      	orrs	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003520:	4a11      	ldr	r2, [pc, #68]	@ (8003568 <HAL_GPIO_Init+0x324>)
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	3301      	adds	r3, #1
 800352a:	61fb      	str	r3, [r7, #28]
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	2b0f      	cmp	r3, #15
 8003530:	f67f ae96 	bls.w	8003260 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003534:	bf00      	nop
 8003536:	bf00      	nop
 8003538:	3724      	adds	r7, #36	@ 0x24
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	40023800 	.word	0x40023800
 8003548:	40013800 	.word	0x40013800
 800354c:	40020000 	.word	0x40020000
 8003550:	40020400 	.word	0x40020400
 8003554:	40020800 	.word	0x40020800
 8003558:	40020c00 	.word	0x40020c00
 800355c:	40021000 	.word	0x40021000
 8003560:	40021400 	.word	0x40021400
 8003564:	40021800 	.word	0x40021800
 8003568:	40013c00 	.word	0x40013c00

0800356c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	460b      	mov	r3, r1
 8003576:	807b      	strh	r3, [r7, #2]
 8003578:	4613      	mov	r3, r2
 800357a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800357c:	787b      	ldrb	r3, [r7, #1]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003582:	887a      	ldrh	r2, [r7, #2]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003588:	e003      	b.n	8003592 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800358a:	887b      	ldrh	r3, [r7, #2]
 800358c:	041a      	lsls	r2, r3, #16
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	619a      	str	r2, [r3, #24]
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d101      	bne.n	80035b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e12b      	b.n	800380a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d106      	bne.n	80035cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fe fbec 	bl	8001da4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2224      	movs	r2, #36	@ 0x24
 80035d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0201 	bic.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003602:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003604:	f001 fd62 	bl	80050cc <HAL_RCC_GetPCLK1Freq>
 8003608:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	4a81      	ldr	r2, [pc, #516]	@ (8003814 <HAL_I2C_Init+0x274>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d807      	bhi.n	8003624 <HAL_I2C_Init+0x84>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4a80      	ldr	r2, [pc, #512]	@ (8003818 <HAL_I2C_Init+0x278>)
 8003618:	4293      	cmp	r3, r2
 800361a:	bf94      	ite	ls
 800361c:	2301      	movls	r3, #1
 800361e:	2300      	movhi	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	e006      	b.n	8003632 <HAL_I2C_Init+0x92>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4a7d      	ldr	r2, [pc, #500]	@ (800381c <HAL_I2C_Init+0x27c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	bf94      	ite	ls
 800362c:	2301      	movls	r3, #1
 800362e:	2300      	movhi	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e0e7      	b.n	800380a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	4a78      	ldr	r2, [pc, #480]	@ (8003820 <HAL_I2C_Init+0x280>)
 800363e:	fba2 2303 	umull	r2, r3, r2, r3
 8003642:	0c9b      	lsrs	r3, r3, #18
 8003644:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	430a      	orrs	r2, r1
 8003658:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	4a6a      	ldr	r2, [pc, #424]	@ (8003814 <HAL_I2C_Init+0x274>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d802      	bhi.n	8003674 <HAL_I2C_Init+0xd4>
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	3301      	adds	r3, #1
 8003672:	e009      	b.n	8003688 <HAL_I2C_Init+0xe8>
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800367a:	fb02 f303 	mul.w	r3, r2, r3
 800367e:	4a69      	ldr	r2, [pc, #420]	@ (8003824 <HAL_I2C_Init+0x284>)
 8003680:	fba2 2303 	umull	r2, r3, r2, r3
 8003684:	099b      	lsrs	r3, r3, #6
 8003686:	3301      	adds	r3, #1
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6812      	ldr	r2, [r2, #0]
 800368c:	430b      	orrs	r3, r1
 800368e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800369a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	495c      	ldr	r1, [pc, #368]	@ (8003814 <HAL_I2C_Init+0x274>)
 80036a4:	428b      	cmp	r3, r1
 80036a6:	d819      	bhi.n	80036dc <HAL_I2C_Init+0x13c>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e59      	subs	r1, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80036b6:	1c59      	adds	r1, r3, #1
 80036b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036bc:	400b      	ands	r3, r1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00a      	beq.n	80036d8 <HAL_I2C_Init+0x138>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	1e59      	subs	r1, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80036d0:	3301      	adds	r3, #1
 80036d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d6:	e051      	b.n	800377c <HAL_I2C_Init+0x1dc>
 80036d8:	2304      	movs	r3, #4
 80036da:	e04f      	b.n	800377c <HAL_I2C_Init+0x1dc>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d111      	bne.n	8003708 <HAL_I2C_Init+0x168>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	1e58      	subs	r0, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6859      	ldr	r1, [r3, #4]
 80036ec:	460b      	mov	r3, r1
 80036ee:	005b      	lsls	r3, r3, #1
 80036f0:	440b      	add	r3, r1
 80036f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f6:	3301      	adds	r3, #1
 80036f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	bf0c      	ite	eq
 8003700:	2301      	moveq	r3, #1
 8003702:	2300      	movne	r3, #0
 8003704:	b2db      	uxtb	r3, r3
 8003706:	e012      	b.n	800372e <HAL_I2C_Init+0x18e>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	1e58      	subs	r0, r3, #1
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6859      	ldr	r1, [r3, #4]
 8003710:	460b      	mov	r3, r1
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	0099      	lsls	r1, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	fbb0 f3f3 	udiv	r3, r0, r3
 800371e:	3301      	adds	r3, #1
 8003720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_I2C_Init+0x196>
 8003732:	2301      	movs	r3, #1
 8003734:	e022      	b.n	800377c <HAL_I2C_Init+0x1dc>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10e      	bne.n	800375c <HAL_I2C_Init+0x1bc>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1e58      	subs	r0, r3, #1
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6859      	ldr	r1, [r3, #4]
 8003746:	460b      	mov	r3, r1
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	440b      	add	r3, r1
 800374c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003750:	3301      	adds	r3, #1
 8003752:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800375a:	e00f      	b.n	800377c <HAL_I2C_Init+0x1dc>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	1e58      	subs	r0, r3, #1
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6859      	ldr	r1, [r3, #4]
 8003764:	460b      	mov	r3, r1
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	0099      	lsls	r1, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003772:	3301      	adds	r3, #1
 8003774:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003778:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	6809      	ldr	r1, [r1, #0]
 8003780:	4313      	orrs	r3, r2
 8003782:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	69da      	ldr	r2, [r3, #28]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	431a      	orrs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6911      	ldr	r1, [r2, #16]
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	68d2      	ldr	r2, [r2, #12]
 80037b6:	4311      	orrs	r1, r2
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6812      	ldr	r2, [r2, #0]
 80037bc:	430b      	orrs	r3, r1
 80037be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	695a      	ldr	r2, [r3, #20]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0201 	orr.w	r2, r2, #1
 80037ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2220      	movs	r2, #32
 80037f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	000186a0 	.word	0x000186a0
 8003818:	001e847f 	.word	0x001e847f
 800381c:	003d08ff 	.word	0x003d08ff
 8003820:	431bde83 	.word	0x431bde83
 8003824:	10624dd3 	.word	0x10624dd3

08003828 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b088      	sub	sp, #32
 800382c:	af02      	add	r7, sp, #8
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	607a      	str	r2, [r7, #4]
 8003832:	461a      	mov	r2, r3
 8003834:	460b      	mov	r3, r1
 8003836:	817b      	strh	r3, [r7, #10]
 8003838:	4613      	mov	r3, r2
 800383a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800383c:	f7ff f91e 	bl	8002a7c <HAL_GetTick>
 8003840:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b20      	cmp	r3, #32
 800384c:	f040 80e0 	bne.w	8003a10 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	2319      	movs	r3, #25
 8003856:	2201      	movs	r2, #1
 8003858:	4970      	ldr	r1, [pc, #448]	@ (8003a1c <HAL_I2C_Master_Transmit+0x1f4>)
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f001 f90e 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003866:	2302      	movs	r3, #2
 8003868:	e0d3      	b.n	8003a12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_I2C_Master_Transmit+0x50>
 8003874:	2302      	movs	r3, #2
 8003876:	e0cc      	b.n	8003a12 <HAL_I2C_Master_Transmit+0x1ea>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b01      	cmp	r3, #1
 800388c:	d007      	beq.n	800389e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f042 0201 	orr.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2221      	movs	r2, #33	@ 0x21
 80038b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2210      	movs	r2, #16
 80038ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	893a      	ldrh	r2, [r7, #8]
 80038ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4a50      	ldr	r2, [pc, #320]	@ (8003a20 <HAL_I2C_Master_Transmit+0x1f8>)
 80038de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038e0:	8979      	ldrh	r1, [r7, #10]
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	6a3a      	ldr	r2, [r7, #32]
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f000 fdfa 	bl	80044e0 <I2C_MasterRequestWrite>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e08d      	b.n	8003a12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f6:	2300      	movs	r3, #0
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	613b      	str	r3, [r7, #16]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	613b      	str	r3, [r7, #16]
 800390a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800390c:	e066      	b.n	80039dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	6a39      	ldr	r1, [r7, #32]
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f001 f9cc 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00d      	beq.n	800393a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	2b04      	cmp	r3, #4
 8003924:	d107      	bne.n	8003936 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003934:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e06b      	b.n	8003a12 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393e:	781a      	ldrb	r2, [r3, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003954:	b29b      	uxth	r3, r3
 8003956:	3b01      	subs	r3, #1
 8003958:	b29a      	uxth	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003962:	3b01      	subs	r3, #1
 8003964:	b29a      	uxth	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b04      	cmp	r3, #4
 8003976:	d11b      	bne.n	80039b0 <HAL_I2C_Master_Transmit+0x188>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397c:	2b00      	cmp	r3, #0
 800397e:	d017      	beq.n	80039b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	781a      	ldrb	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800399a:	b29b      	uxth	r3, r3
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	6a39      	ldr	r1, [r7, #32]
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f001 f9c3 	bl	8004d40 <I2C_WaitOnBTFFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00d      	beq.n	80039dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d107      	bne.n	80039d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e01a      	b.n	8003a12 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d194      	bne.n	800390e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	e000      	b.n	8003a12 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a10:	2302      	movs	r3, #2
  }
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	00100002 	.word	0x00100002
 8003a20:	ffff0000 	.word	0xffff0000

08003a24 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08c      	sub	sp, #48	@ 0x30
 8003a28:	af02      	add	r7, sp, #8
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	607a      	str	r2, [r7, #4]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	460b      	mov	r3, r1
 8003a32:	817b      	strh	r3, [r7, #10]
 8003a34:	4613      	mov	r3, r2
 8003a36:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a38:	f7ff f820 	bl	8002a7c <HAL_GetTick>
 8003a3c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b20      	cmp	r3, #32
 8003a48:	f040 8217 	bne.w	8003e7a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	2319      	movs	r3, #25
 8003a52:	2201      	movs	r2, #1
 8003a54:	497c      	ldr	r1, [pc, #496]	@ (8003c48 <HAL_I2C_Master_Receive+0x224>)
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f001 f810 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003a62:	2302      	movs	r3, #2
 8003a64:	e20a      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d101      	bne.n	8003a74 <HAL_I2C_Master_Receive+0x50>
 8003a70:	2302      	movs	r3, #2
 8003a72:	e203      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d007      	beq.n	8003a9a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0201 	orr.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aa8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2222      	movs	r2, #34	@ 0x22
 8003aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2210      	movs	r2, #16
 8003ab6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	893a      	ldrh	r2, [r7, #8]
 8003aca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	4a5c      	ldr	r2, [pc, #368]	@ (8003c4c <HAL_I2C_Master_Receive+0x228>)
 8003ada:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003adc:	8979      	ldrh	r1, [r7, #10]
 8003ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 fd7e 	bl	80045e4 <I2C_MasterRequestRead>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e1c4      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d113      	bne.n	8003b22 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003afa:	2300      	movs	r3, #0
 8003afc:	623b      	str	r3, [r7, #32]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695b      	ldr	r3, [r3, #20]
 8003b04:	623b      	str	r3, [r7, #32]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	623b      	str	r3, [r7, #32]
 8003b0e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	e198      	b.n	8003e54 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d11b      	bne.n	8003b62 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61fb      	str	r3, [r7, #28]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	61fb      	str	r3, [r7, #28]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	61fb      	str	r3, [r7, #28]
 8003b4e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	e178      	b.n	8003e54 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d11b      	bne.n	8003ba2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b78:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61bb      	str	r3, [r7, #24]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	61bb      	str	r3, [r7, #24]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	e158      	b.n	8003e54 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003bb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	617b      	str	r3, [r7, #20]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bc8:	e144      	b.n	8003e54 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bce:	2b03      	cmp	r3, #3
 8003bd0:	f200 80f1 	bhi.w	8003db6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d123      	bne.n	8003c24 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bde:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f001 f8f5 	bl	8004dd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e145      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	b29a      	uxth	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c22:	e117      	b.n	8003e54 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d14e      	bne.n	8003cca <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c32:	2200      	movs	r2, #0
 8003c34:	4906      	ldr	r1, [pc, #24]	@ (8003c50 <HAL_I2C_Master_Receive+0x22c>)
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 ff20 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d008      	beq.n	8003c54 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e11a      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
 8003c46:	bf00      	nop
 8003c48:	00100002 	.word	0x00100002
 8003c4c:	ffff0000 	.word	0xffff0000
 8003c50:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691a      	ldr	r2, [r3, #16]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6e:	b2d2      	uxtb	r2, r2
 8003c70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	1c5a      	adds	r2, r3, #1
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	691a      	ldr	r2, [r3, #16]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca0:	b2d2      	uxtb	r2, r2
 8003ca2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca8:	1c5a      	adds	r2, r3, #1
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cc8:	e0c4      	b.n	8003e54 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	496c      	ldr	r1, [pc, #432]	@ (8003e84 <HAL_I2C_Master_Receive+0x460>)
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 fed1 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e0cb      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	691a      	ldr	r2, [r3, #16]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfe:	b2d2      	uxtb	r2, r2
 8003d00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d10:	3b01      	subs	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d28:	9300      	str	r3, [sp, #0]
 8003d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	4955      	ldr	r1, [pc, #340]	@ (8003e84 <HAL_I2C_Master_Receive+0x460>)
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 fea3 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e09d      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	691a      	ldr	r2, [r3, #16]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d62:	1c5a      	adds	r2, r3, #1
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	691a      	ldr	r2, [r3, #16]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8c:	b2d2      	uxtb	r2, r2
 8003d8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d94:	1c5a      	adds	r2, r3, #1
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	3b01      	subs	r3, #1
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003db4:	e04e      	b.n	8003e54 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003db8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f001 f808 	bl	8004dd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e058      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	691a      	ldr	r2, [r3, #16]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de6:	3b01      	subs	r3, #1
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f003 0304 	and.w	r3, r3, #4
 8003e06:	2b04      	cmp	r3, #4
 8003e08:	d124      	bne.n	8003e54 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	d107      	bne.n	8003e22 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e20:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	691a      	ldr	r2, [r3, #16]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2c:	b2d2      	uxtb	r2, r2
 8003e2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e34:	1c5a      	adds	r2, r3, #1
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	b29a      	uxth	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f47f aeb6 	bne.w	8003bca <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2220      	movs	r2, #32
 8003e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e76:	2300      	movs	r3, #0
 8003e78:	e000      	b.n	8003e7c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e7a:	2302      	movs	r3, #2
  }
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3728      	adds	r7, #40	@ 0x28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	00010004 	.word	0x00010004

08003e88 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b088      	sub	sp, #32
 8003e8c:	af02      	add	r7, sp, #8
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	4608      	mov	r0, r1
 8003e92:	4611      	mov	r1, r2
 8003e94:	461a      	mov	r2, r3
 8003e96:	4603      	mov	r3, r0
 8003e98:	817b      	strh	r3, [r7, #10]
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	813b      	strh	r3, [r7, #8]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ea2:	f7fe fdeb 	bl	8002a7c <HAL_GetTick>
 8003ea6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b20      	cmp	r3, #32
 8003eb2:	f040 80d9 	bne.w	8004068 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	9300      	str	r3, [sp, #0]
 8003eba:	2319      	movs	r3, #25
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	496d      	ldr	r1, [pc, #436]	@ (8004074 <HAL_I2C_Mem_Write+0x1ec>)
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 fddb 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ecc:	2302      	movs	r3, #2
 8003ece:	e0cc      	b.n	800406a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d101      	bne.n	8003ede <HAL_I2C_Mem_Write+0x56>
 8003eda:	2302      	movs	r3, #2
 8003edc:	e0c5      	b.n	800406a <HAL_I2C_Mem_Write+0x1e2>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d007      	beq.n	8003f04 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 0201 	orr.w	r2, r2, #1
 8003f02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2221      	movs	r2, #33	@ 0x21
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2240      	movs	r2, #64	@ 0x40
 8003f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6a3a      	ldr	r2, [r7, #32]
 8003f2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4a4d      	ldr	r2, [pc, #308]	@ (8004078 <HAL_I2C_Mem_Write+0x1f0>)
 8003f44:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f46:	88f8      	ldrh	r0, [r7, #6]
 8003f48:	893a      	ldrh	r2, [r7, #8]
 8003f4a:	8979      	ldrh	r1, [r7, #10]
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	9301      	str	r3, [sp, #4]
 8003f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	4603      	mov	r3, r0
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 fc12 	bl	8004780 <I2C_RequestMemoryWrite>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d052      	beq.n	8004008 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e081      	b.n	800406a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 fea0 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00d      	beq.n	8003f92 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d107      	bne.n	8003f8e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e06b      	b.n	800406a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	781a      	ldrb	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fac:	3b01      	subs	r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	b29a      	uxth	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	f003 0304 	and.w	r3, r3, #4
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	d11b      	bne.n	8004008 <HAL_I2C_Mem_Write+0x180>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d017      	beq.n	8004008 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	781a      	ldrb	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1aa      	bne.n	8003f66 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 fe93 	bl	8004d40 <I2C_WaitOnBTFFlagUntilTimeout>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00d      	beq.n	800403c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004024:	2b04      	cmp	r3, #4
 8004026:	d107      	bne.n	8004038 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004036:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e016      	b.n	800406a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800404a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	e000      	b.n	800406a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004068:	2302      	movs	r3, #2
  }
}
 800406a:	4618      	mov	r0, r3
 800406c:	3718      	adds	r7, #24
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	00100002 	.word	0x00100002
 8004078:	ffff0000 	.word	0xffff0000

0800407c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b08c      	sub	sp, #48	@ 0x30
 8004080:	af02      	add	r7, sp, #8
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	4608      	mov	r0, r1
 8004086:	4611      	mov	r1, r2
 8004088:	461a      	mov	r2, r3
 800408a:	4603      	mov	r3, r0
 800408c:	817b      	strh	r3, [r7, #10]
 800408e:	460b      	mov	r3, r1
 8004090:	813b      	strh	r3, [r7, #8]
 8004092:	4613      	mov	r3, r2
 8004094:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004096:	f7fe fcf1 	bl	8002a7c <HAL_GetTick>
 800409a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b20      	cmp	r3, #32
 80040a6:	f040 8214 	bne.w	80044d2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	2319      	movs	r3, #25
 80040b0:	2201      	movs	r2, #1
 80040b2:	497b      	ldr	r1, [pc, #492]	@ (80042a0 <HAL_I2C_Mem_Read+0x224>)
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f000 fce1 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80040c0:	2302      	movs	r3, #2
 80040c2:	e207      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d101      	bne.n	80040d2 <HAL_I2C_Mem_Read+0x56>
 80040ce:	2302      	movs	r3, #2
 80040d0:	e200      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2201      	movs	r2, #1
 80040d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d007      	beq.n	80040f8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f042 0201 	orr.w	r2, r2, #1
 80040f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004106:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2222      	movs	r2, #34	@ 0x22
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2240      	movs	r2, #64	@ 0x40
 8004114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004122:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004128:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412e:	b29a      	uxth	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	4a5b      	ldr	r2, [pc, #364]	@ (80042a4 <HAL_I2C_Mem_Read+0x228>)
 8004138:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800413a:	88f8      	ldrh	r0, [r7, #6]
 800413c:	893a      	ldrh	r2, [r7, #8]
 800413e:	8979      	ldrh	r1, [r7, #10]
 8004140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004142:	9301      	str	r3, [sp, #4]
 8004144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004146:	9300      	str	r3, [sp, #0]
 8004148:	4603      	mov	r3, r0
 800414a:	68f8      	ldr	r0, [r7, #12]
 800414c:	f000 fbae 	bl	80048ac <I2C_RequestMemoryRead>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e1bc      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800415e:	2b00      	cmp	r3, #0
 8004160:	d113      	bne.n	800418a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004162:	2300      	movs	r3, #0
 8004164:	623b      	str	r3, [r7, #32]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	623b      	str	r3, [r7, #32]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	623b      	str	r3, [r7, #32]
 8004176:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004186:	601a      	str	r2, [r3, #0]
 8004188:	e190      	b.n	80044ac <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418e:	2b01      	cmp	r3, #1
 8004190:	d11b      	bne.n	80041ca <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041a2:	2300      	movs	r3, #0
 80041a4:	61fb      	str	r3, [r7, #28]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	695b      	ldr	r3, [r3, #20]
 80041ac:	61fb      	str	r3, [r7, #28]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	61fb      	str	r3, [r7, #28]
 80041b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	e170      	b.n	80044ac <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d11b      	bne.n	800420a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f2:	2300      	movs	r3, #0
 80041f4:	61bb      	str	r3, [r7, #24]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	61bb      	str	r3, [r7, #24]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	61bb      	str	r3, [r7, #24]
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	e150      	b.n	80044ac <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800420a:	2300      	movs	r3, #0
 800420c:	617b      	str	r3, [r7, #20]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004220:	e144      	b.n	80044ac <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004226:	2b03      	cmp	r3, #3
 8004228:	f200 80f1 	bhi.w	800440e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004230:	2b01      	cmp	r3, #1
 8004232:	d123      	bne.n	800427c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004234:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004236:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 fdc9 	bl	8004dd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e145      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	691a      	ldr	r2, [r3, #16]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004252:	b2d2      	uxtb	r2, r2
 8004254:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004270:	b29b      	uxth	r3, r3
 8004272:	3b01      	subs	r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800427a:	e117      	b.n	80044ac <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004280:	2b02      	cmp	r3, #2
 8004282:	d14e      	bne.n	8004322 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428a:	2200      	movs	r2, #0
 800428c:	4906      	ldr	r1, [pc, #24]	@ (80042a8 <HAL_I2C_Mem_Read+0x22c>)
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 fbf4 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d008      	beq.n	80042ac <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e11a      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
 800429e:	bf00      	nop
 80042a0:	00100002 	.word	0x00100002
 80042a4:	ffff0000 	.word	0xffff0000
 80042a8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	691a      	ldr	r2, [r3, #16]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c6:	b2d2      	uxtb	r2, r2
 80042c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ce:	1c5a      	adds	r2, r3, #1
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d8:	3b01      	subs	r3, #1
 80042da:	b29a      	uxth	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	3b01      	subs	r3, #1
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004300:	1c5a      	adds	r2, r3, #1
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800430a:	3b01      	subs	r3, #1
 800430c:	b29a      	uxth	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004316:	b29b      	uxth	r3, r3
 8004318:	3b01      	subs	r3, #1
 800431a:	b29a      	uxth	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004320:	e0c4      	b.n	80044ac <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004324:	9300      	str	r3, [sp, #0]
 8004326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004328:	2200      	movs	r2, #0
 800432a:	496c      	ldr	r1, [pc, #432]	@ (80044dc <HAL_I2C_Mem_Read+0x460>)
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 fba5 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e0cb      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800434a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	691a      	ldr	r2, [r3, #16]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004356:	b2d2      	uxtb	r2, r2
 8004358:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	1c5a      	adds	r2, r3, #1
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004368:	3b01      	subs	r3, #1
 800436a:	b29a      	uxth	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004374:	b29b      	uxth	r3, r3
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004384:	2200      	movs	r2, #0
 8004386:	4955      	ldr	r1, [pc, #340]	@ (80044dc <HAL_I2C_Mem_Read+0x460>)
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 fb77 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e09d      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	691a      	ldr	r2, [r3, #16]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b2:	b2d2      	uxtb	r2, r2
 80043b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ba:	1c5a      	adds	r2, r3, #1
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	3b01      	subs	r3, #1
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	691a      	ldr	r2, [r3, #16]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	b2d2      	uxtb	r2, r2
 80043e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ec:	1c5a      	adds	r2, r3, #1
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f6:	3b01      	subs	r3, #1
 80043f8:	b29a      	uxth	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004402:	b29b      	uxth	r3, r3
 8004404:	3b01      	subs	r3, #1
 8004406:	b29a      	uxth	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800440c:	e04e      	b.n	80044ac <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800440e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004410:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f000 fcdc 	bl	8004dd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e058      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	691a      	ldr	r2, [r3, #16]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442c:	b2d2      	uxtb	r2, r2
 800442e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004434:	1c5a      	adds	r2, r3, #1
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800443e:	3b01      	subs	r3, #1
 8004440:	b29a      	uxth	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800444a:	b29b      	uxth	r3, r3
 800444c:	3b01      	subs	r3, #1
 800444e:	b29a      	uxth	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	f003 0304 	and.w	r3, r3, #4
 800445e:	2b04      	cmp	r3, #4
 8004460:	d124      	bne.n	80044ac <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004466:	2b03      	cmp	r3, #3
 8004468:	d107      	bne.n	800447a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004478:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	691a      	ldr	r2, [r3, #16]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004484:	b2d2      	uxtb	r2, r2
 8004486:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448c:	1c5a      	adds	r2, r3, #1
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004496:	3b01      	subs	r3, #1
 8004498:	b29a      	uxth	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f47f aeb6 	bne.w	8004222 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80044ce:	2300      	movs	r3, #0
 80044d0:	e000      	b.n	80044d4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80044d2:	2302      	movs	r3, #2
  }
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3728      	adds	r7, #40	@ 0x28
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	00010004 	.word	0x00010004

080044e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af02      	add	r7, sp, #8
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	607a      	str	r2, [r7, #4]
 80044ea:	603b      	str	r3, [r7, #0]
 80044ec:	460b      	mov	r3, r1
 80044ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d006      	beq.n	800450a <I2C_MasterRequestWrite+0x2a>
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d003      	beq.n	800450a <I2C_MasterRequestWrite+0x2a>
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004508:	d108      	bne.n	800451c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004518:	601a      	str	r2, [r3, #0]
 800451a:	e00b      	b.n	8004534 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004520:	2b12      	cmp	r3, #18
 8004522:	d107      	bne.n	8004534 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004532:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	9300      	str	r3, [sp, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 fa9b 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d00d      	beq.n	8004568 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004556:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800455a:	d103      	bne.n	8004564 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004562:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e035      	b.n	80045d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004570:	d108      	bne.n	8004584 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004572:	897b      	ldrh	r3, [r7, #10]
 8004574:	b2db      	uxtb	r3, r3
 8004576:	461a      	mov	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004580:	611a      	str	r2, [r3, #16]
 8004582:	e01b      	b.n	80045bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004584:	897b      	ldrh	r3, [r7, #10]
 8004586:	11db      	asrs	r3, r3, #7
 8004588:	b2db      	uxtb	r3, r3
 800458a:	f003 0306 	and.w	r3, r3, #6
 800458e:	b2db      	uxtb	r3, r3
 8004590:	f063 030f 	orn	r3, r3, #15
 8004594:	b2da      	uxtb	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	490e      	ldr	r1, [pc, #56]	@ (80045dc <I2C_MasterRequestWrite+0xfc>)
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f000 fae4 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e010      	b.n	80045d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80045b2:	897b      	ldrh	r3, [r7, #10]
 80045b4:	b2da      	uxtb	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	4907      	ldr	r1, [pc, #28]	@ (80045e0 <I2C_MasterRequestWrite+0x100>)
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 fad4 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e000      	b.n	80045d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3718      	adds	r7, #24
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	00010008 	.word	0x00010008
 80045e0:	00010002 	.word	0x00010002

080045e4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b088      	sub	sp, #32
 80045e8:	af02      	add	r7, sp, #8
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	607a      	str	r2, [r7, #4]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	460b      	mov	r3, r1
 80045f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004608:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	2b08      	cmp	r3, #8
 800460e:	d006      	beq.n	800461e <I2C_MasterRequestRead+0x3a>
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d003      	beq.n	800461e <I2C_MasterRequestRead+0x3a>
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800461c:	d108      	bne.n	8004630 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800462c:	601a      	str	r2, [r3, #0]
 800462e:	e00b      	b.n	8004648 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004634:	2b11      	cmp	r3, #17
 8004636:	d107      	bne.n	8004648 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004646:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 fa11 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00d      	beq.n	800467c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800466a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800466e:	d103      	bne.n	8004678 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004676:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e079      	b.n	8004770 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004684:	d108      	bne.n	8004698 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004686:	897b      	ldrh	r3, [r7, #10]
 8004688:	b2db      	uxtb	r3, r3
 800468a:	f043 0301 	orr.w	r3, r3, #1
 800468e:	b2da      	uxtb	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	611a      	str	r2, [r3, #16]
 8004696:	e05f      	b.n	8004758 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004698:	897b      	ldrh	r3, [r7, #10]
 800469a:	11db      	asrs	r3, r3, #7
 800469c:	b2db      	uxtb	r3, r3
 800469e:	f003 0306 	and.w	r3, r3, #6
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	f063 030f 	orn	r3, r3, #15
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	4930      	ldr	r1, [pc, #192]	@ (8004778 <I2C_MasterRequestRead+0x194>)
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 fa5a 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e054      	b.n	8004770 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80046c6:	897b      	ldrh	r3, [r7, #10]
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	4929      	ldr	r1, [pc, #164]	@ (800477c <I2C_MasterRequestRead+0x198>)
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 fa4a 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e044      	b.n	8004770 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046e6:	2300      	movs	r3, #0
 80046e8:	613b      	str	r3, [r7, #16]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	613b      	str	r3, [r7, #16]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	613b      	str	r3, [r7, #16]
 80046fa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800470a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 f9af 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00d      	beq.n	8004740 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004732:	d103      	bne.n	800473c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800473a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e017      	b.n	8004770 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004740:	897b      	ldrh	r3, [r7, #10]
 8004742:	11db      	asrs	r3, r3, #7
 8004744:	b2db      	uxtb	r3, r3
 8004746:	f003 0306 	and.w	r3, r3, #6
 800474a:	b2db      	uxtb	r3, r3
 800474c:	f063 030e 	orn	r3, r3, #14
 8004750:	b2da      	uxtb	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	4907      	ldr	r1, [pc, #28]	@ (800477c <I2C_MasterRequestRead+0x198>)
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f000 fa06 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e000      	b.n	8004770 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3718      	adds	r7, #24
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	00010008 	.word	0x00010008
 800477c:	00010002 	.word	0x00010002

08004780 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b088      	sub	sp, #32
 8004784:	af02      	add	r7, sp, #8
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	4608      	mov	r0, r1
 800478a:	4611      	mov	r1, r2
 800478c:	461a      	mov	r2, r3
 800478e:	4603      	mov	r3, r0
 8004790:	817b      	strh	r3, [r7, #10]
 8004792:	460b      	mov	r3, r1
 8004794:	813b      	strh	r3, [r7, #8]
 8004796:	4613      	mov	r3, r2
 8004798:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 f960 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00d      	beq.n	80047de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047d0:	d103      	bne.n	80047da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e05f      	b.n	800489e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047de:	897b      	ldrh	r3, [r7, #10]
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	461a      	mov	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f0:	6a3a      	ldr	r2, [r7, #32]
 80047f2:	492d      	ldr	r1, [pc, #180]	@ (80048a8 <I2C_RequestMemoryWrite+0x128>)
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 f9bb 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e04c      	b.n	800489e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004804:	2300      	movs	r3, #0
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	617b      	str	r3, [r7, #20]
 8004818:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800481a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800481c:	6a39      	ldr	r1, [r7, #32]
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 fa46 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00d      	beq.n	8004846 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482e:	2b04      	cmp	r3, #4
 8004830:	d107      	bne.n	8004842 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004840:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e02b      	b.n	800489e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004846:	88fb      	ldrh	r3, [r7, #6]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d105      	bne.n	8004858 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800484c:	893b      	ldrh	r3, [r7, #8]
 800484e:	b2da      	uxtb	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	611a      	str	r2, [r3, #16]
 8004856:	e021      	b.n	800489c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004858:	893b      	ldrh	r3, [r7, #8]
 800485a:	0a1b      	lsrs	r3, r3, #8
 800485c:	b29b      	uxth	r3, r3
 800485e:	b2da      	uxtb	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004868:	6a39      	ldr	r1, [r7, #32]
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 fa20 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00d      	beq.n	8004892 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487a:	2b04      	cmp	r3, #4
 800487c:	d107      	bne.n	800488e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800488c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e005      	b.n	800489e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004892:	893b      	ldrh	r3, [r7, #8]
 8004894:	b2da      	uxtb	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	00010002 	.word	0x00010002

080048ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b088      	sub	sp, #32
 80048b0:	af02      	add	r7, sp, #8
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	4608      	mov	r0, r1
 80048b6:	4611      	mov	r1, r2
 80048b8:	461a      	mov	r2, r3
 80048ba:	4603      	mov	r3, r0
 80048bc:	817b      	strh	r3, [r7, #10]
 80048be:	460b      	mov	r3, r1
 80048c0:	813b      	strh	r3, [r7, #8]
 80048c2:	4613      	mov	r3, r2
 80048c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e8:	9300      	str	r3, [sp, #0]
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f000 f8c2 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00d      	beq.n	800491a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800490c:	d103      	bne.n	8004916 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004914:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e0aa      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800491a:	897b      	ldrh	r3, [r7, #10]
 800491c:	b2db      	uxtb	r3, r3
 800491e:	461a      	mov	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004928:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800492a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492c:	6a3a      	ldr	r2, [r7, #32]
 800492e:	4952      	ldr	r1, [pc, #328]	@ (8004a78 <I2C_RequestMemoryRead+0x1cc>)
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f000 f91d 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d001      	beq.n	8004940 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e097      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004940:	2300      	movs	r3, #0
 8004942:	617b      	str	r3, [r7, #20]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	617b      	str	r3, [r7, #20]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004958:	6a39      	ldr	r1, [r7, #32]
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 f9a8 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00d      	beq.n	8004982 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496a:	2b04      	cmp	r3, #4
 800496c:	d107      	bne.n	800497e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800497c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e076      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004982:	88fb      	ldrh	r3, [r7, #6]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d105      	bne.n	8004994 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004988:	893b      	ldrh	r3, [r7, #8]
 800498a:	b2da      	uxtb	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	611a      	str	r2, [r3, #16]
 8004992:	e021      	b.n	80049d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004994:	893b      	ldrh	r3, [r7, #8]
 8004996:	0a1b      	lsrs	r3, r3, #8
 8004998:	b29b      	uxth	r3, r3
 800499a:	b2da      	uxtb	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a4:	6a39      	ldr	r1, [r7, #32]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 f982 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00d      	beq.n	80049ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	d107      	bne.n	80049ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e050      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049ce:	893b      	ldrh	r3, [r7, #8]
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049da:	6a39      	ldr	r1, [r7, #32]
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f000 f967 	bl	8004cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d00d      	beq.n	8004a04 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d107      	bne.n	8004a00 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e035      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a12:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 f82b 	bl	8004a7c <I2C_WaitOnFlagUntilTimeout>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00d      	beq.n	8004a48 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a3a:	d103      	bne.n	8004a44 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a42:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e013      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004a48:	897b      	ldrh	r3, [r7, #10]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	b2da      	uxtb	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	6a3a      	ldr	r2, [r7, #32]
 8004a5c:	4906      	ldr	r1, [pc, #24]	@ (8004a78 <I2C_RequestMemoryRead+0x1cc>)
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 f886 	bl	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3718      	adds	r7, #24
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	00010002 	.word	0x00010002

08004a7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	603b      	str	r3, [r7, #0]
 8004a88:	4613      	mov	r3, r2
 8004a8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a8c:	e048      	b.n	8004b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a94:	d044      	beq.n	8004b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a96:	f7fd fff1 	bl	8002a7c <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d302      	bcc.n	8004aac <I2C_WaitOnFlagUntilTimeout+0x30>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d139      	bne.n	8004b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	0c1b      	lsrs	r3, r3, #16
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d10d      	bne.n	8004ad2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	43da      	mvns	r2, r3
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	bf0c      	ite	eq
 8004ac8:	2301      	moveq	r3, #1
 8004aca:	2300      	movne	r3, #0
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	e00c      	b.n	8004aec <I2C_WaitOnFlagUntilTimeout+0x70>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	43da      	mvns	r2, r3
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	4013      	ands	r3, r2
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bf0c      	ite	eq
 8004ae4:	2301      	moveq	r3, #1
 8004ae6:	2300      	movne	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	461a      	mov	r2, r3
 8004aec:	79fb      	ldrb	r3, [r7, #7]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d116      	bne.n	8004b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2220      	movs	r2, #32
 8004afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0c:	f043 0220 	orr.w	r2, r3, #32
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e023      	b.n	8004b68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	0c1b      	lsrs	r3, r3, #16
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d10d      	bne.n	8004b46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	43da      	mvns	r2, r3
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	4013      	ands	r3, r2
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	bf0c      	ite	eq
 8004b3c:	2301      	moveq	r3, #1
 8004b3e:	2300      	movne	r3, #0
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	461a      	mov	r2, r3
 8004b44:	e00c      	b.n	8004b60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	699b      	ldr	r3, [r3, #24]
 8004b4c:	43da      	mvns	r2, r3
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	4013      	ands	r3, r2
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	bf0c      	ite	eq
 8004b58:	2301      	moveq	r3, #1
 8004b5a:	2300      	movne	r3, #0
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	461a      	mov	r2, r3
 8004b60:	79fb      	ldrb	r3, [r7, #7]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d093      	beq.n	8004a8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b7e:	e071      	b.n	8004c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b8e:	d123      	bne.n	8004bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ba8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc4:	f043 0204 	orr.w	r2, r3, #4
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e067      	b.n	8004ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bde:	d041      	beq.n	8004c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be0:	f7fd ff4c 	bl	8002a7c <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d302      	bcc.n	8004bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d136      	bne.n	8004c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	0c1b      	lsrs	r3, r3, #16
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d10c      	bne.n	8004c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	43da      	mvns	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bf14      	ite	ne
 8004c12:	2301      	movne	r3, #1
 8004c14:	2300      	moveq	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	e00b      	b.n	8004c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	43da      	mvns	r2, r3
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	4013      	ands	r3, r2
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	bf14      	ite	ne
 8004c2c:	2301      	movne	r3, #1
 8004c2e:	2300      	moveq	r3, #0
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d016      	beq.n	8004c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c50:	f043 0220 	orr.w	r2, r3, #32
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e021      	b.n	8004ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	0c1b      	lsrs	r3, r3, #16
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d10c      	bne.n	8004c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	43da      	mvns	r2, r3
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	bf14      	ite	ne
 8004c80:	2301      	movne	r3, #1
 8004c82:	2300      	moveq	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	e00b      	b.n	8004ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	43da      	mvns	r2, r3
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4013      	ands	r3, r2
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bf14      	ite	ne
 8004c9a:	2301      	movne	r3, #1
 8004c9c:	2300      	moveq	r3, #0
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	f47f af6d 	bne.w	8004b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3710      	adds	r7, #16
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cbc:	e034      	b.n	8004d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 f8e3 	bl	8004e8a <I2C_IsAcknowledgeFailed>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e034      	b.n	8004d38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd4:	d028      	beq.n	8004d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd6:	f7fd fed1 	bl	8002a7c <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d302      	bcc.n	8004cec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d11d      	bne.n	8004d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf6:	2b80      	cmp	r3, #128	@ 0x80
 8004cf8:	d016      	beq.n	8004d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d14:	f043 0220 	orr.w	r2, r3, #32
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e007      	b.n	8004d38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d32:	2b80      	cmp	r3, #128	@ 0x80
 8004d34:	d1c3      	bne.n	8004cbe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d4c:	e034      	b.n	8004db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f000 f89b 	bl	8004e8a <I2C_IsAcknowledgeFailed>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d001      	beq.n	8004d5e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e034      	b.n	8004dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d64:	d028      	beq.n	8004db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d66:	f7fd fe89 	bl	8002a7c <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d302      	bcc.n	8004d7c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d11d      	bne.n	8004db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	f003 0304 	and.w	r3, r3, #4
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	d016      	beq.n	8004db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2220      	movs	r2, #32
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da4:	f043 0220 	orr.w	r2, r3, #32
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e007      	b.n	8004dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	f003 0304 	and.w	r3, r3, #4
 8004dc2:	2b04      	cmp	r3, #4
 8004dc4:	d1c3      	bne.n	8004d4e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3710      	adds	r7, #16
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ddc:	e049      	b.n	8004e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	f003 0310 	and.w	r3, r3, #16
 8004de8:	2b10      	cmp	r3, #16
 8004dea:	d119      	bne.n	8004e20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0210 	mvn.w	r2, #16
 8004df4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e030      	b.n	8004e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e20:	f7fd fe2c 	bl	8002a7c <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d302      	bcc.n	8004e36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d11d      	bne.n	8004e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e40:	2b40      	cmp	r3, #64	@ 0x40
 8004e42:	d016      	beq.n	8004e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5e:	f043 0220 	orr.w	r2, r3, #32
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e007      	b.n	8004e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e7c:	2b40      	cmp	r3, #64	@ 0x40
 8004e7e:	d1ae      	bne.n	8004dde <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea0:	d11b      	bne.n	8004eda <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004eaa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec6:	f043 0204 	orr.w	r2, r3, #4
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e000      	b.n	8004edc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d101      	bne.n	8004efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e0cc      	b.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004efc:	4b68      	ldr	r3, [pc, #416]	@ (80050a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 030f 	and.w	r3, r3, #15
 8004f04:	683a      	ldr	r2, [r7, #0]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d90c      	bls.n	8004f24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f0a:	4b65      	ldr	r3, [pc, #404]	@ (80050a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f0c:	683a      	ldr	r2, [r7, #0]
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f12:	4b63      	ldr	r3, [pc, #396]	@ (80050a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 030f 	and.w	r3, r3, #15
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d001      	beq.n	8004f24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e0b8      	b.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d020      	beq.n	8004f72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0304 	and.w	r3, r3, #4
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d005      	beq.n	8004f48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f3c:	4b59      	ldr	r3, [pc, #356]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	4a58      	ldr	r2, [pc, #352]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0308 	and.w	r3, r3, #8
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d005      	beq.n	8004f60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f54:	4b53      	ldr	r3, [pc, #332]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	4a52      	ldr	r2, [pc, #328]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f60:	4b50      	ldr	r3, [pc, #320]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	494d      	ldr	r1, [pc, #308]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d044      	beq.n	8005008 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d107      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f86:	4b47      	ldr	r3, [pc, #284]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d119      	bne.n	8004fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e07f      	b.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d003      	beq.n	8004fa6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fa2:	2b03      	cmp	r3, #3
 8004fa4:	d107      	bne.n	8004fb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fa6:	4b3f      	ldr	r3, [pc, #252]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d109      	bne.n	8004fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e06f      	b.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d101      	bne.n	8004fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e067      	b.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fc6:	4b37      	ldr	r3, [pc, #220]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f023 0203 	bic.w	r2, r3, #3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	4934      	ldr	r1, [pc, #208]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fd8:	f7fd fd50 	bl	8002a7c <HAL_GetTick>
 8004fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fde:	e00a      	b.n	8004ff6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fe0:	f7fd fd4c 	bl	8002a7c <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e04f      	b.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 020c 	and.w	r2, r3, #12
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	429a      	cmp	r2, r3
 8005006:	d1eb      	bne.n	8004fe0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005008:	4b25      	ldr	r3, [pc, #148]	@ (80050a0 <HAL_RCC_ClockConfig+0x1b8>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 030f 	and.w	r3, r3, #15
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	429a      	cmp	r2, r3
 8005014:	d20c      	bcs.n	8005030 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005016:	4b22      	ldr	r3, [pc, #136]	@ (80050a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	b2d2      	uxtb	r2, r2
 800501c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800501e:	4b20      	ldr	r3, [pc, #128]	@ (80050a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 030f 	and.w	r3, r3, #15
 8005026:	683a      	ldr	r2, [r7, #0]
 8005028:	429a      	cmp	r2, r3
 800502a:	d001      	beq.n	8005030 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e032      	b.n	8005096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	2b00      	cmp	r3, #0
 800503a:	d008      	beq.n	800504e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800503c:	4b19      	ldr	r3, [pc, #100]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	4916      	ldr	r1, [pc, #88]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	4313      	orrs	r3, r2
 800504c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0308 	and.w	r3, r3, #8
 8005056:	2b00      	cmp	r3, #0
 8005058:	d009      	beq.n	800506e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800505a:	4b12      	ldr	r3, [pc, #72]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	490e      	ldr	r1, [pc, #56]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 800506a:	4313      	orrs	r3, r2
 800506c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800506e:	f000 f855 	bl	800511c <HAL_RCC_GetSysClockFreq>
 8005072:	4602      	mov	r2, r0
 8005074:	4b0b      	ldr	r3, [pc, #44]	@ (80050a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	091b      	lsrs	r3, r3, #4
 800507a:	f003 030f 	and.w	r3, r3, #15
 800507e:	490a      	ldr	r1, [pc, #40]	@ (80050a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005080:	5ccb      	ldrb	r3, [r1, r3]
 8005082:	fa22 f303 	lsr.w	r3, r2, r3
 8005086:	4a09      	ldr	r2, [pc, #36]	@ (80050ac <HAL_RCC_ClockConfig+0x1c4>)
 8005088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800508a:	4b09      	ldr	r3, [pc, #36]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c8>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4618      	mov	r0, r3
 8005090:	f7fd fcb0 	bl	80029f4 <HAL_InitTick>

  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	40023c00 	.word	0x40023c00
 80050a4:	40023800 	.word	0x40023800
 80050a8:	0800c030 	.word	0x0800c030
 80050ac:	20000004 	.word	0x20000004
 80050b0:	20000008 	.word	0x20000008

080050b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050b8:	4b03      	ldr	r3, [pc, #12]	@ (80050c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80050ba:	681b      	ldr	r3, [r3, #0]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	20000004 	.word	0x20000004

080050cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050d0:	f7ff fff0 	bl	80050b4 <HAL_RCC_GetHCLKFreq>
 80050d4:	4602      	mov	r2, r0
 80050d6:	4b05      	ldr	r3, [pc, #20]	@ (80050ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	0a9b      	lsrs	r3, r3, #10
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	4903      	ldr	r1, [pc, #12]	@ (80050f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050e2:	5ccb      	ldrb	r3, [r1, r3]
 80050e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	40023800 	.word	0x40023800
 80050f0:	0800c040 	.word	0x0800c040

080050f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80050f8:	f7ff ffdc 	bl	80050b4 <HAL_RCC_GetHCLKFreq>
 80050fc:	4602      	mov	r2, r0
 80050fe:	4b05      	ldr	r3, [pc, #20]	@ (8005114 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	0b5b      	lsrs	r3, r3, #13
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	4903      	ldr	r1, [pc, #12]	@ (8005118 <HAL_RCC_GetPCLK2Freq+0x24>)
 800510a:	5ccb      	ldrb	r3, [r1, r3]
 800510c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005110:	4618      	mov	r0, r3
 8005112:	bd80      	pop	{r7, pc}
 8005114:	40023800 	.word	0x40023800
 8005118:	0800c040 	.word	0x0800c040

0800511c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800511c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005120:	b0ae      	sub	sp, #184	@ 0xb8
 8005122:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005124:	2300      	movs	r3, #0
 8005126:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005130:	2300      	movs	r3, #0
 8005132:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005136:	2300      	movs	r3, #0
 8005138:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800513c:	2300      	movs	r3, #0
 800513e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005142:	4bcb      	ldr	r3, [pc, #812]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f003 030c 	and.w	r3, r3, #12
 800514a:	2b0c      	cmp	r3, #12
 800514c:	f200 8206 	bhi.w	800555c <HAL_RCC_GetSysClockFreq+0x440>
 8005150:	a201      	add	r2, pc, #4	@ (adr r2, 8005158 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005156:	bf00      	nop
 8005158:	0800518d 	.word	0x0800518d
 800515c:	0800555d 	.word	0x0800555d
 8005160:	0800555d 	.word	0x0800555d
 8005164:	0800555d 	.word	0x0800555d
 8005168:	08005195 	.word	0x08005195
 800516c:	0800555d 	.word	0x0800555d
 8005170:	0800555d 	.word	0x0800555d
 8005174:	0800555d 	.word	0x0800555d
 8005178:	0800519d 	.word	0x0800519d
 800517c:	0800555d 	.word	0x0800555d
 8005180:	0800555d 	.word	0x0800555d
 8005184:	0800555d 	.word	0x0800555d
 8005188:	0800538d 	.word	0x0800538d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800518c:	4bb9      	ldr	r3, [pc, #740]	@ (8005474 <HAL_RCC_GetSysClockFreq+0x358>)
 800518e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005192:	e1e7      	b.n	8005564 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005194:	4bb8      	ldr	r3, [pc, #736]	@ (8005478 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005196:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800519a:	e1e3      	b.n	8005564 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800519c:	4bb4      	ldr	r3, [pc, #720]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051a8:	4bb1      	ldr	r3, [pc, #708]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d071      	beq.n	8005298 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051b4:	4bae      	ldr	r3, [pc, #696]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	099b      	lsrs	r3, r3, #6
 80051ba:	2200      	movs	r2, #0
 80051bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051c0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80051c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80051c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80051d0:	2300      	movs	r3, #0
 80051d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80051da:	4622      	mov	r2, r4
 80051dc:	462b      	mov	r3, r5
 80051de:	f04f 0000 	mov.w	r0, #0
 80051e2:	f04f 0100 	mov.w	r1, #0
 80051e6:	0159      	lsls	r1, r3, #5
 80051e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051ec:	0150      	lsls	r0, r2, #5
 80051ee:	4602      	mov	r2, r0
 80051f0:	460b      	mov	r3, r1
 80051f2:	4621      	mov	r1, r4
 80051f4:	1a51      	subs	r1, r2, r1
 80051f6:	6439      	str	r1, [r7, #64]	@ 0x40
 80051f8:	4629      	mov	r1, r5
 80051fa:	eb63 0301 	sbc.w	r3, r3, r1
 80051fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005200:	f04f 0200 	mov.w	r2, #0
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800520c:	4649      	mov	r1, r9
 800520e:	018b      	lsls	r3, r1, #6
 8005210:	4641      	mov	r1, r8
 8005212:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005216:	4641      	mov	r1, r8
 8005218:	018a      	lsls	r2, r1, #6
 800521a:	4641      	mov	r1, r8
 800521c:	1a51      	subs	r1, r2, r1
 800521e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005220:	4649      	mov	r1, r9
 8005222:	eb63 0301 	sbc.w	r3, r3, r1
 8005226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	f04f 0300 	mov.w	r3, #0
 8005230:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005234:	4649      	mov	r1, r9
 8005236:	00cb      	lsls	r3, r1, #3
 8005238:	4641      	mov	r1, r8
 800523a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800523e:	4641      	mov	r1, r8
 8005240:	00ca      	lsls	r2, r1, #3
 8005242:	4610      	mov	r0, r2
 8005244:	4619      	mov	r1, r3
 8005246:	4603      	mov	r3, r0
 8005248:	4622      	mov	r2, r4
 800524a:	189b      	adds	r3, r3, r2
 800524c:	633b      	str	r3, [r7, #48]	@ 0x30
 800524e:	462b      	mov	r3, r5
 8005250:	460a      	mov	r2, r1
 8005252:	eb42 0303 	adc.w	r3, r2, r3
 8005256:	637b      	str	r3, [r7, #52]	@ 0x34
 8005258:	f04f 0200 	mov.w	r2, #0
 800525c:	f04f 0300 	mov.w	r3, #0
 8005260:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005264:	4629      	mov	r1, r5
 8005266:	024b      	lsls	r3, r1, #9
 8005268:	4621      	mov	r1, r4
 800526a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800526e:	4621      	mov	r1, r4
 8005270:	024a      	lsls	r2, r1, #9
 8005272:	4610      	mov	r0, r2
 8005274:	4619      	mov	r1, r3
 8005276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800527a:	2200      	movs	r2, #0
 800527c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005280:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005284:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005288:	f7fb fe8c 	bl	8000fa4 <__aeabi_uldivmod>
 800528c:	4602      	mov	r2, r0
 800528e:	460b      	mov	r3, r1
 8005290:	4613      	mov	r3, r2
 8005292:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005296:	e067      	b.n	8005368 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005298:	4b75      	ldr	r3, [pc, #468]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	099b      	lsrs	r3, r3, #6
 800529e:	2200      	movs	r2, #0
 80052a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80052a4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80052a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80052ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052b2:	2300      	movs	r3, #0
 80052b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80052b6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80052ba:	4622      	mov	r2, r4
 80052bc:	462b      	mov	r3, r5
 80052be:	f04f 0000 	mov.w	r0, #0
 80052c2:	f04f 0100 	mov.w	r1, #0
 80052c6:	0159      	lsls	r1, r3, #5
 80052c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052cc:	0150      	lsls	r0, r2, #5
 80052ce:	4602      	mov	r2, r0
 80052d0:	460b      	mov	r3, r1
 80052d2:	4621      	mov	r1, r4
 80052d4:	1a51      	subs	r1, r2, r1
 80052d6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80052d8:	4629      	mov	r1, r5
 80052da:	eb63 0301 	sbc.w	r3, r3, r1
 80052de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052e0:	f04f 0200 	mov.w	r2, #0
 80052e4:	f04f 0300 	mov.w	r3, #0
 80052e8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80052ec:	4649      	mov	r1, r9
 80052ee:	018b      	lsls	r3, r1, #6
 80052f0:	4641      	mov	r1, r8
 80052f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052f6:	4641      	mov	r1, r8
 80052f8:	018a      	lsls	r2, r1, #6
 80052fa:	4641      	mov	r1, r8
 80052fc:	ebb2 0a01 	subs.w	sl, r2, r1
 8005300:	4649      	mov	r1, r9
 8005302:	eb63 0b01 	sbc.w	fp, r3, r1
 8005306:	f04f 0200 	mov.w	r2, #0
 800530a:	f04f 0300 	mov.w	r3, #0
 800530e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005312:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005316:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800531a:	4692      	mov	sl, r2
 800531c:	469b      	mov	fp, r3
 800531e:	4623      	mov	r3, r4
 8005320:	eb1a 0303 	adds.w	r3, sl, r3
 8005324:	623b      	str	r3, [r7, #32]
 8005326:	462b      	mov	r3, r5
 8005328:	eb4b 0303 	adc.w	r3, fp, r3
 800532c:	627b      	str	r3, [r7, #36]	@ 0x24
 800532e:	f04f 0200 	mov.w	r2, #0
 8005332:	f04f 0300 	mov.w	r3, #0
 8005336:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800533a:	4629      	mov	r1, r5
 800533c:	028b      	lsls	r3, r1, #10
 800533e:	4621      	mov	r1, r4
 8005340:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005344:	4621      	mov	r1, r4
 8005346:	028a      	lsls	r2, r1, #10
 8005348:	4610      	mov	r0, r2
 800534a:	4619      	mov	r1, r3
 800534c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005350:	2200      	movs	r2, #0
 8005352:	673b      	str	r3, [r7, #112]	@ 0x70
 8005354:	677a      	str	r2, [r7, #116]	@ 0x74
 8005356:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800535a:	f7fb fe23 	bl	8000fa4 <__aeabi_uldivmod>
 800535e:	4602      	mov	r2, r0
 8005360:	460b      	mov	r3, r1
 8005362:	4613      	mov	r3, r2
 8005364:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005368:	4b41      	ldr	r3, [pc, #260]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	0c1b      	lsrs	r3, r3, #16
 800536e:	f003 0303 	and.w	r3, r3, #3
 8005372:	3301      	adds	r3, #1
 8005374:	005b      	lsls	r3, r3, #1
 8005376:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800537a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800537e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005382:	fbb2 f3f3 	udiv	r3, r2, r3
 8005386:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800538a:	e0eb      	b.n	8005564 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800538c:	4b38      	ldr	r3, [pc, #224]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005394:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005398:	4b35      	ldr	r3, [pc, #212]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d06b      	beq.n	800547c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053a4:	4b32      	ldr	r3, [pc, #200]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x354>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	099b      	lsrs	r3, r3, #6
 80053aa:	2200      	movs	r2, #0
 80053ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80053b8:	2300      	movs	r3, #0
 80053ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80053bc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80053c0:	4622      	mov	r2, r4
 80053c2:	462b      	mov	r3, r5
 80053c4:	f04f 0000 	mov.w	r0, #0
 80053c8:	f04f 0100 	mov.w	r1, #0
 80053cc:	0159      	lsls	r1, r3, #5
 80053ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053d2:	0150      	lsls	r0, r2, #5
 80053d4:	4602      	mov	r2, r0
 80053d6:	460b      	mov	r3, r1
 80053d8:	4621      	mov	r1, r4
 80053da:	1a51      	subs	r1, r2, r1
 80053dc:	61b9      	str	r1, [r7, #24]
 80053de:	4629      	mov	r1, r5
 80053e0:	eb63 0301 	sbc.w	r3, r3, r1
 80053e4:	61fb      	str	r3, [r7, #28]
 80053e6:	f04f 0200 	mov.w	r2, #0
 80053ea:	f04f 0300 	mov.w	r3, #0
 80053ee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80053f2:	4659      	mov	r1, fp
 80053f4:	018b      	lsls	r3, r1, #6
 80053f6:	4651      	mov	r1, sl
 80053f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80053fc:	4651      	mov	r1, sl
 80053fe:	018a      	lsls	r2, r1, #6
 8005400:	4651      	mov	r1, sl
 8005402:	ebb2 0801 	subs.w	r8, r2, r1
 8005406:	4659      	mov	r1, fp
 8005408:	eb63 0901 	sbc.w	r9, r3, r1
 800540c:	f04f 0200 	mov.w	r2, #0
 8005410:	f04f 0300 	mov.w	r3, #0
 8005414:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005418:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800541c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005420:	4690      	mov	r8, r2
 8005422:	4699      	mov	r9, r3
 8005424:	4623      	mov	r3, r4
 8005426:	eb18 0303 	adds.w	r3, r8, r3
 800542a:	613b      	str	r3, [r7, #16]
 800542c:	462b      	mov	r3, r5
 800542e:	eb49 0303 	adc.w	r3, r9, r3
 8005432:	617b      	str	r3, [r7, #20]
 8005434:	f04f 0200 	mov.w	r2, #0
 8005438:	f04f 0300 	mov.w	r3, #0
 800543c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005440:	4629      	mov	r1, r5
 8005442:	024b      	lsls	r3, r1, #9
 8005444:	4621      	mov	r1, r4
 8005446:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800544a:	4621      	mov	r1, r4
 800544c:	024a      	lsls	r2, r1, #9
 800544e:	4610      	mov	r0, r2
 8005450:	4619      	mov	r1, r3
 8005452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005456:	2200      	movs	r2, #0
 8005458:	65bb      	str	r3, [r7, #88]	@ 0x58
 800545a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800545c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005460:	f7fb fda0 	bl	8000fa4 <__aeabi_uldivmod>
 8005464:	4602      	mov	r2, r0
 8005466:	460b      	mov	r3, r1
 8005468:	4613      	mov	r3, r2
 800546a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800546e:	e065      	b.n	800553c <HAL_RCC_GetSysClockFreq+0x420>
 8005470:	40023800 	.word	0x40023800
 8005474:	00f42400 	.word	0x00f42400
 8005478:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800547c:	4b3d      	ldr	r3, [pc, #244]	@ (8005574 <HAL_RCC_GetSysClockFreq+0x458>)
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	099b      	lsrs	r3, r3, #6
 8005482:	2200      	movs	r2, #0
 8005484:	4618      	mov	r0, r3
 8005486:	4611      	mov	r1, r2
 8005488:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800548c:	653b      	str	r3, [r7, #80]	@ 0x50
 800548e:	2300      	movs	r3, #0
 8005490:	657b      	str	r3, [r7, #84]	@ 0x54
 8005492:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005496:	4642      	mov	r2, r8
 8005498:	464b      	mov	r3, r9
 800549a:	f04f 0000 	mov.w	r0, #0
 800549e:	f04f 0100 	mov.w	r1, #0
 80054a2:	0159      	lsls	r1, r3, #5
 80054a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054a8:	0150      	lsls	r0, r2, #5
 80054aa:	4602      	mov	r2, r0
 80054ac:	460b      	mov	r3, r1
 80054ae:	4641      	mov	r1, r8
 80054b0:	1a51      	subs	r1, r2, r1
 80054b2:	60b9      	str	r1, [r7, #8]
 80054b4:	4649      	mov	r1, r9
 80054b6:	eb63 0301 	sbc.w	r3, r3, r1
 80054ba:	60fb      	str	r3, [r7, #12]
 80054bc:	f04f 0200 	mov.w	r2, #0
 80054c0:	f04f 0300 	mov.w	r3, #0
 80054c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80054c8:	4659      	mov	r1, fp
 80054ca:	018b      	lsls	r3, r1, #6
 80054cc:	4651      	mov	r1, sl
 80054ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054d2:	4651      	mov	r1, sl
 80054d4:	018a      	lsls	r2, r1, #6
 80054d6:	4651      	mov	r1, sl
 80054d8:	1a54      	subs	r4, r2, r1
 80054da:	4659      	mov	r1, fp
 80054dc:	eb63 0501 	sbc.w	r5, r3, r1
 80054e0:	f04f 0200 	mov.w	r2, #0
 80054e4:	f04f 0300 	mov.w	r3, #0
 80054e8:	00eb      	lsls	r3, r5, #3
 80054ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054ee:	00e2      	lsls	r2, r4, #3
 80054f0:	4614      	mov	r4, r2
 80054f2:	461d      	mov	r5, r3
 80054f4:	4643      	mov	r3, r8
 80054f6:	18e3      	adds	r3, r4, r3
 80054f8:	603b      	str	r3, [r7, #0]
 80054fa:	464b      	mov	r3, r9
 80054fc:	eb45 0303 	adc.w	r3, r5, r3
 8005500:	607b      	str	r3, [r7, #4]
 8005502:	f04f 0200 	mov.w	r2, #0
 8005506:	f04f 0300 	mov.w	r3, #0
 800550a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800550e:	4629      	mov	r1, r5
 8005510:	028b      	lsls	r3, r1, #10
 8005512:	4621      	mov	r1, r4
 8005514:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005518:	4621      	mov	r1, r4
 800551a:	028a      	lsls	r2, r1, #10
 800551c:	4610      	mov	r0, r2
 800551e:	4619      	mov	r1, r3
 8005520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005524:	2200      	movs	r2, #0
 8005526:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005528:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800552a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800552e:	f7fb fd39 	bl	8000fa4 <__aeabi_uldivmod>
 8005532:	4602      	mov	r2, r0
 8005534:	460b      	mov	r3, r1
 8005536:	4613      	mov	r3, r2
 8005538:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800553c:	4b0d      	ldr	r3, [pc, #52]	@ (8005574 <HAL_RCC_GetSysClockFreq+0x458>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	0f1b      	lsrs	r3, r3, #28
 8005542:	f003 0307 	and.w	r3, r3, #7
 8005546:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800554a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800554e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005552:	fbb2 f3f3 	udiv	r3, r2, r3
 8005556:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800555a:	e003      	b.n	8005564 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800555c:	4b06      	ldr	r3, [pc, #24]	@ (8005578 <HAL_RCC_GetSysClockFreq+0x45c>)
 800555e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005562:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005564:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005568:	4618      	mov	r0, r3
 800556a:	37b8      	adds	r7, #184	@ 0xb8
 800556c:	46bd      	mov	sp, r7
 800556e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005572:	bf00      	nop
 8005574:	40023800 	.word	0x40023800
 8005578:	00f42400 	.word	0x00f42400

0800557c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b086      	sub	sp, #24
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e28d      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 8083 	beq.w	80056a2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800559c:	4b94      	ldr	r3, [pc, #592]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f003 030c 	and.w	r3, r3, #12
 80055a4:	2b04      	cmp	r3, #4
 80055a6:	d019      	beq.n	80055dc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80055a8:	4b91      	ldr	r3, [pc, #580]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f003 030c 	and.w	r3, r3, #12
        || \
 80055b0:	2b08      	cmp	r3, #8
 80055b2:	d106      	bne.n	80055c2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80055b4:	4b8e      	ldr	r3, [pc, #568]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055c0:	d00c      	beq.n	80055dc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055c2:	4b8b      	ldr	r3, [pc, #556]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80055ca:	2b0c      	cmp	r3, #12
 80055cc:	d112      	bne.n	80055f4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055ce:	4b88      	ldr	r3, [pc, #544]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055da:	d10b      	bne.n	80055f4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055dc:	4b84      	ldr	r3, [pc, #528]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d05b      	beq.n	80056a0 <HAL_RCC_OscConfig+0x124>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d157      	bne.n	80056a0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e25a      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055fc:	d106      	bne.n	800560c <HAL_RCC_OscConfig+0x90>
 80055fe:	4b7c      	ldr	r3, [pc, #496]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a7b      	ldr	r2, [pc, #492]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005608:	6013      	str	r3, [r2, #0]
 800560a:	e01d      	b.n	8005648 <HAL_RCC_OscConfig+0xcc>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005614:	d10c      	bne.n	8005630 <HAL_RCC_OscConfig+0xb4>
 8005616:	4b76      	ldr	r3, [pc, #472]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a75      	ldr	r2, [pc, #468]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 800561c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	4b73      	ldr	r3, [pc, #460]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a72      	ldr	r2, [pc, #456]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800562c:	6013      	str	r3, [r2, #0]
 800562e:	e00b      	b.n	8005648 <HAL_RCC_OscConfig+0xcc>
 8005630:	4b6f      	ldr	r3, [pc, #444]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a6e      	ldr	r2, [pc, #440]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800563a:	6013      	str	r3, [r2, #0]
 800563c:	4b6c      	ldr	r3, [pc, #432]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a6b      	ldr	r2, [pc, #428]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005646:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d013      	beq.n	8005678 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005650:	f7fd fa14 	bl	8002a7c <HAL_GetTick>
 8005654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005656:	e008      	b.n	800566a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005658:	f7fd fa10 	bl	8002a7c <HAL_GetTick>
 800565c:	4602      	mov	r2, r0
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	2b64      	cmp	r3, #100	@ 0x64
 8005664:	d901      	bls.n	800566a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e21f      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800566a:	4b61      	ldr	r3, [pc, #388]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d0f0      	beq.n	8005658 <HAL_RCC_OscConfig+0xdc>
 8005676:	e014      	b.n	80056a2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005678:	f7fd fa00 	bl	8002a7c <HAL_GetTick>
 800567c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800567e:	e008      	b.n	8005692 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005680:	f7fd f9fc 	bl	8002a7c <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	2b64      	cmp	r3, #100	@ 0x64
 800568c:	d901      	bls.n	8005692 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e20b      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005692:	4b57      	ldr	r3, [pc, #348]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1f0      	bne.n	8005680 <HAL_RCC_OscConfig+0x104>
 800569e:	e000      	b.n	80056a2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d06f      	beq.n	800578e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80056ae:	4b50      	ldr	r3, [pc, #320]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 030c 	and.w	r3, r3, #12
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d017      	beq.n	80056ea <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056ba:	4b4d      	ldr	r3, [pc, #308]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f003 030c 	and.w	r3, r3, #12
        || \
 80056c2:	2b08      	cmp	r3, #8
 80056c4:	d105      	bne.n	80056d2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056c6:	4b4a      	ldr	r3, [pc, #296]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00b      	beq.n	80056ea <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056d2:	4b47      	ldr	r3, [pc, #284]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056da:	2b0c      	cmp	r3, #12
 80056dc:	d11c      	bne.n	8005718 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056de:	4b44      	ldr	r3, [pc, #272]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d116      	bne.n	8005718 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056ea:	4b41      	ldr	r3, [pc, #260]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d005      	beq.n	8005702 <HAL_RCC_OscConfig+0x186>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d001      	beq.n	8005702 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e1d3      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005702:	4b3b      	ldr	r3, [pc, #236]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	00db      	lsls	r3, r3, #3
 8005710:	4937      	ldr	r1, [pc, #220]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005712:	4313      	orrs	r3, r2
 8005714:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005716:	e03a      	b.n	800578e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d020      	beq.n	8005762 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005720:	4b34      	ldr	r3, [pc, #208]	@ (80057f4 <HAL_RCC_OscConfig+0x278>)
 8005722:	2201      	movs	r2, #1
 8005724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005726:	f7fd f9a9 	bl	8002a7c <HAL_GetTick>
 800572a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800572c:	e008      	b.n	8005740 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800572e:	f7fd f9a5 	bl	8002a7c <HAL_GetTick>
 8005732:	4602      	mov	r2, r0
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	1ad3      	subs	r3, r2, r3
 8005738:	2b02      	cmp	r3, #2
 800573a:	d901      	bls.n	8005740 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800573c:	2303      	movs	r3, #3
 800573e:	e1b4      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005740:	4b2b      	ldr	r3, [pc, #172]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d0f0      	beq.n	800572e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800574c:	4b28      	ldr	r3, [pc, #160]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	00db      	lsls	r3, r3, #3
 800575a:	4925      	ldr	r1, [pc, #148]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 800575c:	4313      	orrs	r3, r2
 800575e:	600b      	str	r3, [r1, #0]
 8005760:	e015      	b.n	800578e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005762:	4b24      	ldr	r3, [pc, #144]	@ (80057f4 <HAL_RCC_OscConfig+0x278>)
 8005764:	2200      	movs	r2, #0
 8005766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005768:	f7fd f988 	bl	8002a7c <HAL_GetTick>
 800576c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800576e:	e008      	b.n	8005782 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005770:	f7fd f984 	bl	8002a7c <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d901      	bls.n	8005782 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e193      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005782:	4b1b      	ldr	r3, [pc, #108]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1f0      	bne.n	8005770 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0308 	and.w	r3, r3, #8
 8005796:	2b00      	cmp	r3, #0
 8005798:	d036      	beq.n	8005808 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d016      	beq.n	80057d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057a2:	4b15      	ldr	r3, [pc, #84]	@ (80057f8 <HAL_RCC_OscConfig+0x27c>)
 80057a4:	2201      	movs	r2, #1
 80057a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057a8:	f7fd f968 	bl	8002a7c <HAL_GetTick>
 80057ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057ae:	e008      	b.n	80057c2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057b0:	f7fd f964 	bl	8002a7c <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d901      	bls.n	80057c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e173      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057c2:	4b0b      	ldr	r3, [pc, #44]	@ (80057f0 <HAL_RCC_OscConfig+0x274>)
 80057c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057c6:	f003 0302 	and.w	r3, r3, #2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d0f0      	beq.n	80057b0 <HAL_RCC_OscConfig+0x234>
 80057ce:	e01b      	b.n	8005808 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057d0:	4b09      	ldr	r3, [pc, #36]	@ (80057f8 <HAL_RCC_OscConfig+0x27c>)
 80057d2:	2200      	movs	r2, #0
 80057d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d6:	f7fd f951 	bl	8002a7c <HAL_GetTick>
 80057da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057dc:	e00e      	b.n	80057fc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057de:	f7fd f94d 	bl	8002a7c <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d907      	bls.n	80057fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e15c      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
 80057f0:	40023800 	.word	0x40023800
 80057f4:	42470000 	.word	0x42470000
 80057f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057fc:	4b8a      	ldr	r3, [pc, #552]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80057fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1ea      	bne.n	80057de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0304 	and.w	r3, r3, #4
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 8097 	beq.w	8005944 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005816:	2300      	movs	r3, #0
 8005818:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800581a:	4b83      	ldr	r3, [pc, #524]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 800581c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d10f      	bne.n	8005846 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005826:	2300      	movs	r3, #0
 8005828:	60bb      	str	r3, [r7, #8]
 800582a:	4b7f      	ldr	r3, [pc, #508]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	4a7e      	ldr	r2, [pc, #504]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 8005830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005834:	6413      	str	r3, [r2, #64]	@ 0x40
 8005836:	4b7c      	ldr	r3, [pc, #496]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800583e:	60bb      	str	r3, [r7, #8]
 8005840:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005842:	2301      	movs	r3, #1
 8005844:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005846:	4b79      	ldr	r3, [pc, #484]	@ (8005a2c <HAL_RCC_OscConfig+0x4b0>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584e:	2b00      	cmp	r3, #0
 8005850:	d118      	bne.n	8005884 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005852:	4b76      	ldr	r3, [pc, #472]	@ (8005a2c <HAL_RCC_OscConfig+0x4b0>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a75      	ldr	r2, [pc, #468]	@ (8005a2c <HAL_RCC_OscConfig+0x4b0>)
 8005858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800585c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800585e:	f7fd f90d 	bl	8002a7c <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005866:	f7fd f909 	bl	8002a7c <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e118      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005878:	4b6c      	ldr	r3, [pc, #432]	@ (8005a2c <HAL_RCC_OscConfig+0x4b0>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	2b01      	cmp	r3, #1
 800588a:	d106      	bne.n	800589a <HAL_RCC_OscConfig+0x31e>
 800588c:	4b66      	ldr	r3, [pc, #408]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 800588e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005890:	4a65      	ldr	r2, [pc, #404]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 8005892:	f043 0301 	orr.w	r3, r3, #1
 8005896:	6713      	str	r3, [r2, #112]	@ 0x70
 8005898:	e01c      	b.n	80058d4 <HAL_RCC_OscConfig+0x358>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	2b05      	cmp	r3, #5
 80058a0:	d10c      	bne.n	80058bc <HAL_RCC_OscConfig+0x340>
 80058a2:	4b61      	ldr	r3, [pc, #388]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a6:	4a60      	ldr	r2, [pc, #384]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058a8:	f043 0304 	orr.w	r3, r3, #4
 80058ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80058ae:	4b5e      	ldr	r3, [pc, #376]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058b2:	4a5d      	ldr	r2, [pc, #372]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058b4:	f043 0301 	orr.w	r3, r3, #1
 80058b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80058ba:	e00b      	b.n	80058d4 <HAL_RCC_OscConfig+0x358>
 80058bc:	4b5a      	ldr	r3, [pc, #360]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058c0:	4a59      	ldr	r2, [pc, #356]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058c2:	f023 0301 	bic.w	r3, r3, #1
 80058c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80058c8:	4b57      	ldr	r3, [pc, #348]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058cc:	4a56      	ldr	r2, [pc, #344]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058ce:	f023 0304 	bic.w	r3, r3, #4
 80058d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d015      	beq.n	8005908 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058dc:	f7fd f8ce 	bl	8002a7c <HAL_GetTick>
 80058e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058e2:	e00a      	b.n	80058fa <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058e4:	f7fd f8ca 	bl	8002a7c <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d901      	bls.n	80058fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e0d7      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058fa:	4b4b      	ldr	r3, [pc, #300]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80058fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d0ee      	beq.n	80058e4 <HAL_RCC_OscConfig+0x368>
 8005906:	e014      	b.n	8005932 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005908:	f7fd f8b8 	bl	8002a7c <HAL_GetTick>
 800590c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800590e:	e00a      	b.n	8005926 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005910:	f7fd f8b4 	bl	8002a7c <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800591e:	4293      	cmp	r3, r2
 8005920:	d901      	bls.n	8005926 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e0c1      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005926:	4b40      	ldr	r3, [pc, #256]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 8005928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1ee      	bne.n	8005910 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005932:	7dfb      	ldrb	r3, [r7, #23]
 8005934:	2b01      	cmp	r3, #1
 8005936:	d105      	bne.n	8005944 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005938:	4b3b      	ldr	r3, [pc, #236]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593c:	4a3a      	ldr	r2, [pc, #232]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 800593e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005942:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 80ad 	beq.w	8005aa8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800594e:	4b36      	ldr	r3, [pc, #216]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f003 030c 	and.w	r3, r3, #12
 8005956:	2b08      	cmp	r3, #8
 8005958:	d060      	beq.n	8005a1c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	2b02      	cmp	r3, #2
 8005960:	d145      	bne.n	80059ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005962:	4b33      	ldr	r3, [pc, #204]	@ (8005a30 <HAL_RCC_OscConfig+0x4b4>)
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005968:	f7fd f888 	bl	8002a7c <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800596e:	e008      	b.n	8005982 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005970:	f7fd f884 	bl	8002a7c <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e093      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005982:	4b29      	ldr	r3, [pc, #164]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1f0      	bne.n	8005970 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	69da      	ldr	r2, [r3, #28]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	431a      	orrs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800599c:	019b      	lsls	r3, r3, #6
 800599e:	431a      	orrs	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a4:	085b      	lsrs	r3, r3, #1
 80059a6:	3b01      	subs	r3, #1
 80059a8:	041b      	lsls	r3, r3, #16
 80059aa:	431a      	orrs	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b0:	061b      	lsls	r3, r3, #24
 80059b2:	431a      	orrs	r2, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b8:	071b      	lsls	r3, r3, #28
 80059ba:	491b      	ldr	r1, [pc, #108]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059c0:	4b1b      	ldr	r3, [pc, #108]	@ (8005a30 <HAL_RCC_OscConfig+0x4b4>)
 80059c2:	2201      	movs	r2, #1
 80059c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c6:	f7fd f859 	bl	8002a7c <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059cc:	e008      	b.n	80059e0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ce:	f7fd f855 	bl	8002a7c <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d901      	bls.n	80059e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e064      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059e0:	4b11      	ldr	r3, [pc, #68]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d0f0      	beq.n	80059ce <HAL_RCC_OscConfig+0x452>
 80059ec:	e05c      	b.n	8005aa8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ee:	4b10      	ldr	r3, [pc, #64]	@ (8005a30 <HAL_RCC_OscConfig+0x4b4>)
 80059f0:	2200      	movs	r2, #0
 80059f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f4:	f7fd f842 	bl	8002a7c <HAL_GetTick>
 80059f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059fa:	e008      	b.n	8005a0e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059fc:	f7fd f83e 	bl	8002a7c <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	2b02      	cmp	r3, #2
 8005a08:	d901      	bls.n	8005a0e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e04d      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a0e:	4b06      	ldr	r3, [pc, #24]	@ (8005a28 <HAL_RCC_OscConfig+0x4ac>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1f0      	bne.n	80059fc <HAL_RCC_OscConfig+0x480>
 8005a1a:	e045      	b.n	8005aa8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d107      	bne.n	8005a34 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e040      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
 8005a28:	40023800 	.word	0x40023800
 8005a2c:	40007000 	.word	0x40007000
 8005a30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a34:	4b1f      	ldr	r3, [pc, #124]	@ (8005ab4 <HAL_RCC_OscConfig+0x538>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d030      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d129      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d122      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005a64:	4013      	ands	r3, r2
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d119      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a7a:	085b      	lsrs	r3, r3, #1
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d10f      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d107      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d001      	beq.n	8005aa8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e000      	b.n	8005aaa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3718      	adds	r7, #24
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	40023800 	.word	0x40023800

08005ab8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e042      	b.n	8005b50 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d106      	bne.n	8005ae4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7fc feb8 	bl	8002854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2224      	movs	r2, #36	@ 0x24
 8005ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005afa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 fdd3 	bl	80066a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695a      	ldr	r2, [r3, #20]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68da      	ldr	r2, [r3, #12]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2220      	movs	r2, #32
 8005b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3708      	adds	r7, #8
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b08a      	sub	sp, #40	@ 0x28
 8005b5c:	af02      	add	r7, sp, #8
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	603b      	str	r3, [r7, #0]
 8005b64:	4613      	mov	r3, r2
 8005b66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	2b20      	cmp	r3, #32
 8005b76:	d175      	bne.n	8005c64 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d002      	beq.n	8005b84 <HAL_UART_Transmit+0x2c>
 8005b7e:	88fb      	ldrh	r3, [r7, #6]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d101      	bne.n	8005b88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e06e      	b.n	8005c66 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2221      	movs	r2, #33	@ 0x21
 8005b92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b96:	f7fc ff71 	bl	8002a7c <HAL_GetTick>
 8005b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	88fa      	ldrh	r2, [r7, #6]
 8005ba0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	88fa      	ldrh	r2, [r7, #6]
 8005ba6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bb0:	d108      	bne.n	8005bc4 <HAL_UART_Transmit+0x6c>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d104      	bne.n	8005bc4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	61bb      	str	r3, [r7, #24]
 8005bc2:	e003      	b.n	8005bcc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bcc:	e02e      	b.n	8005c2c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	9300      	str	r3, [sp, #0]
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	2180      	movs	r1, #128	@ 0x80
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f000 fb37 	bl	800624c <UART_WaitOnFlagUntilTimeout>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d005      	beq.n	8005bf0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2220      	movs	r2, #32
 8005be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e03a      	b.n	8005c66 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d10b      	bne.n	8005c0e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	881b      	ldrh	r3, [r3, #0]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	3302      	adds	r3, #2
 8005c0a:	61bb      	str	r3, [r7, #24]
 8005c0c:	e007      	b.n	8005c1e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	781a      	ldrb	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	3b01      	subs	r3, #1
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1cb      	bne.n	8005bce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	9300      	str	r3, [sp, #0]
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	2140      	movs	r1, #64	@ 0x40
 8005c40:	68f8      	ldr	r0, [r7, #12]
 8005c42:	f000 fb03 	bl	800624c <UART_WaitOnFlagUntilTimeout>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d005      	beq.n	8005c58 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e006      	b.n	8005c66 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c60:	2300      	movs	r3, #0
 8005c62:	e000      	b.n	8005c66 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c64:	2302      	movs	r3, #2
  }
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3720      	adds	r7, #32
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b084      	sub	sp, #16
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	60f8      	str	r0, [r7, #12]
 8005c76:	60b9      	str	r1, [r7, #8]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b20      	cmp	r3, #32
 8005c86:	d112      	bne.n	8005cae <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d002      	beq.n	8005c94 <HAL_UART_Receive_IT+0x26>
 8005c8e:	88fb      	ldrh	r3, [r7, #6]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d101      	bne.n	8005c98 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e00b      	b.n	8005cb0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005c9e:	88fb      	ldrh	r3, [r7, #6]
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	68b9      	ldr	r1, [r7, #8]
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 fb2a 	bl	80062fe <UART_Start_Receive_IT>
 8005caa:	4603      	mov	r3, r0
 8005cac:	e000      	b.n	8005cb0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005cae:	2302      	movs	r3, #2
  }
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3710      	adds	r7, #16
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b0ba      	sub	sp, #232	@ 0xe8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	695b      	ldr	r3, [r3, #20]
 8005cda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005cf6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10f      	bne.n	8005d1e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d02:	f003 0320 	and.w	r3, r3, #32
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d009      	beq.n	8005d1e <HAL_UART_IRQHandler+0x66>
 8005d0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d0e:	f003 0320 	and.w	r3, r3, #32
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 fc07 	bl	800652a <UART_Receive_IT>
      return;
 8005d1c:	e273      	b.n	8006206 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f000 80de 	beq.w	8005ee4 <HAL_UART_IRQHandler+0x22c>
 8005d28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d106      	bne.n	8005d42 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d38:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	f000 80d1 	beq.w	8005ee4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00b      	beq.n	8005d66 <HAL_UART_IRQHandler+0xae>
 8005d4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d005      	beq.n	8005d66 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5e:	f043 0201 	orr.w	r2, r3, #1
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d6a:	f003 0304 	and.w	r3, r3, #4
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00b      	beq.n	8005d8a <HAL_UART_IRQHandler+0xd2>
 8005d72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d005      	beq.n	8005d8a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d82:	f043 0202 	orr.w	r2, r3, #2
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00b      	beq.n	8005dae <HAL_UART_IRQHandler+0xf6>
 8005d96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d9a:	f003 0301 	and.w	r3, r3, #1
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d005      	beq.n	8005dae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005da6:	f043 0204 	orr.w	r2, r3, #4
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005db2:	f003 0308 	and.w	r3, r3, #8
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d011      	beq.n	8005dde <HAL_UART_IRQHandler+0x126>
 8005dba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dbe:	f003 0320 	and.w	r3, r3, #32
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d105      	bne.n	8005dd2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005dc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005dca:	f003 0301 	and.w	r3, r3, #1
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d005      	beq.n	8005dde <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dd6:	f043 0208 	orr.w	r2, r3, #8
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	f000 820a 	beq.w	80061fc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005de8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dec:	f003 0320 	and.w	r3, r3, #32
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d008      	beq.n	8005e06 <HAL_UART_IRQHandler+0x14e>
 8005df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005df8:	f003 0320 	and.w	r3, r3, #32
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d002      	beq.n	8005e06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f000 fb92 	bl	800652a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	695b      	ldr	r3, [r3, #20]
 8005e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e10:	2b40      	cmp	r3, #64	@ 0x40
 8005e12:	bf0c      	ite	eq
 8005e14:	2301      	moveq	r3, #1
 8005e16:	2300      	movne	r3, #0
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e22:	f003 0308 	and.w	r3, r3, #8
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d103      	bne.n	8005e32 <HAL_UART_IRQHandler+0x17a>
 8005e2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d04f      	beq.n	8005ed2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 fa9d 	bl	8006372 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e42:	2b40      	cmp	r3, #64	@ 0x40
 8005e44:	d141      	bne.n	8005eca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3314      	adds	r3, #20
 8005e4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005e54:	e853 3f00 	ldrex	r3, [r3]
 8005e58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005e5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	3314      	adds	r3, #20
 8005e6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005e72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005e76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005e7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005e82:	e841 2300 	strex	r3, r2, [r1]
 8005e86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005e8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1d9      	bne.n	8005e46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d013      	beq.n	8005ec2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e9e:	4a8a      	ldr	r2, [pc, #552]	@ (80060c8 <HAL_UART_IRQHandler+0x410>)
 8005ea0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fd f9a9 	bl	80031fe <HAL_DMA_Abort_IT>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d016      	beq.n	8005ee0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005ebc:	4610      	mov	r0, r2
 8005ebe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec0:	e00e      	b.n	8005ee0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f9ac 	bl	8006220 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec8:	e00a      	b.n	8005ee0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 f9a8 	bl	8006220 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ed0:	e006      	b.n	8005ee0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f9a4 	bl	8006220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005ede:	e18d      	b.n	80061fc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ee0:	bf00      	nop
    return;
 8005ee2:	e18b      	b.n	80061fc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	f040 8167 	bne.w	80061bc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ef2:	f003 0310 	and.w	r3, r3, #16
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	f000 8160 	beq.w	80061bc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f00:	f003 0310 	and.w	r3, r3, #16
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f000 8159 	beq.w	80061bc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	60bb      	str	r3, [r7, #8]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	60bb      	str	r3, [r7, #8]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	60bb      	str	r3, [r7, #8]
 8005f1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f2a:	2b40      	cmp	r3, #64	@ 0x40
 8005f2c:	f040 80ce 	bne.w	80060cc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 80a9 	beq.w	8006098 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	f080 80a2 	bcs.w	8006098 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f60:	69db      	ldr	r3, [r3, #28]
 8005f62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f66:	f000 8088 	beq.w	800607a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	330c      	adds	r3, #12
 8005f70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005f78:	e853 3f00 	ldrex	r3, [r3]
 8005f7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005f80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005f84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	330c      	adds	r3, #12
 8005f92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005f96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005fa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005fa6:	e841 2300 	strex	r3, r2, [r1]
 8005faa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005fae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1d9      	bne.n	8005f6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	3314      	adds	r3, #20
 8005fbc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fc0:	e853 3f00 	ldrex	r3, [r3]
 8005fc4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005fc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005fc8:	f023 0301 	bic.w	r3, r3, #1
 8005fcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	3314      	adds	r3, #20
 8005fd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005fda:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005fde:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005fe2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005fe6:	e841 2300 	strex	r3, r2, [r1]
 8005fea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005fec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1e1      	bne.n	8005fb6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	3314      	adds	r3, #20
 8005ff8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ffc:	e853 3f00 	ldrex	r3, [r3]
 8006000:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006002:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006004:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006008:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	3314      	adds	r3, #20
 8006012:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006016:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006018:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800601c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800601e:	e841 2300 	strex	r3, r2, [r1]
 8006022:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006024:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1e3      	bne.n	8005ff2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2220      	movs	r2, #32
 800602e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	330c      	adds	r3, #12
 800603e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006040:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006042:	e853 3f00 	ldrex	r3, [r3]
 8006046:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006048:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800604a:	f023 0310 	bic.w	r3, r3, #16
 800604e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	330c      	adds	r3, #12
 8006058:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800605c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800605e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006060:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006062:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006064:	e841 2300 	strex	r3, r2, [r1]
 8006068:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800606a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1e3      	bne.n	8006038 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006074:	4618      	mov	r0, r3
 8006076:	f7fd f852 	bl	800311e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2202      	movs	r2, #2
 800607e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006088:	b29b      	uxth	r3, r3
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	b29b      	uxth	r3, r3
 800608e:	4619      	mov	r1, r3
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f000 f8cf 	bl	8006234 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006096:	e0b3      	b.n	8006200 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800609c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060a0:	429a      	cmp	r2, r3
 80060a2:	f040 80ad 	bne.w	8006200 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060aa:	69db      	ldr	r3, [r3, #28]
 80060ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060b0:	f040 80a6 	bne.w	8006200 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060be:	4619      	mov	r1, r3
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 f8b7 	bl	8006234 <HAL_UARTEx_RxEventCallback>
      return;
 80060c6:	e09b      	b.n	8006200 <HAL_UART_IRQHandler+0x548>
 80060c8:	08006439 	.word	0x08006439
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f000 808e 	beq.w	8006204 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80060e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f000 8089 	beq.w	8006204 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	330c      	adds	r3, #12
 80060f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060fc:	e853 3f00 	ldrex	r3, [r3]
 8006100:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006104:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006108:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	330c      	adds	r3, #12
 8006112:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006116:	647a      	str	r2, [r7, #68]	@ 0x44
 8006118:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800611c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800611e:	e841 2300 	strex	r3, r2, [r1]
 8006122:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1e3      	bne.n	80060f2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3314      	adds	r3, #20
 8006130:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	623b      	str	r3, [r7, #32]
   return(result);
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	f023 0301 	bic.w	r3, r3, #1
 8006140:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	3314      	adds	r3, #20
 800614a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800614e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006150:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006154:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800615c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e3      	bne.n	800612a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2220      	movs	r2, #32
 8006166:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	330c      	adds	r3, #12
 8006176:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	e853 3f00 	ldrex	r3, [r3]
 800617e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 0310 	bic.w	r3, r3, #16
 8006186:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	330c      	adds	r3, #12
 8006190:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006194:	61fa      	str	r2, [r7, #28]
 8006196:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006198:	69b9      	ldr	r1, [r7, #24]
 800619a:	69fa      	ldr	r2, [r7, #28]
 800619c:	e841 2300 	strex	r3, r2, [r1]
 80061a0:	617b      	str	r3, [r7, #20]
   return(result);
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1e3      	bne.n	8006170 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061b2:	4619      	mov	r1, r3
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f000 f83d 	bl	8006234 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061ba:	e023      	b.n	8006204 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d009      	beq.n	80061dc <HAL_UART_IRQHandler+0x524>
 80061c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d003      	beq.n	80061dc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 f940 	bl	800645a <UART_Transmit_IT>
    return;
 80061da:	e014      	b.n	8006206 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80061dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d00e      	beq.n	8006206 <HAL_UART_IRQHandler+0x54e>
 80061e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d008      	beq.n	8006206 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 f980 	bl	80064fa <UART_EndTransmit_IT>
    return;
 80061fa:	e004      	b.n	8006206 <HAL_UART_IRQHandler+0x54e>
    return;
 80061fc:	bf00      	nop
 80061fe:	e002      	b.n	8006206 <HAL_UART_IRQHandler+0x54e>
      return;
 8006200:	bf00      	nop
 8006202:	e000      	b.n	8006206 <HAL_UART_IRQHandler+0x54e>
      return;
 8006204:	bf00      	nop
  }
}
 8006206:	37e8      	adds	r7, #232	@ 0xe8
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	460b      	mov	r3, r1
 800623e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b086      	sub	sp, #24
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	603b      	str	r3, [r7, #0]
 8006258:	4613      	mov	r3, r2
 800625a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800625c:	e03b      	b.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800625e:	6a3b      	ldr	r3, [r7, #32]
 8006260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006264:	d037      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006266:	f7fc fc09 	bl	8002a7c <HAL_GetTick>
 800626a:	4602      	mov	r2, r0
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	6a3a      	ldr	r2, [r7, #32]
 8006272:	429a      	cmp	r2, r3
 8006274:	d302      	bcc.n	800627c <UART_WaitOnFlagUntilTimeout+0x30>
 8006276:	6a3b      	ldr	r3, [r7, #32]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e03a      	b.n	80062f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	f003 0304 	and.w	r3, r3, #4
 800628a:	2b00      	cmp	r3, #0
 800628c:	d023      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	2b80      	cmp	r3, #128	@ 0x80
 8006292:	d020      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	2b40      	cmp	r3, #64	@ 0x40
 8006298:	d01d      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0308 	and.w	r3, r3, #8
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d116      	bne.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80062a8:	2300      	movs	r3, #0
 80062aa:	617b      	str	r3, [r7, #20]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	617b      	str	r3, [r7, #20]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	f000 f857 	bl	8006372 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2208      	movs	r2, #8
 80062c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e00f      	b.n	80062f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	4013      	ands	r3, r2
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	bf0c      	ite	eq
 80062e6:	2301      	moveq	r3, #1
 80062e8:	2300      	movne	r3, #0
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	461a      	mov	r2, r3
 80062ee:	79fb      	ldrb	r3, [r7, #7]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d0b4      	beq.n	800625e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3718      	adds	r7, #24
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}

080062fe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062fe:	b480      	push	{r7}
 8006300:	b085      	sub	sp, #20
 8006302:	af00      	add	r7, sp, #0
 8006304:	60f8      	str	r0, [r7, #12]
 8006306:	60b9      	str	r1, [r7, #8]
 8006308:	4613      	mov	r3, r2
 800630a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	68ba      	ldr	r2, [r7, #8]
 8006310:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	88fa      	ldrh	r2, [r7, #6]
 8006316:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	88fa      	ldrh	r2, [r7, #6]
 800631c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2222      	movs	r2, #34	@ 0x22
 8006328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d007      	beq.n	8006344 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68da      	ldr	r2, [r3, #12]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006342:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695a      	ldr	r2, [r3, #20]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f042 0201 	orr.w	r2, r2, #1
 8006352:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68da      	ldr	r2, [r3, #12]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0220 	orr.w	r2, r2, #32
 8006362:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3714      	adds	r7, #20
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006372:	b480      	push	{r7}
 8006374:	b095      	sub	sp, #84	@ 0x54
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	330c      	adds	r3, #12
 8006380:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006384:	e853 3f00 	ldrex	r3, [r3]
 8006388:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800638a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006390:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	330c      	adds	r3, #12
 8006398:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800639a:	643a      	str	r2, [r7, #64]	@ 0x40
 800639c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063a2:	e841 2300 	strex	r3, r2, [r1]
 80063a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1e5      	bne.n	800637a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	3314      	adds	r3, #20
 80063b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	e853 3f00 	ldrex	r3, [r3]
 80063bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	f023 0301 	bic.w	r3, r3, #1
 80063c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	3314      	adds	r3, #20
 80063cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063d6:	e841 2300 	strex	r3, r2, [r1]
 80063da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1e5      	bne.n	80063ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d119      	bne.n	800641e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	330c      	adds	r3, #12
 80063f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	e853 3f00 	ldrex	r3, [r3]
 80063f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	f023 0310 	bic.w	r3, r3, #16
 8006400:	647b      	str	r3, [r7, #68]	@ 0x44
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	330c      	adds	r3, #12
 8006408:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800640a:	61ba      	str	r2, [r7, #24]
 800640c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640e:	6979      	ldr	r1, [r7, #20]
 8006410:	69ba      	ldr	r2, [r7, #24]
 8006412:	e841 2300 	strex	r3, r2, [r1]
 8006416:	613b      	str	r3, [r7, #16]
   return(result);
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1e5      	bne.n	80063ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2220      	movs	r2, #32
 8006422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800642c:	bf00      	nop
 800642e:	3754      	adds	r7, #84	@ 0x54
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006444:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f7ff fee7 	bl	8006220 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006452:	bf00      	nop
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}

0800645a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800645a:	b480      	push	{r7}
 800645c:	b085      	sub	sp, #20
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b21      	cmp	r3, #33	@ 0x21
 800646c:	d13e      	bne.n	80064ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006476:	d114      	bne.n	80064a2 <UART_Transmit_IT+0x48>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d110      	bne.n	80064a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	881b      	ldrh	r3, [r3, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006494:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	1c9a      	adds	r2, r3, #2
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	621a      	str	r2, [r3, #32]
 80064a0:	e008      	b.n	80064b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	1c59      	adds	r1, r3, #1
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	6211      	str	r1, [r2, #32]
 80064ac:	781a      	ldrb	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	3b01      	subs	r3, #1
 80064bc:	b29b      	uxth	r3, r3
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	4619      	mov	r1, r3
 80064c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10f      	bne.n	80064e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68da      	ldr	r2, [r3, #12]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064e8:	2300      	movs	r3, #0
 80064ea:	e000      	b.n	80064ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80064ec:	2302      	movs	r3, #2
  }
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr

080064fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b082      	sub	sp, #8
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68da      	ldr	r2, [r3, #12]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006510:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2220      	movs	r2, #32
 8006516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f7ff fe76 	bl	800620c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3708      	adds	r7, #8
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800652a:	b580      	push	{r7, lr}
 800652c:	b08c      	sub	sp, #48	@ 0x30
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006532:	2300      	movs	r3, #0
 8006534:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006536:	2300      	movs	r3, #0
 8006538:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b22      	cmp	r3, #34	@ 0x22
 8006544:	f040 80aa 	bne.w	800669c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006550:	d115      	bne.n	800657e <UART_Receive_IT+0x54>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d111      	bne.n	800657e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	b29b      	uxth	r3, r3
 8006568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800656c:	b29a      	uxth	r2, r3
 800656e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006570:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006576:	1c9a      	adds	r2, r3, #2
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	629a      	str	r2, [r3, #40]	@ 0x28
 800657c:	e024      	b.n	80065c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006582:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800658c:	d007      	beq.n	800659e <UART_Receive_IT+0x74>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10a      	bne.n	80065ac <UART_Receive_IT+0x82>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d106      	bne.n	80065ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a8:	701a      	strb	r2, [r3, #0]
 80065aa:	e008      	b.n	80065be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065b8:	b2da      	uxtb	r2, r3
 80065ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c2:	1c5a      	adds	r2, r3, #1
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	3b01      	subs	r3, #1
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	4619      	mov	r1, r3
 80065d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d15d      	bne.n	8006698 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68da      	ldr	r2, [r3, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f022 0220 	bic.w	r2, r2, #32
 80065ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68da      	ldr	r2, [r3, #12]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	695a      	ldr	r2, [r3, #20]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f022 0201 	bic.w	r2, r2, #1
 800660a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2220      	movs	r2, #32
 8006610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800661e:	2b01      	cmp	r3, #1
 8006620:	d135      	bne.n	800668e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	330c      	adds	r3, #12
 800662e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	e853 3f00 	ldrex	r3, [r3]
 8006636:	613b      	str	r3, [r7, #16]
   return(result);
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	f023 0310 	bic.w	r3, r3, #16
 800663e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	330c      	adds	r3, #12
 8006646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006648:	623a      	str	r2, [r7, #32]
 800664a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664c:	69f9      	ldr	r1, [r7, #28]
 800664e:	6a3a      	ldr	r2, [r7, #32]
 8006650:	e841 2300 	strex	r3, r2, [r1]
 8006654:	61bb      	str	r3, [r7, #24]
   return(result);
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1e5      	bne.n	8006628 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0310 	and.w	r3, r3, #16
 8006666:	2b10      	cmp	r3, #16
 8006668:	d10a      	bne.n	8006680 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800666a:	2300      	movs	r3, #0
 800666c:	60fb      	str	r3, [r7, #12]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	60fb      	str	r3, [r7, #12]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	60fb      	str	r3, [r7, #12]
 800667e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006684:	4619      	mov	r1, r3
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f7ff fdd4 	bl	8006234 <HAL_UARTEx_RxEventCallback>
 800668c:	e002      	b.n	8006694 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7fb fbe2 	bl	8001e58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006694:	2300      	movs	r3, #0
 8006696:	e002      	b.n	800669e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006698:	2300      	movs	r3, #0
 800669a:	e000      	b.n	800669e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800669c:	2302      	movs	r3, #2
  }
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3730      	adds	r7, #48	@ 0x30
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
	...

080066a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066ac:	b0c0      	sub	sp, #256	@ 0x100
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80066c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c4:	68d9      	ldr	r1, [r3, #12]
 80066c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	ea40 0301 	orr.w	r3, r0, r1
 80066d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d6:	689a      	ldr	r2, [r3, #8]
 80066d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	431a      	orrs	r2, r3
 80066e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	431a      	orrs	r2, r3
 80066e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ec:	69db      	ldr	r3, [r3, #28]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80066f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006700:	f021 010c 	bic.w	r1, r1, #12
 8006704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800670e:	430b      	orrs	r3, r1
 8006710:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800671e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006722:	6999      	ldr	r1, [r3, #24]
 8006724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	ea40 0301 	orr.w	r3, r0, r1
 800672e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	4b8f      	ldr	r3, [pc, #572]	@ (8006974 <UART_SetConfig+0x2cc>)
 8006738:	429a      	cmp	r2, r3
 800673a:	d005      	beq.n	8006748 <UART_SetConfig+0xa0>
 800673c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	4b8d      	ldr	r3, [pc, #564]	@ (8006978 <UART_SetConfig+0x2d0>)
 8006744:	429a      	cmp	r2, r3
 8006746:	d104      	bne.n	8006752 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006748:	f7fe fcd4 	bl	80050f4 <HAL_RCC_GetPCLK2Freq>
 800674c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006750:	e003      	b.n	800675a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006752:	f7fe fcbb 	bl	80050cc <HAL_RCC_GetPCLK1Freq>
 8006756:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800675a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800675e:	69db      	ldr	r3, [r3, #28]
 8006760:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006764:	f040 810c 	bne.w	8006980 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006768:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800676c:	2200      	movs	r2, #0
 800676e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006772:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006776:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800677a:	4622      	mov	r2, r4
 800677c:	462b      	mov	r3, r5
 800677e:	1891      	adds	r1, r2, r2
 8006780:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006782:	415b      	adcs	r3, r3
 8006784:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006786:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800678a:	4621      	mov	r1, r4
 800678c:	eb12 0801 	adds.w	r8, r2, r1
 8006790:	4629      	mov	r1, r5
 8006792:	eb43 0901 	adc.w	r9, r3, r1
 8006796:	f04f 0200 	mov.w	r2, #0
 800679a:	f04f 0300 	mov.w	r3, #0
 800679e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067aa:	4690      	mov	r8, r2
 80067ac:	4699      	mov	r9, r3
 80067ae:	4623      	mov	r3, r4
 80067b0:	eb18 0303 	adds.w	r3, r8, r3
 80067b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80067b8:	462b      	mov	r3, r5
 80067ba:	eb49 0303 	adc.w	r3, r9, r3
 80067be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80067c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80067ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80067d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80067d6:	460b      	mov	r3, r1
 80067d8:	18db      	adds	r3, r3, r3
 80067da:	653b      	str	r3, [r7, #80]	@ 0x50
 80067dc:	4613      	mov	r3, r2
 80067de:	eb42 0303 	adc.w	r3, r2, r3
 80067e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80067e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80067e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80067ec:	f7fa fbda 	bl	8000fa4 <__aeabi_uldivmod>
 80067f0:	4602      	mov	r2, r0
 80067f2:	460b      	mov	r3, r1
 80067f4:	4b61      	ldr	r3, [pc, #388]	@ (800697c <UART_SetConfig+0x2d4>)
 80067f6:	fba3 2302 	umull	r2, r3, r3, r2
 80067fa:	095b      	lsrs	r3, r3, #5
 80067fc:	011c      	lsls	r4, r3, #4
 80067fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006802:	2200      	movs	r2, #0
 8006804:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006808:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800680c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006810:	4642      	mov	r2, r8
 8006812:	464b      	mov	r3, r9
 8006814:	1891      	adds	r1, r2, r2
 8006816:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006818:	415b      	adcs	r3, r3
 800681a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800681c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006820:	4641      	mov	r1, r8
 8006822:	eb12 0a01 	adds.w	sl, r2, r1
 8006826:	4649      	mov	r1, r9
 8006828:	eb43 0b01 	adc.w	fp, r3, r1
 800682c:	f04f 0200 	mov.w	r2, #0
 8006830:	f04f 0300 	mov.w	r3, #0
 8006834:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006838:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800683c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006840:	4692      	mov	sl, r2
 8006842:	469b      	mov	fp, r3
 8006844:	4643      	mov	r3, r8
 8006846:	eb1a 0303 	adds.w	r3, sl, r3
 800684a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800684e:	464b      	mov	r3, r9
 8006850:	eb4b 0303 	adc.w	r3, fp, r3
 8006854:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006864:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006868:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800686c:	460b      	mov	r3, r1
 800686e:	18db      	adds	r3, r3, r3
 8006870:	643b      	str	r3, [r7, #64]	@ 0x40
 8006872:	4613      	mov	r3, r2
 8006874:	eb42 0303 	adc.w	r3, r2, r3
 8006878:	647b      	str	r3, [r7, #68]	@ 0x44
 800687a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800687e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006882:	f7fa fb8f 	bl	8000fa4 <__aeabi_uldivmod>
 8006886:	4602      	mov	r2, r0
 8006888:	460b      	mov	r3, r1
 800688a:	4611      	mov	r1, r2
 800688c:	4b3b      	ldr	r3, [pc, #236]	@ (800697c <UART_SetConfig+0x2d4>)
 800688e:	fba3 2301 	umull	r2, r3, r3, r1
 8006892:	095b      	lsrs	r3, r3, #5
 8006894:	2264      	movs	r2, #100	@ 0x64
 8006896:	fb02 f303 	mul.w	r3, r2, r3
 800689a:	1acb      	subs	r3, r1, r3
 800689c:	00db      	lsls	r3, r3, #3
 800689e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80068a2:	4b36      	ldr	r3, [pc, #216]	@ (800697c <UART_SetConfig+0x2d4>)
 80068a4:	fba3 2302 	umull	r2, r3, r3, r2
 80068a8:	095b      	lsrs	r3, r3, #5
 80068aa:	005b      	lsls	r3, r3, #1
 80068ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80068b0:	441c      	add	r4, r3
 80068b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068b6:	2200      	movs	r2, #0
 80068b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80068c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80068c4:	4642      	mov	r2, r8
 80068c6:	464b      	mov	r3, r9
 80068c8:	1891      	adds	r1, r2, r2
 80068ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80068cc:	415b      	adcs	r3, r3
 80068ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80068d4:	4641      	mov	r1, r8
 80068d6:	1851      	adds	r1, r2, r1
 80068d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80068da:	4649      	mov	r1, r9
 80068dc:	414b      	adcs	r3, r1
 80068de:	637b      	str	r3, [r7, #52]	@ 0x34
 80068e0:	f04f 0200 	mov.w	r2, #0
 80068e4:	f04f 0300 	mov.w	r3, #0
 80068e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80068ec:	4659      	mov	r1, fp
 80068ee:	00cb      	lsls	r3, r1, #3
 80068f0:	4651      	mov	r1, sl
 80068f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068f6:	4651      	mov	r1, sl
 80068f8:	00ca      	lsls	r2, r1, #3
 80068fa:	4610      	mov	r0, r2
 80068fc:	4619      	mov	r1, r3
 80068fe:	4603      	mov	r3, r0
 8006900:	4642      	mov	r2, r8
 8006902:	189b      	adds	r3, r3, r2
 8006904:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006908:	464b      	mov	r3, r9
 800690a:	460a      	mov	r2, r1
 800690c:	eb42 0303 	adc.w	r3, r2, r3
 8006910:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006920:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006924:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006928:	460b      	mov	r3, r1
 800692a:	18db      	adds	r3, r3, r3
 800692c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800692e:	4613      	mov	r3, r2
 8006930:	eb42 0303 	adc.w	r3, r2, r3
 8006934:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006936:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800693a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800693e:	f7fa fb31 	bl	8000fa4 <__aeabi_uldivmod>
 8006942:	4602      	mov	r2, r0
 8006944:	460b      	mov	r3, r1
 8006946:	4b0d      	ldr	r3, [pc, #52]	@ (800697c <UART_SetConfig+0x2d4>)
 8006948:	fba3 1302 	umull	r1, r3, r3, r2
 800694c:	095b      	lsrs	r3, r3, #5
 800694e:	2164      	movs	r1, #100	@ 0x64
 8006950:	fb01 f303 	mul.w	r3, r1, r3
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	00db      	lsls	r3, r3, #3
 8006958:	3332      	adds	r3, #50	@ 0x32
 800695a:	4a08      	ldr	r2, [pc, #32]	@ (800697c <UART_SetConfig+0x2d4>)
 800695c:	fba2 2303 	umull	r2, r3, r2, r3
 8006960:	095b      	lsrs	r3, r3, #5
 8006962:	f003 0207 	and.w	r2, r3, #7
 8006966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4422      	add	r2, r4
 800696e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006970:	e106      	b.n	8006b80 <UART_SetConfig+0x4d8>
 8006972:	bf00      	nop
 8006974:	40011000 	.word	0x40011000
 8006978:	40011400 	.word	0x40011400
 800697c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006980:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006984:	2200      	movs	r2, #0
 8006986:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800698a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800698e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006992:	4642      	mov	r2, r8
 8006994:	464b      	mov	r3, r9
 8006996:	1891      	adds	r1, r2, r2
 8006998:	6239      	str	r1, [r7, #32]
 800699a:	415b      	adcs	r3, r3
 800699c:	627b      	str	r3, [r7, #36]	@ 0x24
 800699e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069a2:	4641      	mov	r1, r8
 80069a4:	1854      	adds	r4, r2, r1
 80069a6:	4649      	mov	r1, r9
 80069a8:	eb43 0501 	adc.w	r5, r3, r1
 80069ac:	f04f 0200 	mov.w	r2, #0
 80069b0:	f04f 0300 	mov.w	r3, #0
 80069b4:	00eb      	lsls	r3, r5, #3
 80069b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069ba:	00e2      	lsls	r2, r4, #3
 80069bc:	4614      	mov	r4, r2
 80069be:	461d      	mov	r5, r3
 80069c0:	4643      	mov	r3, r8
 80069c2:	18e3      	adds	r3, r4, r3
 80069c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80069c8:	464b      	mov	r3, r9
 80069ca:	eb45 0303 	adc.w	r3, r5, r3
 80069ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80069de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80069e2:	f04f 0200 	mov.w	r2, #0
 80069e6:	f04f 0300 	mov.w	r3, #0
 80069ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80069ee:	4629      	mov	r1, r5
 80069f0:	008b      	lsls	r3, r1, #2
 80069f2:	4621      	mov	r1, r4
 80069f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069f8:	4621      	mov	r1, r4
 80069fa:	008a      	lsls	r2, r1, #2
 80069fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006a00:	f7fa fad0 	bl	8000fa4 <__aeabi_uldivmod>
 8006a04:	4602      	mov	r2, r0
 8006a06:	460b      	mov	r3, r1
 8006a08:	4b60      	ldr	r3, [pc, #384]	@ (8006b8c <UART_SetConfig+0x4e4>)
 8006a0a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a0e:	095b      	lsrs	r3, r3, #5
 8006a10:	011c      	lsls	r4, r3, #4
 8006a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a16:	2200      	movs	r2, #0
 8006a18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006a20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006a24:	4642      	mov	r2, r8
 8006a26:	464b      	mov	r3, r9
 8006a28:	1891      	adds	r1, r2, r2
 8006a2a:	61b9      	str	r1, [r7, #24]
 8006a2c:	415b      	adcs	r3, r3
 8006a2e:	61fb      	str	r3, [r7, #28]
 8006a30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a34:	4641      	mov	r1, r8
 8006a36:	1851      	adds	r1, r2, r1
 8006a38:	6139      	str	r1, [r7, #16]
 8006a3a:	4649      	mov	r1, r9
 8006a3c:	414b      	adcs	r3, r1
 8006a3e:	617b      	str	r3, [r7, #20]
 8006a40:	f04f 0200 	mov.w	r2, #0
 8006a44:	f04f 0300 	mov.w	r3, #0
 8006a48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a4c:	4659      	mov	r1, fp
 8006a4e:	00cb      	lsls	r3, r1, #3
 8006a50:	4651      	mov	r1, sl
 8006a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a56:	4651      	mov	r1, sl
 8006a58:	00ca      	lsls	r2, r1, #3
 8006a5a:	4610      	mov	r0, r2
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	4603      	mov	r3, r0
 8006a60:	4642      	mov	r2, r8
 8006a62:	189b      	adds	r3, r3, r2
 8006a64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a68:	464b      	mov	r3, r9
 8006a6a:	460a      	mov	r2, r1
 8006a6c:	eb42 0303 	adc.w	r3, r2, r3
 8006a70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006a80:	f04f 0200 	mov.w	r2, #0
 8006a84:	f04f 0300 	mov.w	r3, #0
 8006a88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a8c:	4649      	mov	r1, r9
 8006a8e:	008b      	lsls	r3, r1, #2
 8006a90:	4641      	mov	r1, r8
 8006a92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a96:	4641      	mov	r1, r8
 8006a98:	008a      	lsls	r2, r1, #2
 8006a9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a9e:	f7fa fa81 	bl	8000fa4 <__aeabi_uldivmod>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	4611      	mov	r1, r2
 8006aa8:	4b38      	ldr	r3, [pc, #224]	@ (8006b8c <UART_SetConfig+0x4e4>)
 8006aaa:	fba3 2301 	umull	r2, r3, r3, r1
 8006aae:	095b      	lsrs	r3, r3, #5
 8006ab0:	2264      	movs	r2, #100	@ 0x64
 8006ab2:	fb02 f303 	mul.w	r3, r2, r3
 8006ab6:	1acb      	subs	r3, r1, r3
 8006ab8:	011b      	lsls	r3, r3, #4
 8006aba:	3332      	adds	r3, #50	@ 0x32
 8006abc:	4a33      	ldr	r2, [pc, #204]	@ (8006b8c <UART_SetConfig+0x4e4>)
 8006abe:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac2:	095b      	lsrs	r3, r3, #5
 8006ac4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ac8:	441c      	add	r4, r3
 8006aca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ace:	2200      	movs	r2, #0
 8006ad0:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ad2:	677a      	str	r2, [r7, #116]	@ 0x74
 8006ad4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006ad8:	4642      	mov	r2, r8
 8006ada:	464b      	mov	r3, r9
 8006adc:	1891      	adds	r1, r2, r2
 8006ade:	60b9      	str	r1, [r7, #8]
 8006ae0:	415b      	adcs	r3, r3
 8006ae2:	60fb      	str	r3, [r7, #12]
 8006ae4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ae8:	4641      	mov	r1, r8
 8006aea:	1851      	adds	r1, r2, r1
 8006aec:	6039      	str	r1, [r7, #0]
 8006aee:	4649      	mov	r1, r9
 8006af0:	414b      	adcs	r3, r1
 8006af2:	607b      	str	r3, [r7, #4]
 8006af4:	f04f 0200 	mov.w	r2, #0
 8006af8:	f04f 0300 	mov.w	r3, #0
 8006afc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b00:	4659      	mov	r1, fp
 8006b02:	00cb      	lsls	r3, r1, #3
 8006b04:	4651      	mov	r1, sl
 8006b06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b0a:	4651      	mov	r1, sl
 8006b0c:	00ca      	lsls	r2, r1, #3
 8006b0e:	4610      	mov	r0, r2
 8006b10:	4619      	mov	r1, r3
 8006b12:	4603      	mov	r3, r0
 8006b14:	4642      	mov	r2, r8
 8006b16:	189b      	adds	r3, r3, r2
 8006b18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b1a:	464b      	mov	r3, r9
 8006b1c:	460a      	mov	r2, r1
 8006b1e:	eb42 0303 	adc.w	r3, r2, r3
 8006b22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006b30:	f04f 0200 	mov.w	r2, #0
 8006b34:	f04f 0300 	mov.w	r3, #0
 8006b38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006b3c:	4649      	mov	r1, r9
 8006b3e:	008b      	lsls	r3, r1, #2
 8006b40:	4641      	mov	r1, r8
 8006b42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b46:	4641      	mov	r1, r8
 8006b48:	008a      	lsls	r2, r1, #2
 8006b4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006b4e:	f7fa fa29 	bl	8000fa4 <__aeabi_uldivmod>
 8006b52:	4602      	mov	r2, r0
 8006b54:	460b      	mov	r3, r1
 8006b56:	4b0d      	ldr	r3, [pc, #52]	@ (8006b8c <UART_SetConfig+0x4e4>)
 8006b58:	fba3 1302 	umull	r1, r3, r3, r2
 8006b5c:	095b      	lsrs	r3, r3, #5
 8006b5e:	2164      	movs	r1, #100	@ 0x64
 8006b60:	fb01 f303 	mul.w	r3, r1, r3
 8006b64:	1ad3      	subs	r3, r2, r3
 8006b66:	011b      	lsls	r3, r3, #4
 8006b68:	3332      	adds	r3, #50	@ 0x32
 8006b6a:	4a08      	ldr	r2, [pc, #32]	@ (8006b8c <UART_SetConfig+0x4e4>)
 8006b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b70:	095b      	lsrs	r3, r3, #5
 8006b72:	f003 020f 	and.w	r2, r3, #15
 8006b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4422      	add	r2, r4
 8006b7e:	609a      	str	r2, [r3, #8]
}
 8006b80:	bf00      	nop
 8006b82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b86:	46bd      	mov	sp, r7
 8006b88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b8c:	51eb851f 	.word	0x51eb851f

08006b90 <__cvt>:
 8006b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b94:	ec57 6b10 	vmov	r6, r7, d0
 8006b98:	2f00      	cmp	r7, #0
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	463b      	mov	r3, r7
 8006ba0:	bfbb      	ittet	lt
 8006ba2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006ba6:	461f      	movlt	r7, r3
 8006ba8:	2300      	movge	r3, #0
 8006baa:	232d      	movlt	r3, #45	@ 0x2d
 8006bac:	700b      	strb	r3, [r1, #0]
 8006bae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bb0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006bb4:	4691      	mov	r9, r2
 8006bb6:	f023 0820 	bic.w	r8, r3, #32
 8006bba:	bfbc      	itt	lt
 8006bbc:	4632      	movlt	r2, r6
 8006bbe:	4616      	movlt	r6, r2
 8006bc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006bc4:	d005      	beq.n	8006bd2 <__cvt+0x42>
 8006bc6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006bca:	d100      	bne.n	8006bce <__cvt+0x3e>
 8006bcc:	3401      	adds	r4, #1
 8006bce:	2102      	movs	r1, #2
 8006bd0:	e000      	b.n	8006bd4 <__cvt+0x44>
 8006bd2:	2103      	movs	r1, #3
 8006bd4:	ab03      	add	r3, sp, #12
 8006bd6:	9301      	str	r3, [sp, #4]
 8006bd8:	ab02      	add	r3, sp, #8
 8006bda:	9300      	str	r3, [sp, #0]
 8006bdc:	ec47 6b10 	vmov	d0, r6, r7
 8006be0:	4653      	mov	r3, sl
 8006be2:	4622      	mov	r2, r4
 8006be4:	f001 f9b4 	bl	8007f50 <_dtoa_r>
 8006be8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006bec:	4605      	mov	r5, r0
 8006bee:	d119      	bne.n	8006c24 <__cvt+0x94>
 8006bf0:	f019 0f01 	tst.w	r9, #1
 8006bf4:	d00e      	beq.n	8006c14 <__cvt+0x84>
 8006bf6:	eb00 0904 	add.w	r9, r0, r4
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	4630      	mov	r0, r6
 8006c00:	4639      	mov	r1, r7
 8006c02:	f7f9 ff91 	bl	8000b28 <__aeabi_dcmpeq>
 8006c06:	b108      	cbz	r0, 8006c0c <__cvt+0x7c>
 8006c08:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c0c:	2230      	movs	r2, #48	@ 0x30
 8006c0e:	9b03      	ldr	r3, [sp, #12]
 8006c10:	454b      	cmp	r3, r9
 8006c12:	d31e      	bcc.n	8006c52 <__cvt+0xc2>
 8006c14:	9b03      	ldr	r3, [sp, #12]
 8006c16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c18:	1b5b      	subs	r3, r3, r5
 8006c1a:	4628      	mov	r0, r5
 8006c1c:	6013      	str	r3, [r2, #0]
 8006c1e:	b004      	add	sp, #16
 8006c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c28:	eb00 0904 	add.w	r9, r0, r4
 8006c2c:	d1e5      	bne.n	8006bfa <__cvt+0x6a>
 8006c2e:	7803      	ldrb	r3, [r0, #0]
 8006c30:	2b30      	cmp	r3, #48	@ 0x30
 8006c32:	d10a      	bne.n	8006c4a <__cvt+0xba>
 8006c34:	2200      	movs	r2, #0
 8006c36:	2300      	movs	r3, #0
 8006c38:	4630      	mov	r0, r6
 8006c3a:	4639      	mov	r1, r7
 8006c3c:	f7f9 ff74 	bl	8000b28 <__aeabi_dcmpeq>
 8006c40:	b918      	cbnz	r0, 8006c4a <__cvt+0xba>
 8006c42:	f1c4 0401 	rsb	r4, r4, #1
 8006c46:	f8ca 4000 	str.w	r4, [sl]
 8006c4a:	f8da 3000 	ldr.w	r3, [sl]
 8006c4e:	4499      	add	r9, r3
 8006c50:	e7d3      	b.n	8006bfa <__cvt+0x6a>
 8006c52:	1c59      	adds	r1, r3, #1
 8006c54:	9103      	str	r1, [sp, #12]
 8006c56:	701a      	strb	r2, [r3, #0]
 8006c58:	e7d9      	b.n	8006c0e <__cvt+0x7e>

08006c5a <__exponent>:
 8006c5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c5c:	2900      	cmp	r1, #0
 8006c5e:	bfba      	itte	lt
 8006c60:	4249      	neglt	r1, r1
 8006c62:	232d      	movlt	r3, #45	@ 0x2d
 8006c64:	232b      	movge	r3, #43	@ 0x2b
 8006c66:	2909      	cmp	r1, #9
 8006c68:	7002      	strb	r2, [r0, #0]
 8006c6a:	7043      	strb	r3, [r0, #1]
 8006c6c:	dd29      	ble.n	8006cc2 <__exponent+0x68>
 8006c6e:	f10d 0307 	add.w	r3, sp, #7
 8006c72:	461d      	mov	r5, r3
 8006c74:	270a      	movs	r7, #10
 8006c76:	461a      	mov	r2, r3
 8006c78:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c7c:	fb07 1416 	mls	r4, r7, r6, r1
 8006c80:	3430      	adds	r4, #48	@ 0x30
 8006c82:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006c86:	460c      	mov	r4, r1
 8006c88:	2c63      	cmp	r4, #99	@ 0x63
 8006c8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c8e:	4631      	mov	r1, r6
 8006c90:	dcf1      	bgt.n	8006c76 <__exponent+0x1c>
 8006c92:	3130      	adds	r1, #48	@ 0x30
 8006c94:	1e94      	subs	r4, r2, #2
 8006c96:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c9a:	1c41      	adds	r1, r0, #1
 8006c9c:	4623      	mov	r3, r4
 8006c9e:	42ab      	cmp	r3, r5
 8006ca0:	d30a      	bcc.n	8006cb8 <__exponent+0x5e>
 8006ca2:	f10d 0309 	add.w	r3, sp, #9
 8006ca6:	1a9b      	subs	r3, r3, r2
 8006ca8:	42ac      	cmp	r4, r5
 8006caa:	bf88      	it	hi
 8006cac:	2300      	movhi	r3, #0
 8006cae:	3302      	adds	r3, #2
 8006cb0:	4403      	add	r3, r0
 8006cb2:	1a18      	subs	r0, r3, r0
 8006cb4:	b003      	add	sp, #12
 8006cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cb8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006cbc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006cc0:	e7ed      	b.n	8006c9e <__exponent+0x44>
 8006cc2:	2330      	movs	r3, #48	@ 0x30
 8006cc4:	3130      	adds	r1, #48	@ 0x30
 8006cc6:	7083      	strb	r3, [r0, #2]
 8006cc8:	70c1      	strb	r1, [r0, #3]
 8006cca:	1d03      	adds	r3, r0, #4
 8006ccc:	e7f1      	b.n	8006cb2 <__exponent+0x58>
	...

08006cd0 <_printf_float>:
 8006cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd4:	b08d      	sub	sp, #52	@ 0x34
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006cdc:	4616      	mov	r6, r2
 8006cde:	461f      	mov	r7, r3
 8006ce0:	4605      	mov	r5, r0
 8006ce2:	f001 f82d 	bl	8007d40 <_localeconv_r>
 8006ce6:	6803      	ldr	r3, [r0, #0]
 8006ce8:	9304      	str	r3, [sp, #16]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7f9 faf0 	bl	80002d0 <strlen>
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8006cf8:	9005      	str	r0, [sp, #20]
 8006cfa:	3307      	adds	r3, #7
 8006cfc:	f023 0307 	bic.w	r3, r3, #7
 8006d00:	f103 0208 	add.w	r2, r3, #8
 8006d04:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d08:	f8d4 b000 	ldr.w	fp, [r4]
 8006d0c:	f8c8 2000 	str.w	r2, [r8]
 8006d10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d18:	9307      	str	r3, [sp, #28]
 8006d1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d26:	4b9c      	ldr	r3, [pc, #624]	@ (8006f98 <_printf_float+0x2c8>)
 8006d28:	f04f 32ff 	mov.w	r2, #4294967295
 8006d2c:	f7f9 ff2e 	bl	8000b8c <__aeabi_dcmpun>
 8006d30:	bb70      	cbnz	r0, 8006d90 <_printf_float+0xc0>
 8006d32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d36:	4b98      	ldr	r3, [pc, #608]	@ (8006f98 <_printf_float+0x2c8>)
 8006d38:	f04f 32ff 	mov.w	r2, #4294967295
 8006d3c:	f7f9 ff08 	bl	8000b50 <__aeabi_dcmple>
 8006d40:	bb30      	cbnz	r0, 8006d90 <_printf_float+0xc0>
 8006d42:	2200      	movs	r2, #0
 8006d44:	2300      	movs	r3, #0
 8006d46:	4640      	mov	r0, r8
 8006d48:	4649      	mov	r1, r9
 8006d4a:	f7f9 fef7 	bl	8000b3c <__aeabi_dcmplt>
 8006d4e:	b110      	cbz	r0, 8006d56 <_printf_float+0x86>
 8006d50:	232d      	movs	r3, #45	@ 0x2d
 8006d52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d56:	4a91      	ldr	r2, [pc, #580]	@ (8006f9c <_printf_float+0x2cc>)
 8006d58:	4b91      	ldr	r3, [pc, #580]	@ (8006fa0 <_printf_float+0x2d0>)
 8006d5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d5e:	bf8c      	ite	hi
 8006d60:	4690      	movhi	r8, r2
 8006d62:	4698      	movls	r8, r3
 8006d64:	2303      	movs	r3, #3
 8006d66:	6123      	str	r3, [r4, #16]
 8006d68:	f02b 0304 	bic.w	r3, fp, #4
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	f04f 0900 	mov.w	r9, #0
 8006d72:	9700      	str	r7, [sp, #0]
 8006d74:	4633      	mov	r3, r6
 8006d76:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006d78:	4621      	mov	r1, r4
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	f000 f9d2 	bl	8007124 <_printf_common>
 8006d80:	3001      	adds	r0, #1
 8006d82:	f040 808d 	bne.w	8006ea0 <_printf_float+0x1d0>
 8006d86:	f04f 30ff 	mov.w	r0, #4294967295
 8006d8a:	b00d      	add	sp, #52	@ 0x34
 8006d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d90:	4642      	mov	r2, r8
 8006d92:	464b      	mov	r3, r9
 8006d94:	4640      	mov	r0, r8
 8006d96:	4649      	mov	r1, r9
 8006d98:	f7f9 fef8 	bl	8000b8c <__aeabi_dcmpun>
 8006d9c:	b140      	cbz	r0, 8006db0 <_printf_float+0xe0>
 8006d9e:	464b      	mov	r3, r9
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	bfbc      	itt	lt
 8006da4:	232d      	movlt	r3, #45	@ 0x2d
 8006da6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006daa:	4a7e      	ldr	r2, [pc, #504]	@ (8006fa4 <_printf_float+0x2d4>)
 8006dac:	4b7e      	ldr	r3, [pc, #504]	@ (8006fa8 <_printf_float+0x2d8>)
 8006dae:	e7d4      	b.n	8006d5a <_printf_float+0x8a>
 8006db0:	6863      	ldr	r3, [r4, #4]
 8006db2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006db6:	9206      	str	r2, [sp, #24]
 8006db8:	1c5a      	adds	r2, r3, #1
 8006dba:	d13b      	bne.n	8006e34 <_printf_float+0x164>
 8006dbc:	2306      	movs	r3, #6
 8006dbe:	6063      	str	r3, [r4, #4]
 8006dc0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	6022      	str	r2, [r4, #0]
 8006dc8:	9303      	str	r3, [sp, #12]
 8006dca:	ab0a      	add	r3, sp, #40	@ 0x28
 8006dcc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006dd0:	ab09      	add	r3, sp, #36	@ 0x24
 8006dd2:	9300      	str	r3, [sp, #0]
 8006dd4:	6861      	ldr	r1, [r4, #4]
 8006dd6:	ec49 8b10 	vmov	d0, r8, r9
 8006dda:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006dde:	4628      	mov	r0, r5
 8006de0:	f7ff fed6 	bl	8006b90 <__cvt>
 8006de4:	9b06      	ldr	r3, [sp, #24]
 8006de6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006de8:	2b47      	cmp	r3, #71	@ 0x47
 8006dea:	4680      	mov	r8, r0
 8006dec:	d129      	bne.n	8006e42 <_printf_float+0x172>
 8006dee:	1cc8      	adds	r0, r1, #3
 8006df0:	db02      	blt.n	8006df8 <_printf_float+0x128>
 8006df2:	6863      	ldr	r3, [r4, #4]
 8006df4:	4299      	cmp	r1, r3
 8006df6:	dd41      	ble.n	8006e7c <_printf_float+0x1ac>
 8006df8:	f1aa 0a02 	sub.w	sl, sl, #2
 8006dfc:	fa5f fa8a 	uxtb.w	sl, sl
 8006e00:	3901      	subs	r1, #1
 8006e02:	4652      	mov	r2, sl
 8006e04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e08:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e0a:	f7ff ff26 	bl	8006c5a <__exponent>
 8006e0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e10:	1813      	adds	r3, r2, r0
 8006e12:	2a01      	cmp	r2, #1
 8006e14:	4681      	mov	r9, r0
 8006e16:	6123      	str	r3, [r4, #16]
 8006e18:	dc02      	bgt.n	8006e20 <_printf_float+0x150>
 8006e1a:	6822      	ldr	r2, [r4, #0]
 8006e1c:	07d2      	lsls	r2, r2, #31
 8006e1e:	d501      	bpl.n	8006e24 <_printf_float+0x154>
 8006e20:	3301      	adds	r3, #1
 8006e22:	6123      	str	r3, [r4, #16]
 8006e24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d0a2      	beq.n	8006d72 <_printf_float+0xa2>
 8006e2c:	232d      	movs	r3, #45	@ 0x2d
 8006e2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e32:	e79e      	b.n	8006d72 <_printf_float+0xa2>
 8006e34:	9a06      	ldr	r2, [sp, #24]
 8006e36:	2a47      	cmp	r2, #71	@ 0x47
 8006e38:	d1c2      	bne.n	8006dc0 <_printf_float+0xf0>
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1c0      	bne.n	8006dc0 <_printf_float+0xf0>
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e7bd      	b.n	8006dbe <_printf_float+0xee>
 8006e42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e46:	d9db      	bls.n	8006e00 <_printf_float+0x130>
 8006e48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e4c:	d118      	bne.n	8006e80 <_printf_float+0x1b0>
 8006e4e:	2900      	cmp	r1, #0
 8006e50:	6863      	ldr	r3, [r4, #4]
 8006e52:	dd0b      	ble.n	8006e6c <_printf_float+0x19c>
 8006e54:	6121      	str	r1, [r4, #16]
 8006e56:	b913      	cbnz	r3, 8006e5e <_printf_float+0x18e>
 8006e58:	6822      	ldr	r2, [r4, #0]
 8006e5a:	07d0      	lsls	r0, r2, #31
 8006e5c:	d502      	bpl.n	8006e64 <_printf_float+0x194>
 8006e5e:	3301      	adds	r3, #1
 8006e60:	440b      	add	r3, r1
 8006e62:	6123      	str	r3, [r4, #16]
 8006e64:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e66:	f04f 0900 	mov.w	r9, #0
 8006e6a:	e7db      	b.n	8006e24 <_printf_float+0x154>
 8006e6c:	b913      	cbnz	r3, 8006e74 <_printf_float+0x1a4>
 8006e6e:	6822      	ldr	r2, [r4, #0]
 8006e70:	07d2      	lsls	r2, r2, #31
 8006e72:	d501      	bpl.n	8006e78 <_printf_float+0x1a8>
 8006e74:	3302      	adds	r3, #2
 8006e76:	e7f4      	b.n	8006e62 <_printf_float+0x192>
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e7f2      	b.n	8006e62 <_printf_float+0x192>
 8006e7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006e80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e82:	4299      	cmp	r1, r3
 8006e84:	db05      	blt.n	8006e92 <_printf_float+0x1c2>
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	6121      	str	r1, [r4, #16]
 8006e8a:	07d8      	lsls	r0, r3, #31
 8006e8c:	d5ea      	bpl.n	8006e64 <_printf_float+0x194>
 8006e8e:	1c4b      	adds	r3, r1, #1
 8006e90:	e7e7      	b.n	8006e62 <_printf_float+0x192>
 8006e92:	2900      	cmp	r1, #0
 8006e94:	bfd4      	ite	le
 8006e96:	f1c1 0202 	rsble	r2, r1, #2
 8006e9a:	2201      	movgt	r2, #1
 8006e9c:	4413      	add	r3, r2
 8006e9e:	e7e0      	b.n	8006e62 <_printf_float+0x192>
 8006ea0:	6823      	ldr	r3, [r4, #0]
 8006ea2:	055a      	lsls	r2, r3, #21
 8006ea4:	d407      	bmi.n	8006eb6 <_printf_float+0x1e6>
 8006ea6:	6923      	ldr	r3, [r4, #16]
 8006ea8:	4642      	mov	r2, r8
 8006eaa:	4631      	mov	r1, r6
 8006eac:	4628      	mov	r0, r5
 8006eae:	47b8      	blx	r7
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	d12b      	bne.n	8006f0c <_printf_float+0x23c>
 8006eb4:	e767      	b.n	8006d86 <_printf_float+0xb6>
 8006eb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006eba:	f240 80dd 	bls.w	8007078 <_printf_float+0x3a8>
 8006ebe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	f7f9 fe2f 	bl	8000b28 <__aeabi_dcmpeq>
 8006eca:	2800      	cmp	r0, #0
 8006ecc:	d033      	beq.n	8006f36 <_printf_float+0x266>
 8006ece:	4a37      	ldr	r2, [pc, #220]	@ (8006fac <_printf_float+0x2dc>)
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	4631      	mov	r1, r6
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	47b8      	blx	r7
 8006ed8:	3001      	adds	r0, #1
 8006eda:	f43f af54 	beq.w	8006d86 <_printf_float+0xb6>
 8006ede:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006ee2:	4543      	cmp	r3, r8
 8006ee4:	db02      	blt.n	8006eec <_printf_float+0x21c>
 8006ee6:	6823      	ldr	r3, [r4, #0]
 8006ee8:	07d8      	lsls	r0, r3, #31
 8006eea:	d50f      	bpl.n	8006f0c <_printf_float+0x23c>
 8006eec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	47b8      	blx	r7
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	f43f af45 	beq.w	8006d86 <_printf_float+0xb6>
 8006efc:	f04f 0900 	mov.w	r9, #0
 8006f00:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f04:	f104 0a1a 	add.w	sl, r4, #26
 8006f08:	45c8      	cmp	r8, r9
 8006f0a:	dc09      	bgt.n	8006f20 <_printf_float+0x250>
 8006f0c:	6823      	ldr	r3, [r4, #0]
 8006f0e:	079b      	lsls	r3, r3, #30
 8006f10:	f100 8103 	bmi.w	800711a <_printf_float+0x44a>
 8006f14:	68e0      	ldr	r0, [r4, #12]
 8006f16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f18:	4298      	cmp	r0, r3
 8006f1a:	bfb8      	it	lt
 8006f1c:	4618      	movlt	r0, r3
 8006f1e:	e734      	b.n	8006d8a <_printf_float+0xba>
 8006f20:	2301      	movs	r3, #1
 8006f22:	4652      	mov	r2, sl
 8006f24:	4631      	mov	r1, r6
 8006f26:	4628      	mov	r0, r5
 8006f28:	47b8      	blx	r7
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	f43f af2b 	beq.w	8006d86 <_printf_float+0xb6>
 8006f30:	f109 0901 	add.w	r9, r9, #1
 8006f34:	e7e8      	b.n	8006f08 <_printf_float+0x238>
 8006f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	dc39      	bgt.n	8006fb0 <_printf_float+0x2e0>
 8006f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8006fac <_printf_float+0x2dc>)
 8006f3e:	2301      	movs	r3, #1
 8006f40:	4631      	mov	r1, r6
 8006f42:	4628      	mov	r0, r5
 8006f44:	47b8      	blx	r7
 8006f46:	3001      	adds	r0, #1
 8006f48:	f43f af1d 	beq.w	8006d86 <_printf_float+0xb6>
 8006f4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006f50:	ea59 0303 	orrs.w	r3, r9, r3
 8006f54:	d102      	bne.n	8006f5c <_printf_float+0x28c>
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	07d9      	lsls	r1, r3, #31
 8006f5a:	d5d7      	bpl.n	8006f0c <_printf_float+0x23c>
 8006f5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f60:	4631      	mov	r1, r6
 8006f62:	4628      	mov	r0, r5
 8006f64:	47b8      	blx	r7
 8006f66:	3001      	adds	r0, #1
 8006f68:	f43f af0d 	beq.w	8006d86 <_printf_float+0xb6>
 8006f6c:	f04f 0a00 	mov.w	sl, #0
 8006f70:	f104 0b1a 	add.w	fp, r4, #26
 8006f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f76:	425b      	negs	r3, r3
 8006f78:	4553      	cmp	r3, sl
 8006f7a:	dc01      	bgt.n	8006f80 <_printf_float+0x2b0>
 8006f7c:	464b      	mov	r3, r9
 8006f7e:	e793      	b.n	8006ea8 <_printf_float+0x1d8>
 8006f80:	2301      	movs	r3, #1
 8006f82:	465a      	mov	r2, fp
 8006f84:	4631      	mov	r1, r6
 8006f86:	4628      	mov	r0, r5
 8006f88:	47b8      	blx	r7
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	f43f aefb 	beq.w	8006d86 <_printf_float+0xb6>
 8006f90:	f10a 0a01 	add.w	sl, sl, #1
 8006f94:	e7ee      	b.n	8006f74 <_printf_float+0x2a4>
 8006f96:	bf00      	nop
 8006f98:	7fefffff 	.word	0x7fefffff
 8006f9c:	0800c04c 	.word	0x0800c04c
 8006fa0:	0800c048 	.word	0x0800c048
 8006fa4:	0800c054 	.word	0x0800c054
 8006fa8:	0800c050 	.word	0x0800c050
 8006fac:	0800c18e 	.word	0x0800c18e
 8006fb0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fb2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fb6:	4553      	cmp	r3, sl
 8006fb8:	bfa8      	it	ge
 8006fba:	4653      	movge	r3, sl
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	4699      	mov	r9, r3
 8006fc0:	dc36      	bgt.n	8007030 <_printf_float+0x360>
 8006fc2:	f04f 0b00 	mov.w	fp, #0
 8006fc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fca:	f104 021a 	add.w	r2, r4, #26
 8006fce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fd0:	9306      	str	r3, [sp, #24]
 8006fd2:	eba3 0309 	sub.w	r3, r3, r9
 8006fd6:	455b      	cmp	r3, fp
 8006fd8:	dc31      	bgt.n	800703e <_printf_float+0x36e>
 8006fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fdc:	459a      	cmp	sl, r3
 8006fde:	dc3a      	bgt.n	8007056 <_printf_float+0x386>
 8006fe0:	6823      	ldr	r3, [r4, #0]
 8006fe2:	07da      	lsls	r2, r3, #31
 8006fe4:	d437      	bmi.n	8007056 <_printf_float+0x386>
 8006fe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fe8:	ebaa 0903 	sub.w	r9, sl, r3
 8006fec:	9b06      	ldr	r3, [sp, #24]
 8006fee:	ebaa 0303 	sub.w	r3, sl, r3
 8006ff2:	4599      	cmp	r9, r3
 8006ff4:	bfa8      	it	ge
 8006ff6:	4699      	movge	r9, r3
 8006ff8:	f1b9 0f00 	cmp.w	r9, #0
 8006ffc:	dc33      	bgt.n	8007066 <_printf_float+0x396>
 8006ffe:	f04f 0800 	mov.w	r8, #0
 8007002:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007006:	f104 0b1a 	add.w	fp, r4, #26
 800700a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800700c:	ebaa 0303 	sub.w	r3, sl, r3
 8007010:	eba3 0309 	sub.w	r3, r3, r9
 8007014:	4543      	cmp	r3, r8
 8007016:	f77f af79 	ble.w	8006f0c <_printf_float+0x23c>
 800701a:	2301      	movs	r3, #1
 800701c:	465a      	mov	r2, fp
 800701e:	4631      	mov	r1, r6
 8007020:	4628      	mov	r0, r5
 8007022:	47b8      	blx	r7
 8007024:	3001      	adds	r0, #1
 8007026:	f43f aeae 	beq.w	8006d86 <_printf_float+0xb6>
 800702a:	f108 0801 	add.w	r8, r8, #1
 800702e:	e7ec      	b.n	800700a <_printf_float+0x33a>
 8007030:	4642      	mov	r2, r8
 8007032:	4631      	mov	r1, r6
 8007034:	4628      	mov	r0, r5
 8007036:	47b8      	blx	r7
 8007038:	3001      	adds	r0, #1
 800703a:	d1c2      	bne.n	8006fc2 <_printf_float+0x2f2>
 800703c:	e6a3      	b.n	8006d86 <_printf_float+0xb6>
 800703e:	2301      	movs	r3, #1
 8007040:	4631      	mov	r1, r6
 8007042:	4628      	mov	r0, r5
 8007044:	9206      	str	r2, [sp, #24]
 8007046:	47b8      	blx	r7
 8007048:	3001      	adds	r0, #1
 800704a:	f43f ae9c 	beq.w	8006d86 <_printf_float+0xb6>
 800704e:	9a06      	ldr	r2, [sp, #24]
 8007050:	f10b 0b01 	add.w	fp, fp, #1
 8007054:	e7bb      	b.n	8006fce <_printf_float+0x2fe>
 8007056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800705a:	4631      	mov	r1, r6
 800705c:	4628      	mov	r0, r5
 800705e:	47b8      	blx	r7
 8007060:	3001      	adds	r0, #1
 8007062:	d1c0      	bne.n	8006fe6 <_printf_float+0x316>
 8007064:	e68f      	b.n	8006d86 <_printf_float+0xb6>
 8007066:	9a06      	ldr	r2, [sp, #24]
 8007068:	464b      	mov	r3, r9
 800706a:	4442      	add	r2, r8
 800706c:	4631      	mov	r1, r6
 800706e:	4628      	mov	r0, r5
 8007070:	47b8      	blx	r7
 8007072:	3001      	adds	r0, #1
 8007074:	d1c3      	bne.n	8006ffe <_printf_float+0x32e>
 8007076:	e686      	b.n	8006d86 <_printf_float+0xb6>
 8007078:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800707c:	f1ba 0f01 	cmp.w	sl, #1
 8007080:	dc01      	bgt.n	8007086 <_printf_float+0x3b6>
 8007082:	07db      	lsls	r3, r3, #31
 8007084:	d536      	bpl.n	80070f4 <_printf_float+0x424>
 8007086:	2301      	movs	r3, #1
 8007088:	4642      	mov	r2, r8
 800708a:	4631      	mov	r1, r6
 800708c:	4628      	mov	r0, r5
 800708e:	47b8      	blx	r7
 8007090:	3001      	adds	r0, #1
 8007092:	f43f ae78 	beq.w	8006d86 <_printf_float+0xb6>
 8007096:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800709a:	4631      	mov	r1, r6
 800709c:	4628      	mov	r0, r5
 800709e:	47b8      	blx	r7
 80070a0:	3001      	adds	r0, #1
 80070a2:	f43f ae70 	beq.w	8006d86 <_printf_float+0xb6>
 80070a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070aa:	2200      	movs	r2, #0
 80070ac:	2300      	movs	r3, #0
 80070ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070b2:	f7f9 fd39 	bl	8000b28 <__aeabi_dcmpeq>
 80070b6:	b9c0      	cbnz	r0, 80070ea <_printf_float+0x41a>
 80070b8:	4653      	mov	r3, sl
 80070ba:	f108 0201 	add.w	r2, r8, #1
 80070be:	4631      	mov	r1, r6
 80070c0:	4628      	mov	r0, r5
 80070c2:	47b8      	blx	r7
 80070c4:	3001      	adds	r0, #1
 80070c6:	d10c      	bne.n	80070e2 <_printf_float+0x412>
 80070c8:	e65d      	b.n	8006d86 <_printf_float+0xb6>
 80070ca:	2301      	movs	r3, #1
 80070cc:	465a      	mov	r2, fp
 80070ce:	4631      	mov	r1, r6
 80070d0:	4628      	mov	r0, r5
 80070d2:	47b8      	blx	r7
 80070d4:	3001      	adds	r0, #1
 80070d6:	f43f ae56 	beq.w	8006d86 <_printf_float+0xb6>
 80070da:	f108 0801 	add.w	r8, r8, #1
 80070de:	45d0      	cmp	r8, sl
 80070e0:	dbf3      	blt.n	80070ca <_printf_float+0x3fa>
 80070e2:	464b      	mov	r3, r9
 80070e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80070e8:	e6df      	b.n	8006eaa <_printf_float+0x1da>
 80070ea:	f04f 0800 	mov.w	r8, #0
 80070ee:	f104 0b1a 	add.w	fp, r4, #26
 80070f2:	e7f4      	b.n	80070de <_printf_float+0x40e>
 80070f4:	2301      	movs	r3, #1
 80070f6:	4642      	mov	r2, r8
 80070f8:	e7e1      	b.n	80070be <_printf_float+0x3ee>
 80070fa:	2301      	movs	r3, #1
 80070fc:	464a      	mov	r2, r9
 80070fe:	4631      	mov	r1, r6
 8007100:	4628      	mov	r0, r5
 8007102:	47b8      	blx	r7
 8007104:	3001      	adds	r0, #1
 8007106:	f43f ae3e 	beq.w	8006d86 <_printf_float+0xb6>
 800710a:	f108 0801 	add.w	r8, r8, #1
 800710e:	68e3      	ldr	r3, [r4, #12]
 8007110:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007112:	1a5b      	subs	r3, r3, r1
 8007114:	4543      	cmp	r3, r8
 8007116:	dcf0      	bgt.n	80070fa <_printf_float+0x42a>
 8007118:	e6fc      	b.n	8006f14 <_printf_float+0x244>
 800711a:	f04f 0800 	mov.w	r8, #0
 800711e:	f104 0919 	add.w	r9, r4, #25
 8007122:	e7f4      	b.n	800710e <_printf_float+0x43e>

08007124 <_printf_common>:
 8007124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007128:	4616      	mov	r6, r2
 800712a:	4698      	mov	r8, r3
 800712c:	688a      	ldr	r2, [r1, #8]
 800712e:	690b      	ldr	r3, [r1, #16]
 8007130:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007134:	4293      	cmp	r3, r2
 8007136:	bfb8      	it	lt
 8007138:	4613      	movlt	r3, r2
 800713a:	6033      	str	r3, [r6, #0]
 800713c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007140:	4607      	mov	r7, r0
 8007142:	460c      	mov	r4, r1
 8007144:	b10a      	cbz	r2, 800714a <_printf_common+0x26>
 8007146:	3301      	adds	r3, #1
 8007148:	6033      	str	r3, [r6, #0]
 800714a:	6823      	ldr	r3, [r4, #0]
 800714c:	0699      	lsls	r1, r3, #26
 800714e:	bf42      	ittt	mi
 8007150:	6833      	ldrmi	r3, [r6, #0]
 8007152:	3302      	addmi	r3, #2
 8007154:	6033      	strmi	r3, [r6, #0]
 8007156:	6825      	ldr	r5, [r4, #0]
 8007158:	f015 0506 	ands.w	r5, r5, #6
 800715c:	d106      	bne.n	800716c <_printf_common+0x48>
 800715e:	f104 0a19 	add.w	sl, r4, #25
 8007162:	68e3      	ldr	r3, [r4, #12]
 8007164:	6832      	ldr	r2, [r6, #0]
 8007166:	1a9b      	subs	r3, r3, r2
 8007168:	42ab      	cmp	r3, r5
 800716a:	dc26      	bgt.n	80071ba <_printf_common+0x96>
 800716c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007170:	6822      	ldr	r2, [r4, #0]
 8007172:	3b00      	subs	r3, #0
 8007174:	bf18      	it	ne
 8007176:	2301      	movne	r3, #1
 8007178:	0692      	lsls	r2, r2, #26
 800717a:	d42b      	bmi.n	80071d4 <_printf_common+0xb0>
 800717c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007180:	4641      	mov	r1, r8
 8007182:	4638      	mov	r0, r7
 8007184:	47c8      	blx	r9
 8007186:	3001      	adds	r0, #1
 8007188:	d01e      	beq.n	80071c8 <_printf_common+0xa4>
 800718a:	6823      	ldr	r3, [r4, #0]
 800718c:	6922      	ldr	r2, [r4, #16]
 800718e:	f003 0306 	and.w	r3, r3, #6
 8007192:	2b04      	cmp	r3, #4
 8007194:	bf02      	ittt	eq
 8007196:	68e5      	ldreq	r5, [r4, #12]
 8007198:	6833      	ldreq	r3, [r6, #0]
 800719a:	1aed      	subeq	r5, r5, r3
 800719c:	68a3      	ldr	r3, [r4, #8]
 800719e:	bf0c      	ite	eq
 80071a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071a4:	2500      	movne	r5, #0
 80071a6:	4293      	cmp	r3, r2
 80071a8:	bfc4      	itt	gt
 80071aa:	1a9b      	subgt	r3, r3, r2
 80071ac:	18ed      	addgt	r5, r5, r3
 80071ae:	2600      	movs	r6, #0
 80071b0:	341a      	adds	r4, #26
 80071b2:	42b5      	cmp	r5, r6
 80071b4:	d11a      	bne.n	80071ec <_printf_common+0xc8>
 80071b6:	2000      	movs	r0, #0
 80071b8:	e008      	b.n	80071cc <_printf_common+0xa8>
 80071ba:	2301      	movs	r3, #1
 80071bc:	4652      	mov	r2, sl
 80071be:	4641      	mov	r1, r8
 80071c0:	4638      	mov	r0, r7
 80071c2:	47c8      	blx	r9
 80071c4:	3001      	adds	r0, #1
 80071c6:	d103      	bne.n	80071d0 <_printf_common+0xac>
 80071c8:	f04f 30ff 	mov.w	r0, #4294967295
 80071cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071d0:	3501      	adds	r5, #1
 80071d2:	e7c6      	b.n	8007162 <_printf_common+0x3e>
 80071d4:	18e1      	adds	r1, r4, r3
 80071d6:	1c5a      	adds	r2, r3, #1
 80071d8:	2030      	movs	r0, #48	@ 0x30
 80071da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071de:	4422      	add	r2, r4
 80071e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071e8:	3302      	adds	r3, #2
 80071ea:	e7c7      	b.n	800717c <_printf_common+0x58>
 80071ec:	2301      	movs	r3, #1
 80071ee:	4622      	mov	r2, r4
 80071f0:	4641      	mov	r1, r8
 80071f2:	4638      	mov	r0, r7
 80071f4:	47c8      	blx	r9
 80071f6:	3001      	adds	r0, #1
 80071f8:	d0e6      	beq.n	80071c8 <_printf_common+0xa4>
 80071fa:	3601      	adds	r6, #1
 80071fc:	e7d9      	b.n	80071b2 <_printf_common+0x8e>
	...

08007200 <_printf_i>:
 8007200:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007204:	7e0f      	ldrb	r7, [r1, #24]
 8007206:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007208:	2f78      	cmp	r7, #120	@ 0x78
 800720a:	4691      	mov	r9, r2
 800720c:	4680      	mov	r8, r0
 800720e:	460c      	mov	r4, r1
 8007210:	469a      	mov	sl, r3
 8007212:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007216:	d807      	bhi.n	8007228 <_printf_i+0x28>
 8007218:	2f62      	cmp	r7, #98	@ 0x62
 800721a:	d80a      	bhi.n	8007232 <_printf_i+0x32>
 800721c:	2f00      	cmp	r7, #0
 800721e:	f000 80d1 	beq.w	80073c4 <_printf_i+0x1c4>
 8007222:	2f58      	cmp	r7, #88	@ 0x58
 8007224:	f000 80b8 	beq.w	8007398 <_printf_i+0x198>
 8007228:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800722c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007230:	e03a      	b.n	80072a8 <_printf_i+0xa8>
 8007232:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007236:	2b15      	cmp	r3, #21
 8007238:	d8f6      	bhi.n	8007228 <_printf_i+0x28>
 800723a:	a101      	add	r1, pc, #4	@ (adr r1, 8007240 <_printf_i+0x40>)
 800723c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007240:	08007299 	.word	0x08007299
 8007244:	080072ad 	.word	0x080072ad
 8007248:	08007229 	.word	0x08007229
 800724c:	08007229 	.word	0x08007229
 8007250:	08007229 	.word	0x08007229
 8007254:	08007229 	.word	0x08007229
 8007258:	080072ad 	.word	0x080072ad
 800725c:	08007229 	.word	0x08007229
 8007260:	08007229 	.word	0x08007229
 8007264:	08007229 	.word	0x08007229
 8007268:	08007229 	.word	0x08007229
 800726c:	080073ab 	.word	0x080073ab
 8007270:	080072d7 	.word	0x080072d7
 8007274:	08007365 	.word	0x08007365
 8007278:	08007229 	.word	0x08007229
 800727c:	08007229 	.word	0x08007229
 8007280:	080073cd 	.word	0x080073cd
 8007284:	08007229 	.word	0x08007229
 8007288:	080072d7 	.word	0x080072d7
 800728c:	08007229 	.word	0x08007229
 8007290:	08007229 	.word	0x08007229
 8007294:	0800736d 	.word	0x0800736d
 8007298:	6833      	ldr	r3, [r6, #0]
 800729a:	1d1a      	adds	r2, r3, #4
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	6032      	str	r2, [r6, #0]
 80072a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072a8:	2301      	movs	r3, #1
 80072aa:	e09c      	b.n	80073e6 <_printf_i+0x1e6>
 80072ac:	6833      	ldr	r3, [r6, #0]
 80072ae:	6820      	ldr	r0, [r4, #0]
 80072b0:	1d19      	adds	r1, r3, #4
 80072b2:	6031      	str	r1, [r6, #0]
 80072b4:	0606      	lsls	r6, r0, #24
 80072b6:	d501      	bpl.n	80072bc <_printf_i+0xbc>
 80072b8:	681d      	ldr	r5, [r3, #0]
 80072ba:	e003      	b.n	80072c4 <_printf_i+0xc4>
 80072bc:	0645      	lsls	r5, r0, #25
 80072be:	d5fb      	bpl.n	80072b8 <_printf_i+0xb8>
 80072c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072c4:	2d00      	cmp	r5, #0
 80072c6:	da03      	bge.n	80072d0 <_printf_i+0xd0>
 80072c8:	232d      	movs	r3, #45	@ 0x2d
 80072ca:	426d      	negs	r5, r5
 80072cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072d0:	4858      	ldr	r0, [pc, #352]	@ (8007434 <_printf_i+0x234>)
 80072d2:	230a      	movs	r3, #10
 80072d4:	e011      	b.n	80072fa <_printf_i+0xfa>
 80072d6:	6821      	ldr	r1, [r4, #0]
 80072d8:	6833      	ldr	r3, [r6, #0]
 80072da:	0608      	lsls	r0, r1, #24
 80072dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80072e0:	d402      	bmi.n	80072e8 <_printf_i+0xe8>
 80072e2:	0649      	lsls	r1, r1, #25
 80072e4:	bf48      	it	mi
 80072e6:	b2ad      	uxthmi	r5, r5
 80072e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80072ea:	4852      	ldr	r0, [pc, #328]	@ (8007434 <_printf_i+0x234>)
 80072ec:	6033      	str	r3, [r6, #0]
 80072ee:	bf14      	ite	ne
 80072f0:	230a      	movne	r3, #10
 80072f2:	2308      	moveq	r3, #8
 80072f4:	2100      	movs	r1, #0
 80072f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072fa:	6866      	ldr	r6, [r4, #4]
 80072fc:	60a6      	str	r6, [r4, #8]
 80072fe:	2e00      	cmp	r6, #0
 8007300:	db05      	blt.n	800730e <_printf_i+0x10e>
 8007302:	6821      	ldr	r1, [r4, #0]
 8007304:	432e      	orrs	r6, r5
 8007306:	f021 0104 	bic.w	r1, r1, #4
 800730a:	6021      	str	r1, [r4, #0]
 800730c:	d04b      	beq.n	80073a6 <_printf_i+0x1a6>
 800730e:	4616      	mov	r6, r2
 8007310:	fbb5 f1f3 	udiv	r1, r5, r3
 8007314:	fb03 5711 	mls	r7, r3, r1, r5
 8007318:	5dc7      	ldrb	r7, [r0, r7]
 800731a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800731e:	462f      	mov	r7, r5
 8007320:	42bb      	cmp	r3, r7
 8007322:	460d      	mov	r5, r1
 8007324:	d9f4      	bls.n	8007310 <_printf_i+0x110>
 8007326:	2b08      	cmp	r3, #8
 8007328:	d10b      	bne.n	8007342 <_printf_i+0x142>
 800732a:	6823      	ldr	r3, [r4, #0]
 800732c:	07df      	lsls	r7, r3, #31
 800732e:	d508      	bpl.n	8007342 <_printf_i+0x142>
 8007330:	6923      	ldr	r3, [r4, #16]
 8007332:	6861      	ldr	r1, [r4, #4]
 8007334:	4299      	cmp	r1, r3
 8007336:	bfde      	ittt	le
 8007338:	2330      	movle	r3, #48	@ 0x30
 800733a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800733e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007342:	1b92      	subs	r2, r2, r6
 8007344:	6122      	str	r2, [r4, #16]
 8007346:	f8cd a000 	str.w	sl, [sp]
 800734a:	464b      	mov	r3, r9
 800734c:	aa03      	add	r2, sp, #12
 800734e:	4621      	mov	r1, r4
 8007350:	4640      	mov	r0, r8
 8007352:	f7ff fee7 	bl	8007124 <_printf_common>
 8007356:	3001      	adds	r0, #1
 8007358:	d14a      	bne.n	80073f0 <_printf_i+0x1f0>
 800735a:	f04f 30ff 	mov.w	r0, #4294967295
 800735e:	b004      	add	sp, #16
 8007360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007364:	6823      	ldr	r3, [r4, #0]
 8007366:	f043 0320 	orr.w	r3, r3, #32
 800736a:	6023      	str	r3, [r4, #0]
 800736c:	4832      	ldr	r0, [pc, #200]	@ (8007438 <_printf_i+0x238>)
 800736e:	2778      	movs	r7, #120	@ 0x78
 8007370:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007374:	6823      	ldr	r3, [r4, #0]
 8007376:	6831      	ldr	r1, [r6, #0]
 8007378:	061f      	lsls	r7, r3, #24
 800737a:	f851 5b04 	ldr.w	r5, [r1], #4
 800737e:	d402      	bmi.n	8007386 <_printf_i+0x186>
 8007380:	065f      	lsls	r7, r3, #25
 8007382:	bf48      	it	mi
 8007384:	b2ad      	uxthmi	r5, r5
 8007386:	6031      	str	r1, [r6, #0]
 8007388:	07d9      	lsls	r1, r3, #31
 800738a:	bf44      	itt	mi
 800738c:	f043 0320 	orrmi.w	r3, r3, #32
 8007390:	6023      	strmi	r3, [r4, #0]
 8007392:	b11d      	cbz	r5, 800739c <_printf_i+0x19c>
 8007394:	2310      	movs	r3, #16
 8007396:	e7ad      	b.n	80072f4 <_printf_i+0xf4>
 8007398:	4826      	ldr	r0, [pc, #152]	@ (8007434 <_printf_i+0x234>)
 800739a:	e7e9      	b.n	8007370 <_printf_i+0x170>
 800739c:	6823      	ldr	r3, [r4, #0]
 800739e:	f023 0320 	bic.w	r3, r3, #32
 80073a2:	6023      	str	r3, [r4, #0]
 80073a4:	e7f6      	b.n	8007394 <_printf_i+0x194>
 80073a6:	4616      	mov	r6, r2
 80073a8:	e7bd      	b.n	8007326 <_printf_i+0x126>
 80073aa:	6833      	ldr	r3, [r6, #0]
 80073ac:	6825      	ldr	r5, [r4, #0]
 80073ae:	6961      	ldr	r1, [r4, #20]
 80073b0:	1d18      	adds	r0, r3, #4
 80073b2:	6030      	str	r0, [r6, #0]
 80073b4:	062e      	lsls	r6, r5, #24
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	d501      	bpl.n	80073be <_printf_i+0x1be>
 80073ba:	6019      	str	r1, [r3, #0]
 80073bc:	e002      	b.n	80073c4 <_printf_i+0x1c4>
 80073be:	0668      	lsls	r0, r5, #25
 80073c0:	d5fb      	bpl.n	80073ba <_printf_i+0x1ba>
 80073c2:	8019      	strh	r1, [r3, #0]
 80073c4:	2300      	movs	r3, #0
 80073c6:	6123      	str	r3, [r4, #16]
 80073c8:	4616      	mov	r6, r2
 80073ca:	e7bc      	b.n	8007346 <_printf_i+0x146>
 80073cc:	6833      	ldr	r3, [r6, #0]
 80073ce:	1d1a      	adds	r2, r3, #4
 80073d0:	6032      	str	r2, [r6, #0]
 80073d2:	681e      	ldr	r6, [r3, #0]
 80073d4:	6862      	ldr	r2, [r4, #4]
 80073d6:	2100      	movs	r1, #0
 80073d8:	4630      	mov	r0, r6
 80073da:	f7f8 ff29 	bl	8000230 <memchr>
 80073de:	b108      	cbz	r0, 80073e4 <_printf_i+0x1e4>
 80073e0:	1b80      	subs	r0, r0, r6
 80073e2:	6060      	str	r0, [r4, #4]
 80073e4:	6863      	ldr	r3, [r4, #4]
 80073e6:	6123      	str	r3, [r4, #16]
 80073e8:	2300      	movs	r3, #0
 80073ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073ee:	e7aa      	b.n	8007346 <_printf_i+0x146>
 80073f0:	6923      	ldr	r3, [r4, #16]
 80073f2:	4632      	mov	r2, r6
 80073f4:	4649      	mov	r1, r9
 80073f6:	4640      	mov	r0, r8
 80073f8:	47d0      	blx	sl
 80073fa:	3001      	adds	r0, #1
 80073fc:	d0ad      	beq.n	800735a <_printf_i+0x15a>
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	079b      	lsls	r3, r3, #30
 8007402:	d413      	bmi.n	800742c <_printf_i+0x22c>
 8007404:	68e0      	ldr	r0, [r4, #12]
 8007406:	9b03      	ldr	r3, [sp, #12]
 8007408:	4298      	cmp	r0, r3
 800740a:	bfb8      	it	lt
 800740c:	4618      	movlt	r0, r3
 800740e:	e7a6      	b.n	800735e <_printf_i+0x15e>
 8007410:	2301      	movs	r3, #1
 8007412:	4632      	mov	r2, r6
 8007414:	4649      	mov	r1, r9
 8007416:	4640      	mov	r0, r8
 8007418:	47d0      	blx	sl
 800741a:	3001      	adds	r0, #1
 800741c:	d09d      	beq.n	800735a <_printf_i+0x15a>
 800741e:	3501      	adds	r5, #1
 8007420:	68e3      	ldr	r3, [r4, #12]
 8007422:	9903      	ldr	r1, [sp, #12]
 8007424:	1a5b      	subs	r3, r3, r1
 8007426:	42ab      	cmp	r3, r5
 8007428:	dcf2      	bgt.n	8007410 <_printf_i+0x210>
 800742a:	e7eb      	b.n	8007404 <_printf_i+0x204>
 800742c:	2500      	movs	r5, #0
 800742e:	f104 0619 	add.w	r6, r4, #25
 8007432:	e7f5      	b.n	8007420 <_printf_i+0x220>
 8007434:	0800c058 	.word	0x0800c058
 8007438:	0800c069 	.word	0x0800c069

0800743c <_scanf_float>:
 800743c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007440:	b087      	sub	sp, #28
 8007442:	4691      	mov	r9, r2
 8007444:	9303      	str	r3, [sp, #12]
 8007446:	688b      	ldr	r3, [r1, #8]
 8007448:	1e5a      	subs	r2, r3, #1
 800744a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800744e:	bf81      	itttt	hi
 8007450:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007454:	eb03 0b05 	addhi.w	fp, r3, r5
 8007458:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800745c:	608b      	strhi	r3, [r1, #8]
 800745e:	680b      	ldr	r3, [r1, #0]
 8007460:	460a      	mov	r2, r1
 8007462:	f04f 0500 	mov.w	r5, #0
 8007466:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800746a:	f842 3b1c 	str.w	r3, [r2], #28
 800746e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007472:	4680      	mov	r8, r0
 8007474:	460c      	mov	r4, r1
 8007476:	bf98      	it	ls
 8007478:	f04f 0b00 	movls.w	fp, #0
 800747c:	9201      	str	r2, [sp, #4]
 800747e:	4616      	mov	r6, r2
 8007480:	46aa      	mov	sl, r5
 8007482:	462f      	mov	r7, r5
 8007484:	9502      	str	r5, [sp, #8]
 8007486:	68a2      	ldr	r2, [r4, #8]
 8007488:	b15a      	cbz	r2, 80074a2 <_scanf_float+0x66>
 800748a:	f8d9 3000 	ldr.w	r3, [r9]
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	2b4e      	cmp	r3, #78	@ 0x4e
 8007492:	d863      	bhi.n	800755c <_scanf_float+0x120>
 8007494:	2b40      	cmp	r3, #64	@ 0x40
 8007496:	d83b      	bhi.n	8007510 <_scanf_float+0xd4>
 8007498:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800749c:	b2c8      	uxtb	r0, r1
 800749e:	280e      	cmp	r0, #14
 80074a0:	d939      	bls.n	8007516 <_scanf_float+0xda>
 80074a2:	b11f      	cbz	r7, 80074ac <_scanf_float+0x70>
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074aa:	6023      	str	r3, [r4, #0]
 80074ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074b0:	f1ba 0f01 	cmp.w	sl, #1
 80074b4:	f200 8114 	bhi.w	80076e0 <_scanf_float+0x2a4>
 80074b8:	9b01      	ldr	r3, [sp, #4]
 80074ba:	429e      	cmp	r6, r3
 80074bc:	f200 8105 	bhi.w	80076ca <_scanf_float+0x28e>
 80074c0:	2001      	movs	r0, #1
 80074c2:	b007      	add	sp, #28
 80074c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80074cc:	2a0d      	cmp	r2, #13
 80074ce:	d8e8      	bhi.n	80074a2 <_scanf_float+0x66>
 80074d0:	a101      	add	r1, pc, #4	@ (adr r1, 80074d8 <_scanf_float+0x9c>)
 80074d2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80074d6:	bf00      	nop
 80074d8:	08007621 	.word	0x08007621
 80074dc:	080074a3 	.word	0x080074a3
 80074e0:	080074a3 	.word	0x080074a3
 80074e4:	080074a3 	.word	0x080074a3
 80074e8:	0800767d 	.word	0x0800767d
 80074ec:	08007657 	.word	0x08007657
 80074f0:	080074a3 	.word	0x080074a3
 80074f4:	080074a3 	.word	0x080074a3
 80074f8:	0800762f 	.word	0x0800762f
 80074fc:	080074a3 	.word	0x080074a3
 8007500:	080074a3 	.word	0x080074a3
 8007504:	080074a3 	.word	0x080074a3
 8007508:	080074a3 	.word	0x080074a3
 800750c:	080075eb 	.word	0x080075eb
 8007510:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007514:	e7da      	b.n	80074cc <_scanf_float+0x90>
 8007516:	290e      	cmp	r1, #14
 8007518:	d8c3      	bhi.n	80074a2 <_scanf_float+0x66>
 800751a:	a001      	add	r0, pc, #4	@ (adr r0, 8007520 <_scanf_float+0xe4>)
 800751c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007520:	080075db 	.word	0x080075db
 8007524:	080074a3 	.word	0x080074a3
 8007528:	080075db 	.word	0x080075db
 800752c:	0800766b 	.word	0x0800766b
 8007530:	080074a3 	.word	0x080074a3
 8007534:	0800757d 	.word	0x0800757d
 8007538:	080075c1 	.word	0x080075c1
 800753c:	080075c1 	.word	0x080075c1
 8007540:	080075c1 	.word	0x080075c1
 8007544:	080075c1 	.word	0x080075c1
 8007548:	080075c1 	.word	0x080075c1
 800754c:	080075c1 	.word	0x080075c1
 8007550:	080075c1 	.word	0x080075c1
 8007554:	080075c1 	.word	0x080075c1
 8007558:	080075c1 	.word	0x080075c1
 800755c:	2b6e      	cmp	r3, #110	@ 0x6e
 800755e:	d809      	bhi.n	8007574 <_scanf_float+0x138>
 8007560:	2b60      	cmp	r3, #96	@ 0x60
 8007562:	d8b1      	bhi.n	80074c8 <_scanf_float+0x8c>
 8007564:	2b54      	cmp	r3, #84	@ 0x54
 8007566:	d07b      	beq.n	8007660 <_scanf_float+0x224>
 8007568:	2b59      	cmp	r3, #89	@ 0x59
 800756a:	d19a      	bne.n	80074a2 <_scanf_float+0x66>
 800756c:	2d07      	cmp	r5, #7
 800756e:	d198      	bne.n	80074a2 <_scanf_float+0x66>
 8007570:	2508      	movs	r5, #8
 8007572:	e02f      	b.n	80075d4 <_scanf_float+0x198>
 8007574:	2b74      	cmp	r3, #116	@ 0x74
 8007576:	d073      	beq.n	8007660 <_scanf_float+0x224>
 8007578:	2b79      	cmp	r3, #121	@ 0x79
 800757a:	e7f6      	b.n	800756a <_scanf_float+0x12e>
 800757c:	6821      	ldr	r1, [r4, #0]
 800757e:	05c8      	lsls	r0, r1, #23
 8007580:	d51e      	bpl.n	80075c0 <_scanf_float+0x184>
 8007582:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007586:	6021      	str	r1, [r4, #0]
 8007588:	3701      	adds	r7, #1
 800758a:	f1bb 0f00 	cmp.w	fp, #0
 800758e:	d003      	beq.n	8007598 <_scanf_float+0x15c>
 8007590:	3201      	adds	r2, #1
 8007592:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007596:	60a2      	str	r2, [r4, #8]
 8007598:	68a3      	ldr	r3, [r4, #8]
 800759a:	3b01      	subs	r3, #1
 800759c:	60a3      	str	r3, [r4, #8]
 800759e:	6923      	ldr	r3, [r4, #16]
 80075a0:	3301      	adds	r3, #1
 80075a2:	6123      	str	r3, [r4, #16]
 80075a4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80075a8:	3b01      	subs	r3, #1
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f8c9 3004 	str.w	r3, [r9, #4]
 80075b0:	f340 8082 	ble.w	80076b8 <_scanf_float+0x27c>
 80075b4:	f8d9 3000 	ldr.w	r3, [r9]
 80075b8:	3301      	adds	r3, #1
 80075ba:	f8c9 3000 	str.w	r3, [r9]
 80075be:	e762      	b.n	8007486 <_scanf_float+0x4a>
 80075c0:	eb1a 0105 	adds.w	r1, sl, r5
 80075c4:	f47f af6d 	bne.w	80074a2 <_scanf_float+0x66>
 80075c8:	6822      	ldr	r2, [r4, #0]
 80075ca:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80075ce:	6022      	str	r2, [r4, #0]
 80075d0:	460d      	mov	r5, r1
 80075d2:	468a      	mov	sl, r1
 80075d4:	f806 3b01 	strb.w	r3, [r6], #1
 80075d8:	e7de      	b.n	8007598 <_scanf_float+0x15c>
 80075da:	6822      	ldr	r2, [r4, #0]
 80075dc:	0610      	lsls	r0, r2, #24
 80075de:	f57f af60 	bpl.w	80074a2 <_scanf_float+0x66>
 80075e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80075e6:	6022      	str	r2, [r4, #0]
 80075e8:	e7f4      	b.n	80075d4 <_scanf_float+0x198>
 80075ea:	f1ba 0f00 	cmp.w	sl, #0
 80075ee:	d10c      	bne.n	800760a <_scanf_float+0x1ce>
 80075f0:	b977      	cbnz	r7, 8007610 <_scanf_float+0x1d4>
 80075f2:	6822      	ldr	r2, [r4, #0]
 80075f4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80075f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80075fc:	d108      	bne.n	8007610 <_scanf_float+0x1d4>
 80075fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007602:	6022      	str	r2, [r4, #0]
 8007604:	f04f 0a01 	mov.w	sl, #1
 8007608:	e7e4      	b.n	80075d4 <_scanf_float+0x198>
 800760a:	f1ba 0f02 	cmp.w	sl, #2
 800760e:	d050      	beq.n	80076b2 <_scanf_float+0x276>
 8007610:	2d01      	cmp	r5, #1
 8007612:	d002      	beq.n	800761a <_scanf_float+0x1de>
 8007614:	2d04      	cmp	r5, #4
 8007616:	f47f af44 	bne.w	80074a2 <_scanf_float+0x66>
 800761a:	3501      	adds	r5, #1
 800761c:	b2ed      	uxtb	r5, r5
 800761e:	e7d9      	b.n	80075d4 <_scanf_float+0x198>
 8007620:	f1ba 0f01 	cmp.w	sl, #1
 8007624:	f47f af3d 	bne.w	80074a2 <_scanf_float+0x66>
 8007628:	f04f 0a02 	mov.w	sl, #2
 800762c:	e7d2      	b.n	80075d4 <_scanf_float+0x198>
 800762e:	b975      	cbnz	r5, 800764e <_scanf_float+0x212>
 8007630:	2f00      	cmp	r7, #0
 8007632:	f47f af37 	bne.w	80074a4 <_scanf_float+0x68>
 8007636:	6822      	ldr	r2, [r4, #0]
 8007638:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800763c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007640:	f040 8103 	bne.w	800784a <_scanf_float+0x40e>
 8007644:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007648:	6022      	str	r2, [r4, #0]
 800764a:	2501      	movs	r5, #1
 800764c:	e7c2      	b.n	80075d4 <_scanf_float+0x198>
 800764e:	2d03      	cmp	r5, #3
 8007650:	d0e3      	beq.n	800761a <_scanf_float+0x1de>
 8007652:	2d05      	cmp	r5, #5
 8007654:	e7df      	b.n	8007616 <_scanf_float+0x1da>
 8007656:	2d02      	cmp	r5, #2
 8007658:	f47f af23 	bne.w	80074a2 <_scanf_float+0x66>
 800765c:	2503      	movs	r5, #3
 800765e:	e7b9      	b.n	80075d4 <_scanf_float+0x198>
 8007660:	2d06      	cmp	r5, #6
 8007662:	f47f af1e 	bne.w	80074a2 <_scanf_float+0x66>
 8007666:	2507      	movs	r5, #7
 8007668:	e7b4      	b.n	80075d4 <_scanf_float+0x198>
 800766a:	6822      	ldr	r2, [r4, #0]
 800766c:	0591      	lsls	r1, r2, #22
 800766e:	f57f af18 	bpl.w	80074a2 <_scanf_float+0x66>
 8007672:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007676:	6022      	str	r2, [r4, #0]
 8007678:	9702      	str	r7, [sp, #8]
 800767a:	e7ab      	b.n	80075d4 <_scanf_float+0x198>
 800767c:	6822      	ldr	r2, [r4, #0]
 800767e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007682:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007686:	d005      	beq.n	8007694 <_scanf_float+0x258>
 8007688:	0550      	lsls	r0, r2, #21
 800768a:	f57f af0a 	bpl.w	80074a2 <_scanf_float+0x66>
 800768e:	2f00      	cmp	r7, #0
 8007690:	f000 80db 	beq.w	800784a <_scanf_float+0x40e>
 8007694:	0591      	lsls	r1, r2, #22
 8007696:	bf58      	it	pl
 8007698:	9902      	ldrpl	r1, [sp, #8]
 800769a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800769e:	bf58      	it	pl
 80076a0:	1a79      	subpl	r1, r7, r1
 80076a2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80076a6:	bf58      	it	pl
 80076a8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80076ac:	6022      	str	r2, [r4, #0]
 80076ae:	2700      	movs	r7, #0
 80076b0:	e790      	b.n	80075d4 <_scanf_float+0x198>
 80076b2:	f04f 0a03 	mov.w	sl, #3
 80076b6:	e78d      	b.n	80075d4 <_scanf_float+0x198>
 80076b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80076bc:	4649      	mov	r1, r9
 80076be:	4640      	mov	r0, r8
 80076c0:	4798      	blx	r3
 80076c2:	2800      	cmp	r0, #0
 80076c4:	f43f aedf 	beq.w	8007486 <_scanf_float+0x4a>
 80076c8:	e6eb      	b.n	80074a2 <_scanf_float+0x66>
 80076ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076d2:	464a      	mov	r2, r9
 80076d4:	4640      	mov	r0, r8
 80076d6:	4798      	blx	r3
 80076d8:	6923      	ldr	r3, [r4, #16]
 80076da:	3b01      	subs	r3, #1
 80076dc:	6123      	str	r3, [r4, #16]
 80076de:	e6eb      	b.n	80074b8 <_scanf_float+0x7c>
 80076e0:	1e6b      	subs	r3, r5, #1
 80076e2:	2b06      	cmp	r3, #6
 80076e4:	d824      	bhi.n	8007730 <_scanf_float+0x2f4>
 80076e6:	2d02      	cmp	r5, #2
 80076e8:	d836      	bhi.n	8007758 <_scanf_float+0x31c>
 80076ea:	9b01      	ldr	r3, [sp, #4]
 80076ec:	429e      	cmp	r6, r3
 80076ee:	f67f aee7 	bls.w	80074c0 <_scanf_float+0x84>
 80076f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076fa:	464a      	mov	r2, r9
 80076fc:	4640      	mov	r0, r8
 80076fe:	4798      	blx	r3
 8007700:	6923      	ldr	r3, [r4, #16]
 8007702:	3b01      	subs	r3, #1
 8007704:	6123      	str	r3, [r4, #16]
 8007706:	e7f0      	b.n	80076ea <_scanf_float+0x2ae>
 8007708:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800770c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007710:	464a      	mov	r2, r9
 8007712:	4640      	mov	r0, r8
 8007714:	4798      	blx	r3
 8007716:	6923      	ldr	r3, [r4, #16]
 8007718:	3b01      	subs	r3, #1
 800771a:	6123      	str	r3, [r4, #16]
 800771c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007720:	fa5f fa8a 	uxtb.w	sl, sl
 8007724:	f1ba 0f02 	cmp.w	sl, #2
 8007728:	d1ee      	bne.n	8007708 <_scanf_float+0x2cc>
 800772a:	3d03      	subs	r5, #3
 800772c:	b2ed      	uxtb	r5, r5
 800772e:	1b76      	subs	r6, r6, r5
 8007730:	6823      	ldr	r3, [r4, #0]
 8007732:	05da      	lsls	r2, r3, #23
 8007734:	d530      	bpl.n	8007798 <_scanf_float+0x35c>
 8007736:	055b      	lsls	r3, r3, #21
 8007738:	d511      	bpl.n	800775e <_scanf_float+0x322>
 800773a:	9b01      	ldr	r3, [sp, #4]
 800773c:	429e      	cmp	r6, r3
 800773e:	f67f aebf 	bls.w	80074c0 <_scanf_float+0x84>
 8007742:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007746:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800774a:	464a      	mov	r2, r9
 800774c:	4640      	mov	r0, r8
 800774e:	4798      	blx	r3
 8007750:	6923      	ldr	r3, [r4, #16]
 8007752:	3b01      	subs	r3, #1
 8007754:	6123      	str	r3, [r4, #16]
 8007756:	e7f0      	b.n	800773a <_scanf_float+0x2fe>
 8007758:	46aa      	mov	sl, r5
 800775a:	46b3      	mov	fp, r6
 800775c:	e7de      	b.n	800771c <_scanf_float+0x2e0>
 800775e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007762:	6923      	ldr	r3, [r4, #16]
 8007764:	2965      	cmp	r1, #101	@ 0x65
 8007766:	f103 33ff 	add.w	r3, r3, #4294967295
 800776a:	f106 35ff 	add.w	r5, r6, #4294967295
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	d00c      	beq.n	800778c <_scanf_float+0x350>
 8007772:	2945      	cmp	r1, #69	@ 0x45
 8007774:	d00a      	beq.n	800778c <_scanf_float+0x350>
 8007776:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800777a:	464a      	mov	r2, r9
 800777c:	4640      	mov	r0, r8
 800777e:	4798      	blx	r3
 8007780:	6923      	ldr	r3, [r4, #16]
 8007782:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007786:	3b01      	subs	r3, #1
 8007788:	1eb5      	subs	r5, r6, #2
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007790:	464a      	mov	r2, r9
 8007792:	4640      	mov	r0, r8
 8007794:	4798      	blx	r3
 8007796:	462e      	mov	r6, r5
 8007798:	6822      	ldr	r2, [r4, #0]
 800779a:	f012 0210 	ands.w	r2, r2, #16
 800779e:	d001      	beq.n	80077a4 <_scanf_float+0x368>
 80077a0:	2000      	movs	r0, #0
 80077a2:	e68e      	b.n	80074c2 <_scanf_float+0x86>
 80077a4:	7032      	strb	r2, [r6, #0]
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80077ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077b0:	d125      	bne.n	80077fe <_scanf_float+0x3c2>
 80077b2:	9b02      	ldr	r3, [sp, #8]
 80077b4:	429f      	cmp	r7, r3
 80077b6:	d00a      	beq.n	80077ce <_scanf_float+0x392>
 80077b8:	1bda      	subs	r2, r3, r7
 80077ba:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80077be:	429e      	cmp	r6, r3
 80077c0:	bf28      	it	cs
 80077c2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80077c6:	4922      	ldr	r1, [pc, #136]	@ (8007850 <_scanf_float+0x414>)
 80077c8:	4630      	mov	r0, r6
 80077ca:	f000 f977 	bl	8007abc <siprintf>
 80077ce:	9901      	ldr	r1, [sp, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	4640      	mov	r0, r8
 80077d4:	f002 fd38 	bl	800a248 <_strtod_r>
 80077d8:	9b03      	ldr	r3, [sp, #12]
 80077da:	6821      	ldr	r1, [r4, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f011 0f02 	tst.w	r1, #2
 80077e2:	ec57 6b10 	vmov	r6, r7, d0
 80077e6:	f103 0204 	add.w	r2, r3, #4
 80077ea:	d015      	beq.n	8007818 <_scanf_float+0x3dc>
 80077ec:	9903      	ldr	r1, [sp, #12]
 80077ee:	600a      	str	r2, [r1, #0]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	e9c3 6700 	strd	r6, r7, [r3]
 80077f6:	68e3      	ldr	r3, [r4, #12]
 80077f8:	3301      	adds	r3, #1
 80077fa:	60e3      	str	r3, [r4, #12]
 80077fc:	e7d0      	b.n	80077a0 <_scanf_float+0x364>
 80077fe:	9b04      	ldr	r3, [sp, #16]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d0e4      	beq.n	80077ce <_scanf_float+0x392>
 8007804:	9905      	ldr	r1, [sp, #20]
 8007806:	230a      	movs	r3, #10
 8007808:	3101      	adds	r1, #1
 800780a:	4640      	mov	r0, r8
 800780c:	f002 fd9c 	bl	800a348 <_strtol_r>
 8007810:	9b04      	ldr	r3, [sp, #16]
 8007812:	9e05      	ldr	r6, [sp, #20]
 8007814:	1ac2      	subs	r2, r0, r3
 8007816:	e7d0      	b.n	80077ba <_scanf_float+0x37e>
 8007818:	f011 0f04 	tst.w	r1, #4
 800781c:	9903      	ldr	r1, [sp, #12]
 800781e:	600a      	str	r2, [r1, #0]
 8007820:	d1e6      	bne.n	80077f0 <_scanf_float+0x3b4>
 8007822:	681d      	ldr	r5, [r3, #0]
 8007824:	4632      	mov	r2, r6
 8007826:	463b      	mov	r3, r7
 8007828:	4630      	mov	r0, r6
 800782a:	4639      	mov	r1, r7
 800782c:	f7f9 f9ae 	bl	8000b8c <__aeabi_dcmpun>
 8007830:	b128      	cbz	r0, 800783e <_scanf_float+0x402>
 8007832:	4808      	ldr	r0, [pc, #32]	@ (8007854 <_scanf_float+0x418>)
 8007834:	f000 fafc 	bl	8007e30 <nanf>
 8007838:	ed85 0a00 	vstr	s0, [r5]
 800783c:	e7db      	b.n	80077f6 <_scanf_float+0x3ba>
 800783e:	4630      	mov	r0, r6
 8007840:	4639      	mov	r1, r7
 8007842:	f7f9 fa01 	bl	8000c48 <__aeabi_d2f>
 8007846:	6028      	str	r0, [r5, #0]
 8007848:	e7d5      	b.n	80077f6 <_scanf_float+0x3ba>
 800784a:	2700      	movs	r7, #0
 800784c:	e62e      	b.n	80074ac <_scanf_float+0x70>
 800784e:	bf00      	nop
 8007850:	0800c07a 	.word	0x0800c07a
 8007854:	0800c1d6 	.word	0x0800c1d6

08007858 <std>:
 8007858:	2300      	movs	r3, #0
 800785a:	b510      	push	{r4, lr}
 800785c:	4604      	mov	r4, r0
 800785e:	e9c0 3300 	strd	r3, r3, [r0]
 8007862:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007866:	6083      	str	r3, [r0, #8]
 8007868:	8181      	strh	r1, [r0, #12]
 800786a:	6643      	str	r3, [r0, #100]	@ 0x64
 800786c:	81c2      	strh	r2, [r0, #14]
 800786e:	6183      	str	r3, [r0, #24]
 8007870:	4619      	mov	r1, r3
 8007872:	2208      	movs	r2, #8
 8007874:	305c      	adds	r0, #92	@ 0x5c
 8007876:	f000 fa49 	bl	8007d0c <memset>
 800787a:	4b0d      	ldr	r3, [pc, #52]	@ (80078b0 <std+0x58>)
 800787c:	6263      	str	r3, [r4, #36]	@ 0x24
 800787e:	4b0d      	ldr	r3, [pc, #52]	@ (80078b4 <std+0x5c>)
 8007880:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007882:	4b0d      	ldr	r3, [pc, #52]	@ (80078b8 <std+0x60>)
 8007884:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007886:	4b0d      	ldr	r3, [pc, #52]	@ (80078bc <std+0x64>)
 8007888:	6323      	str	r3, [r4, #48]	@ 0x30
 800788a:	4b0d      	ldr	r3, [pc, #52]	@ (80078c0 <std+0x68>)
 800788c:	6224      	str	r4, [r4, #32]
 800788e:	429c      	cmp	r4, r3
 8007890:	d006      	beq.n	80078a0 <std+0x48>
 8007892:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007896:	4294      	cmp	r4, r2
 8007898:	d002      	beq.n	80078a0 <std+0x48>
 800789a:	33d0      	adds	r3, #208	@ 0xd0
 800789c:	429c      	cmp	r4, r3
 800789e:	d105      	bne.n	80078ac <std+0x54>
 80078a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80078a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078a8:	f000 babe 	b.w	8007e28 <__retarget_lock_init_recursive>
 80078ac:	bd10      	pop	{r4, pc}
 80078ae:	bf00      	nop
 80078b0:	08007b59 	.word	0x08007b59
 80078b4:	08007b7f 	.word	0x08007b7f
 80078b8:	08007bb7 	.word	0x08007bb7
 80078bc:	08007bdb 	.word	0x08007bdb
 80078c0:	2000035c 	.word	0x2000035c

080078c4 <stdio_exit_handler>:
 80078c4:	4a02      	ldr	r2, [pc, #8]	@ (80078d0 <stdio_exit_handler+0xc>)
 80078c6:	4903      	ldr	r1, [pc, #12]	@ (80078d4 <stdio_exit_handler+0x10>)
 80078c8:	4803      	ldr	r0, [pc, #12]	@ (80078d8 <stdio_exit_handler+0x14>)
 80078ca:	f000 b869 	b.w	80079a0 <_fwalk_sglue>
 80078ce:	bf00      	nop
 80078d0:	20000010 	.word	0x20000010
 80078d4:	0800afc5 	.word	0x0800afc5
 80078d8:	20000020 	.word	0x20000020

080078dc <cleanup_stdio>:
 80078dc:	6841      	ldr	r1, [r0, #4]
 80078de:	4b0c      	ldr	r3, [pc, #48]	@ (8007910 <cleanup_stdio+0x34>)
 80078e0:	4299      	cmp	r1, r3
 80078e2:	b510      	push	{r4, lr}
 80078e4:	4604      	mov	r4, r0
 80078e6:	d001      	beq.n	80078ec <cleanup_stdio+0x10>
 80078e8:	f003 fb6c 	bl	800afc4 <_fflush_r>
 80078ec:	68a1      	ldr	r1, [r4, #8]
 80078ee:	4b09      	ldr	r3, [pc, #36]	@ (8007914 <cleanup_stdio+0x38>)
 80078f0:	4299      	cmp	r1, r3
 80078f2:	d002      	beq.n	80078fa <cleanup_stdio+0x1e>
 80078f4:	4620      	mov	r0, r4
 80078f6:	f003 fb65 	bl	800afc4 <_fflush_r>
 80078fa:	68e1      	ldr	r1, [r4, #12]
 80078fc:	4b06      	ldr	r3, [pc, #24]	@ (8007918 <cleanup_stdio+0x3c>)
 80078fe:	4299      	cmp	r1, r3
 8007900:	d004      	beq.n	800790c <cleanup_stdio+0x30>
 8007902:	4620      	mov	r0, r4
 8007904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007908:	f003 bb5c 	b.w	800afc4 <_fflush_r>
 800790c:	bd10      	pop	{r4, pc}
 800790e:	bf00      	nop
 8007910:	2000035c 	.word	0x2000035c
 8007914:	200003c4 	.word	0x200003c4
 8007918:	2000042c 	.word	0x2000042c

0800791c <global_stdio_init.part.0>:
 800791c:	b510      	push	{r4, lr}
 800791e:	4b0b      	ldr	r3, [pc, #44]	@ (800794c <global_stdio_init.part.0+0x30>)
 8007920:	4c0b      	ldr	r4, [pc, #44]	@ (8007950 <global_stdio_init.part.0+0x34>)
 8007922:	4a0c      	ldr	r2, [pc, #48]	@ (8007954 <global_stdio_init.part.0+0x38>)
 8007924:	601a      	str	r2, [r3, #0]
 8007926:	4620      	mov	r0, r4
 8007928:	2200      	movs	r2, #0
 800792a:	2104      	movs	r1, #4
 800792c:	f7ff ff94 	bl	8007858 <std>
 8007930:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007934:	2201      	movs	r2, #1
 8007936:	2109      	movs	r1, #9
 8007938:	f7ff ff8e 	bl	8007858 <std>
 800793c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007940:	2202      	movs	r2, #2
 8007942:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007946:	2112      	movs	r1, #18
 8007948:	f7ff bf86 	b.w	8007858 <std>
 800794c:	20000494 	.word	0x20000494
 8007950:	2000035c 	.word	0x2000035c
 8007954:	080078c5 	.word	0x080078c5

08007958 <__sfp_lock_acquire>:
 8007958:	4801      	ldr	r0, [pc, #4]	@ (8007960 <__sfp_lock_acquire+0x8>)
 800795a:	f000 ba66 	b.w	8007e2a <__retarget_lock_acquire_recursive>
 800795e:	bf00      	nop
 8007960:	2000049d 	.word	0x2000049d

08007964 <__sfp_lock_release>:
 8007964:	4801      	ldr	r0, [pc, #4]	@ (800796c <__sfp_lock_release+0x8>)
 8007966:	f000 ba61 	b.w	8007e2c <__retarget_lock_release_recursive>
 800796a:	bf00      	nop
 800796c:	2000049d 	.word	0x2000049d

08007970 <__sinit>:
 8007970:	b510      	push	{r4, lr}
 8007972:	4604      	mov	r4, r0
 8007974:	f7ff fff0 	bl	8007958 <__sfp_lock_acquire>
 8007978:	6a23      	ldr	r3, [r4, #32]
 800797a:	b11b      	cbz	r3, 8007984 <__sinit+0x14>
 800797c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007980:	f7ff bff0 	b.w	8007964 <__sfp_lock_release>
 8007984:	4b04      	ldr	r3, [pc, #16]	@ (8007998 <__sinit+0x28>)
 8007986:	6223      	str	r3, [r4, #32]
 8007988:	4b04      	ldr	r3, [pc, #16]	@ (800799c <__sinit+0x2c>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d1f5      	bne.n	800797c <__sinit+0xc>
 8007990:	f7ff ffc4 	bl	800791c <global_stdio_init.part.0>
 8007994:	e7f2      	b.n	800797c <__sinit+0xc>
 8007996:	bf00      	nop
 8007998:	080078dd 	.word	0x080078dd
 800799c:	20000494 	.word	0x20000494

080079a0 <_fwalk_sglue>:
 80079a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079a4:	4607      	mov	r7, r0
 80079a6:	4688      	mov	r8, r1
 80079a8:	4614      	mov	r4, r2
 80079aa:	2600      	movs	r6, #0
 80079ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079b0:	f1b9 0901 	subs.w	r9, r9, #1
 80079b4:	d505      	bpl.n	80079c2 <_fwalk_sglue+0x22>
 80079b6:	6824      	ldr	r4, [r4, #0]
 80079b8:	2c00      	cmp	r4, #0
 80079ba:	d1f7      	bne.n	80079ac <_fwalk_sglue+0xc>
 80079bc:	4630      	mov	r0, r6
 80079be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079c2:	89ab      	ldrh	r3, [r5, #12]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d907      	bls.n	80079d8 <_fwalk_sglue+0x38>
 80079c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079cc:	3301      	adds	r3, #1
 80079ce:	d003      	beq.n	80079d8 <_fwalk_sglue+0x38>
 80079d0:	4629      	mov	r1, r5
 80079d2:	4638      	mov	r0, r7
 80079d4:	47c0      	blx	r8
 80079d6:	4306      	orrs	r6, r0
 80079d8:	3568      	adds	r5, #104	@ 0x68
 80079da:	e7e9      	b.n	80079b0 <_fwalk_sglue+0x10>

080079dc <iprintf>:
 80079dc:	b40f      	push	{r0, r1, r2, r3}
 80079de:	b507      	push	{r0, r1, r2, lr}
 80079e0:	4906      	ldr	r1, [pc, #24]	@ (80079fc <iprintf+0x20>)
 80079e2:	ab04      	add	r3, sp, #16
 80079e4:	6808      	ldr	r0, [r1, #0]
 80079e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80079ea:	6881      	ldr	r1, [r0, #8]
 80079ec:	9301      	str	r3, [sp, #4]
 80079ee:	f002 ffff 	bl	800a9f0 <_vfiprintf_r>
 80079f2:	b003      	add	sp, #12
 80079f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80079f8:	b004      	add	sp, #16
 80079fa:	4770      	bx	lr
 80079fc:	2000001c 	.word	0x2000001c

08007a00 <_puts_r>:
 8007a00:	6a03      	ldr	r3, [r0, #32]
 8007a02:	b570      	push	{r4, r5, r6, lr}
 8007a04:	6884      	ldr	r4, [r0, #8]
 8007a06:	4605      	mov	r5, r0
 8007a08:	460e      	mov	r6, r1
 8007a0a:	b90b      	cbnz	r3, 8007a10 <_puts_r+0x10>
 8007a0c:	f7ff ffb0 	bl	8007970 <__sinit>
 8007a10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a12:	07db      	lsls	r3, r3, #31
 8007a14:	d405      	bmi.n	8007a22 <_puts_r+0x22>
 8007a16:	89a3      	ldrh	r3, [r4, #12]
 8007a18:	0598      	lsls	r0, r3, #22
 8007a1a:	d402      	bmi.n	8007a22 <_puts_r+0x22>
 8007a1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a1e:	f000 fa04 	bl	8007e2a <__retarget_lock_acquire_recursive>
 8007a22:	89a3      	ldrh	r3, [r4, #12]
 8007a24:	0719      	lsls	r1, r3, #28
 8007a26:	d502      	bpl.n	8007a2e <_puts_r+0x2e>
 8007a28:	6923      	ldr	r3, [r4, #16]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d135      	bne.n	8007a9a <_puts_r+0x9a>
 8007a2e:	4621      	mov	r1, r4
 8007a30:	4628      	mov	r0, r5
 8007a32:	f000 f915 	bl	8007c60 <__swsetup_r>
 8007a36:	b380      	cbz	r0, 8007a9a <_puts_r+0x9a>
 8007a38:	f04f 35ff 	mov.w	r5, #4294967295
 8007a3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a3e:	07da      	lsls	r2, r3, #31
 8007a40:	d405      	bmi.n	8007a4e <_puts_r+0x4e>
 8007a42:	89a3      	ldrh	r3, [r4, #12]
 8007a44:	059b      	lsls	r3, r3, #22
 8007a46:	d402      	bmi.n	8007a4e <_puts_r+0x4e>
 8007a48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a4a:	f000 f9ef 	bl	8007e2c <__retarget_lock_release_recursive>
 8007a4e:	4628      	mov	r0, r5
 8007a50:	bd70      	pop	{r4, r5, r6, pc}
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	da04      	bge.n	8007a60 <_puts_r+0x60>
 8007a56:	69a2      	ldr	r2, [r4, #24]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	dc17      	bgt.n	8007a8c <_puts_r+0x8c>
 8007a5c:	290a      	cmp	r1, #10
 8007a5e:	d015      	beq.n	8007a8c <_puts_r+0x8c>
 8007a60:	6823      	ldr	r3, [r4, #0]
 8007a62:	1c5a      	adds	r2, r3, #1
 8007a64:	6022      	str	r2, [r4, #0]
 8007a66:	7019      	strb	r1, [r3, #0]
 8007a68:	68a3      	ldr	r3, [r4, #8]
 8007a6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	60a3      	str	r3, [r4, #8]
 8007a72:	2900      	cmp	r1, #0
 8007a74:	d1ed      	bne.n	8007a52 <_puts_r+0x52>
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	da11      	bge.n	8007a9e <_puts_r+0x9e>
 8007a7a:	4622      	mov	r2, r4
 8007a7c:	210a      	movs	r1, #10
 8007a7e:	4628      	mov	r0, r5
 8007a80:	f000 f8af 	bl	8007be2 <__swbuf_r>
 8007a84:	3001      	adds	r0, #1
 8007a86:	d0d7      	beq.n	8007a38 <_puts_r+0x38>
 8007a88:	250a      	movs	r5, #10
 8007a8a:	e7d7      	b.n	8007a3c <_puts_r+0x3c>
 8007a8c:	4622      	mov	r2, r4
 8007a8e:	4628      	mov	r0, r5
 8007a90:	f000 f8a7 	bl	8007be2 <__swbuf_r>
 8007a94:	3001      	adds	r0, #1
 8007a96:	d1e7      	bne.n	8007a68 <_puts_r+0x68>
 8007a98:	e7ce      	b.n	8007a38 <_puts_r+0x38>
 8007a9a:	3e01      	subs	r6, #1
 8007a9c:	e7e4      	b.n	8007a68 <_puts_r+0x68>
 8007a9e:	6823      	ldr	r3, [r4, #0]
 8007aa0:	1c5a      	adds	r2, r3, #1
 8007aa2:	6022      	str	r2, [r4, #0]
 8007aa4:	220a      	movs	r2, #10
 8007aa6:	701a      	strb	r2, [r3, #0]
 8007aa8:	e7ee      	b.n	8007a88 <_puts_r+0x88>
	...

08007aac <puts>:
 8007aac:	4b02      	ldr	r3, [pc, #8]	@ (8007ab8 <puts+0xc>)
 8007aae:	4601      	mov	r1, r0
 8007ab0:	6818      	ldr	r0, [r3, #0]
 8007ab2:	f7ff bfa5 	b.w	8007a00 <_puts_r>
 8007ab6:	bf00      	nop
 8007ab8:	2000001c 	.word	0x2000001c

08007abc <siprintf>:
 8007abc:	b40e      	push	{r1, r2, r3}
 8007abe:	b510      	push	{r4, lr}
 8007ac0:	b09d      	sub	sp, #116	@ 0x74
 8007ac2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007ac4:	9002      	str	r0, [sp, #8]
 8007ac6:	9006      	str	r0, [sp, #24]
 8007ac8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007acc:	480a      	ldr	r0, [pc, #40]	@ (8007af8 <siprintf+0x3c>)
 8007ace:	9107      	str	r1, [sp, #28]
 8007ad0:	9104      	str	r1, [sp, #16]
 8007ad2:	490a      	ldr	r1, [pc, #40]	@ (8007afc <siprintf+0x40>)
 8007ad4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ad8:	9105      	str	r1, [sp, #20]
 8007ada:	2400      	movs	r4, #0
 8007adc:	a902      	add	r1, sp, #8
 8007ade:	6800      	ldr	r0, [r0, #0]
 8007ae0:	9301      	str	r3, [sp, #4]
 8007ae2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007ae4:	f002 fc8e 	bl	800a404 <_svfiprintf_r>
 8007ae8:	9b02      	ldr	r3, [sp, #8]
 8007aea:	701c      	strb	r4, [r3, #0]
 8007aec:	b01d      	add	sp, #116	@ 0x74
 8007aee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007af2:	b003      	add	sp, #12
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	2000001c 	.word	0x2000001c
 8007afc:	ffff0208 	.word	0xffff0208

08007b00 <siscanf>:
 8007b00:	b40e      	push	{r1, r2, r3}
 8007b02:	b570      	push	{r4, r5, r6, lr}
 8007b04:	b09d      	sub	sp, #116	@ 0x74
 8007b06:	ac21      	add	r4, sp, #132	@ 0x84
 8007b08:	2500      	movs	r5, #0
 8007b0a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007b0e:	f854 6b04 	ldr.w	r6, [r4], #4
 8007b12:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007b16:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007b18:	9002      	str	r0, [sp, #8]
 8007b1a:	9006      	str	r0, [sp, #24]
 8007b1c:	f7f8 fbd8 	bl	80002d0 <strlen>
 8007b20:	4b0b      	ldr	r3, [pc, #44]	@ (8007b50 <siscanf+0x50>)
 8007b22:	9003      	str	r0, [sp, #12]
 8007b24:	9007      	str	r0, [sp, #28]
 8007b26:	480b      	ldr	r0, [pc, #44]	@ (8007b54 <siscanf+0x54>)
 8007b28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007b2e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007b32:	4632      	mov	r2, r6
 8007b34:	4623      	mov	r3, r4
 8007b36:	a902      	add	r1, sp, #8
 8007b38:	6800      	ldr	r0, [r0, #0]
 8007b3a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007b3c:	9514      	str	r5, [sp, #80]	@ 0x50
 8007b3e:	9401      	str	r4, [sp, #4]
 8007b40:	f002 fdb6 	bl	800a6b0 <__ssvfiscanf_r>
 8007b44:	b01d      	add	sp, #116	@ 0x74
 8007b46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007b4a:	b003      	add	sp, #12
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	08007b7b 	.word	0x08007b7b
 8007b54:	2000001c 	.word	0x2000001c

08007b58 <__sread>:
 8007b58:	b510      	push	{r4, lr}
 8007b5a:	460c      	mov	r4, r1
 8007b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b60:	f000 f914 	bl	8007d8c <_read_r>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	bfab      	itete	ge
 8007b68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b6a:	89a3      	ldrhlt	r3, [r4, #12]
 8007b6c:	181b      	addge	r3, r3, r0
 8007b6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b72:	bfac      	ite	ge
 8007b74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b76:	81a3      	strhlt	r3, [r4, #12]
 8007b78:	bd10      	pop	{r4, pc}

08007b7a <__seofread>:
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	4770      	bx	lr

08007b7e <__swrite>:
 8007b7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b82:	461f      	mov	r7, r3
 8007b84:	898b      	ldrh	r3, [r1, #12]
 8007b86:	05db      	lsls	r3, r3, #23
 8007b88:	4605      	mov	r5, r0
 8007b8a:	460c      	mov	r4, r1
 8007b8c:	4616      	mov	r6, r2
 8007b8e:	d505      	bpl.n	8007b9c <__swrite+0x1e>
 8007b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b94:	2302      	movs	r3, #2
 8007b96:	2200      	movs	r2, #0
 8007b98:	f000 f8e6 	bl	8007d68 <_lseek_r>
 8007b9c:	89a3      	ldrh	r3, [r4, #12]
 8007b9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ba2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ba6:	81a3      	strh	r3, [r4, #12]
 8007ba8:	4632      	mov	r2, r6
 8007baa:	463b      	mov	r3, r7
 8007bac:	4628      	mov	r0, r5
 8007bae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bb2:	f000 b8fd 	b.w	8007db0 <_write_r>

08007bb6 <__sseek>:
 8007bb6:	b510      	push	{r4, lr}
 8007bb8:	460c      	mov	r4, r1
 8007bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bbe:	f000 f8d3 	bl	8007d68 <_lseek_r>
 8007bc2:	1c43      	adds	r3, r0, #1
 8007bc4:	89a3      	ldrh	r3, [r4, #12]
 8007bc6:	bf15      	itete	ne
 8007bc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007bca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007bce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007bd2:	81a3      	strheq	r3, [r4, #12]
 8007bd4:	bf18      	it	ne
 8007bd6:	81a3      	strhne	r3, [r4, #12]
 8007bd8:	bd10      	pop	{r4, pc}

08007bda <__sclose>:
 8007bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bde:	f000 b8b3 	b.w	8007d48 <_close_r>

08007be2 <__swbuf_r>:
 8007be2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007be4:	460e      	mov	r6, r1
 8007be6:	4614      	mov	r4, r2
 8007be8:	4605      	mov	r5, r0
 8007bea:	b118      	cbz	r0, 8007bf4 <__swbuf_r+0x12>
 8007bec:	6a03      	ldr	r3, [r0, #32]
 8007bee:	b90b      	cbnz	r3, 8007bf4 <__swbuf_r+0x12>
 8007bf0:	f7ff febe 	bl	8007970 <__sinit>
 8007bf4:	69a3      	ldr	r3, [r4, #24]
 8007bf6:	60a3      	str	r3, [r4, #8]
 8007bf8:	89a3      	ldrh	r3, [r4, #12]
 8007bfa:	071a      	lsls	r2, r3, #28
 8007bfc:	d501      	bpl.n	8007c02 <__swbuf_r+0x20>
 8007bfe:	6923      	ldr	r3, [r4, #16]
 8007c00:	b943      	cbnz	r3, 8007c14 <__swbuf_r+0x32>
 8007c02:	4621      	mov	r1, r4
 8007c04:	4628      	mov	r0, r5
 8007c06:	f000 f82b 	bl	8007c60 <__swsetup_r>
 8007c0a:	b118      	cbz	r0, 8007c14 <__swbuf_r+0x32>
 8007c0c:	f04f 37ff 	mov.w	r7, #4294967295
 8007c10:	4638      	mov	r0, r7
 8007c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	6922      	ldr	r2, [r4, #16]
 8007c18:	1a98      	subs	r0, r3, r2
 8007c1a:	6963      	ldr	r3, [r4, #20]
 8007c1c:	b2f6      	uxtb	r6, r6
 8007c1e:	4283      	cmp	r3, r0
 8007c20:	4637      	mov	r7, r6
 8007c22:	dc05      	bgt.n	8007c30 <__swbuf_r+0x4e>
 8007c24:	4621      	mov	r1, r4
 8007c26:	4628      	mov	r0, r5
 8007c28:	f003 f9cc 	bl	800afc4 <_fflush_r>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	d1ed      	bne.n	8007c0c <__swbuf_r+0x2a>
 8007c30:	68a3      	ldr	r3, [r4, #8]
 8007c32:	3b01      	subs	r3, #1
 8007c34:	60a3      	str	r3, [r4, #8]
 8007c36:	6823      	ldr	r3, [r4, #0]
 8007c38:	1c5a      	adds	r2, r3, #1
 8007c3a:	6022      	str	r2, [r4, #0]
 8007c3c:	701e      	strb	r6, [r3, #0]
 8007c3e:	6962      	ldr	r2, [r4, #20]
 8007c40:	1c43      	adds	r3, r0, #1
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d004      	beq.n	8007c50 <__swbuf_r+0x6e>
 8007c46:	89a3      	ldrh	r3, [r4, #12]
 8007c48:	07db      	lsls	r3, r3, #31
 8007c4a:	d5e1      	bpl.n	8007c10 <__swbuf_r+0x2e>
 8007c4c:	2e0a      	cmp	r6, #10
 8007c4e:	d1df      	bne.n	8007c10 <__swbuf_r+0x2e>
 8007c50:	4621      	mov	r1, r4
 8007c52:	4628      	mov	r0, r5
 8007c54:	f003 f9b6 	bl	800afc4 <_fflush_r>
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	d0d9      	beq.n	8007c10 <__swbuf_r+0x2e>
 8007c5c:	e7d6      	b.n	8007c0c <__swbuf_r+0x2a>
	...

08007c60 <__swsetup_r>:
 8007c60:	b538      	push	{r3, r4, r5, lr}
 8007c62:	4b29      	ldr	r3, [pc, #164]	@ (8007d08 <__swsetup_r+0xa8>)
 8007c64:	4605      	mov	r5, r0
 8007c66:	6818      	ldr	r0, [r3, #0]
 8007c68:	460c      	mov	r4, r1
 8007c6a:	b118      	cbz	r0, 8007c74 <__swsetup_r+0x14>
 8007c6c:	6a03      	ldr	r3, [r0, #32]
 8007c6e:	b90b      	cbnz	r3, 8007c74 <__swsetup_r+0x14>
 8007c70:	f7ff fe7e 	bl	8007970 <__sinit>
 8007c74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c78:	0719      	lsls	r1, r3, #28
 8007c7a:	d422      	bmi.n	8007cc2 <__swsetup_r+0x62>
 8007c7c:	06da      	lsls	r2, r3, #27
 8007c7e:	d407      	bmi.n	8007c90 <__swsetup_r+0x30>
 8007c80:	2209      	movs	r2, #9
 8007c82:	602a      	str	r2, [r5, #0]
 8007c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c88:	81a3      	strh	r3, [r4, #12]
 8007c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c8e:	e033      	b.n	8007cf8 <__swsetup_r+0x98>
 8007c90:	0758      	lsls	r0, r3, #29
 8007c92:	d512      	bpl.n	8007cba <__swsetup_r+0x5a>
 8007c94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c96:	b141      	cbz	r1, 8007caa <__swsetup_r+0x4a>
 8007c98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c9c:	4299      	cmp	r1, r3
 8007c9e:	d002      	beq.n	8007ca6 <__swsetup_r+0x46>
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	f000 ff25 	bl	8008af0 <_free_r>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007caa:	89a3      	ldrh	r3, [r4, #12]
 8007cac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007cb0:	81a3      	strh	r3, [r4, #12]
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	6063      	str	r3, [r4, #4]
 8007cb6:	6923      	ldr	r3, [r4, #16]
 8007cb8:	6023      	str	r3, [r4, #0]
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	f043 0308 	orr.w	r3, r3, #8
 8007cc0:	81a3      	strh	r3, [r4, #12]
 8007cc2:	6923      	ldr	r3, [r4, #16]
 8007cc4:	b94b      	cbnz	r3, 8007cda <__swsetup_r+0x7a>
 8007cc6:	89a3      	ldrh	r3, [r4, #12]
 8007cc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cd0:	d003      	beq.n	8007cda <__swsetup_r+0x7a>
 8007cd2:	4621      	mov	r1, r4
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	f003 f9c3 	bl	800b060 <__smakebuf_r>
 8007cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cde:	f013 0201 	ands.w	r2, r3, #1
 8007ce2:	d00a      	beq.n	8007cfa <__swsetup_r+0x9a>
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	60a2      	str	r2, [r4, #8]
 8007ce8:	6962      	ldr	r2, [r4, #20]
 8007cea:	4252      	negs	r2, r2
 8007cec:	61a2      	str	r2, [r4, #24]
 8007cee:	6922      	ldr	r2, [r4, #16]
 8007cf0:	b942      	cbnz	r2, 8007d04 <__swsetup_r+0xa4>
 8007cf2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007cf6:	d1c5      	bne.n	8007c84 <__swsetup_r+0x24>
 8007cf8:	bd38      	pop	{r3, r4, r5, pc}
 8007cfa:	0799      	lsls	r1, r3, #30
 8007cfc:	bf58      	it	pl
 8007cfe:	6962      	ldrpl	r2, [r4, #20]
 8007d00:	60a2      	str	r2, [r4, #8]
 8007d02:	e7f4      	b.n	8007cee <__swsetup_r+0x8e>
 8007d04:	2000      	movs	r0, #0
 8007d06:	e7f7      	b.n	8007cf8 <__swsetup_r+0x98>
 8007d08:	2000001c 	.word	0x2000001c

08007d0c <memset>:
 8007d0c:	4402      	add	r2, r0
 8007d0e:	4603      	mov	r3, r0
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d100      	bne.n	8007d16 <memset+0xa>
 8007d14:	4770      	bx	lr
 8007d16:	f803 1b01 	strb.w	r1, [r3], #1
 8007d1a:	e7f9      	b.n	8007d10 <memset+0x4>

08007d1c <strncmp>:
 8007d1c:	b510      	push	{r4, lr}
 8007d1e:	b16a      	cbz	r2, 8007d3c <strncmp+0x20>
 8007d20:	3901      	subs	r1, #1
 8007d22:	1884      	adds	r4, r0, r2
 8007d24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d28:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d103      	bne.n	8007d38 <strncmp+0x1c>
 8007d30:	42a0      	cmp	r0, r4
 8007d32:	d001      	beq.n	8007d38 <strncmp+0x1c>
 8007d34:	2a00      	cmp	r2, #0
 8007d36:	d1f5      	bne.n	8007d24 <strncmp+0x8>
 8007d38:	1ad0      	subs	r0, r2, r3
 8007d3a:	bd10      	pop	{r4, pc}
 8007d3c:	4610      	mov	r0, r2
 8007d3e:	e7fc      	b.n	8007d3a <strncmp+0x1e>

08007d40 <_localeconv_r>:
 8007d40:	4800      	ldr	r0, [pc, #0]	@ (8007d44 <_localeconv_r+0x4>)
 8007d42:	4770      	bx	lr
 8007d44:	2000015c 	.word	0x2000015c

08007d48 <_close_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4d06      	ldr	r5, [pc, #24]	@ (8007d64 <_close_r+0x1c>)
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	4604      	mov	r4, r0
 8007d50:	4608      	mov	r0, r1
 8007d52:	602b      	str	r3, [r5, #0]
 8007d54:	f7fa fcae 	bl	80026b4 <_close>
 8007d58:	1c43      	adds	r3, r0, #1
 8007d5a:	d102      	bne.n	8007d62 <_close_r+0x1a>
 8007d5c:	682b      	ldr	r3, [r5, #0]
 8007d5e:	b103      	cbz	r3, 8007d62 <_close_r+0x1a>
 8007d60:	6023      	str	r3, [r4, #0]
 8007d62:	bd38      	pop	{r3, r4, r5, pc}
 8007d64:	20000498 	.word	0x20000498

08007d68 <_lseek_r>:
 8007d68:	b538      	push	{r3, r4, r5, lr}
 8007d6a:	4d07      	ldr	r5, [pc, #28]	@ (8007d88 <_lseek_r+0x20>)
 8007d6c:	4604      	mov	r4, r0
 8007d6e:	4608      	mov	r0, r1
 8007d70:	4611      	mov	r1, r2
 8007d72:	2200      	movs	r2, #0
 8007d74:	602a      	str	r2, [r5, #0]
 8007d76:	461a      	mov	r2, r3
 8007d78:	f7fa fcc3 	bl	8002702 <_lseek>
 8007d7c:	1c43      	adds	r3, r0, #1
 8007d7e:	d102      	bne.n	8007d86 <_lseek_r+0x1e>
 8007d80:	682b      	ldr	r3, [r5, #0]
 8007d82:	b103      	cbz	r3, 8007d86 <_lseek_r+0x1e>
 8007d84:	6023      	str	r3, [r4, #0]
 8007d86:	bd38      	pop	{r3, r4, r5, pc}
 8007d88:	20000498 	.word	0x20000498

08007d8c <_read_r>:
 8007d8c:	b538      	push	{r3, r4, r5, lr}
 8007d8e:	4d07      	ldr	r5, [pc, #28]	@ (8007dac <_read_r+0x20>)
 8007d90:	4604      	mov	r4, r0
 8007d92:	4608      	mov	r0, r1
 8007d94:	4611      	mov	r1, r2
 8007d96:	2200      	movs	r2, #0
 8007d98:	602a      	str	r2, [r5, #0]
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	f7fa fc51 	bl	8002642 <_read>
 8007da0:	1c43      	adds	r3, r0, #1
 8007da2:	d102      	bne.n	8007daa <_read_r+0x1e>
 8007da4:	682b      	ldr	r3, [r5, #0]
 8007da6:	b103      	cbz	r3, 8007daa <_read_r+0x1e>
 8007da8:	6023      	str	r3, [r4, #0]
 8007daa:	bd38      	pop	{r3, r4, r5, pc}
 8007dac:	20000498 	.word	0x20000498

08007db0 <_write_r>:
 8007db0:	b538      	push	{r3, r4, r5, lr}
 8007db2:	4d07      	ldr	r5, [pc, #28]	@ (8007dd0 <_write_r+0x20>)
 8007db4:	4604      	mov	r4, r0
 8007db6:	4608      	mov	r0, r1
 8007db8:	4611      	mov	r1, r2
 8007dba:	2200      	movs	r2, #0
 8007dbc:	602a      	str	r2, [r5, #0]
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	f7fa fc5c 	bl	800267c <_write>
 8007dc4:	1c43      	adds	r3, r0, #1
 8007dc6:	d102      	bne.n	8007dce <_write_r+0x1e>
 8007dc8:	682b      	ldr	r3, [r5, #0]
 8007dca:	b103      	cbz	r3, 8007dce <_write_r+0x1e>
 8007dcc:	6023      	str	r3, [r4, #0]
 8007dce:	bd38      	pop	{r3, r4, r5, pc}
 8007dd0:	20000498 	.word	0x20000498

08007dd4 <__errno>:
 8007dd4:	4b01      	ldr	r3, [pc, #4]	@ (8007ddc <__errno+0x8>)
 8007dd6:	6818      	ldr	r0, [r3, #0]
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop
 8007ddc:	2000001c 	.word	0x2000001c

08007de0 <__libc_init_array>:
 8007de0:	b570      	push	{r4, r5, r6, lr}
 8007de2:	4d0d      	ldr	r5, [pc, #52]	@ (8007e18 <__libc_init_array+0x38>)
 8007de4:	4c0d      	ldr	r4, [pc, #52]	@ (8007e1c <__libc_init_array+0x3c>)
 8007de6:	1b64      	subs	r4, r4, r5
 8007de8:	10a4      	asrs	r4, r4, #2
 8007dea:	2600      	movs	r6, #0
 8007dec:	42a6      	cmp	r6, r4
 8007dee:	d109      	bne.n	8007e04 <__libc_init_array+0x24>
 8007df0:	4d0b      	ldr	r5, [pc, #44]	@ (8007e20 <__libc_init_array+0x40>)
 8007df2:	4c0c      	ldr	r4, [pc, #48]	@ (8007e24 <__libc_init_array+0x44>)
 8007df4:	f004 f878 	bl	800bee8 <_init>
 8007df8:	1b64      	subs	r4, r4, r5
 8007dfa:	10a4      	asrs	r4, r4, #2
 8007dfc:	2600      	movs	r6, #0
 8007dfe:	42a6      	cmp	r6, r4
 8007e00:	d105      	bne.n	8007e0e <__libc_init_array+0x2e>
 8007e02:	bd70      	pop	{r4, r5, r6, pc}
 8007e04:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e08:	4798      	blx	r3
 8007e0a:	3601      	adds	r6, #1
 8007e0c:	e7ee      	b.n	8007dec <__libc_init_array+0xc>
 8007e0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e12:	4798      	blx	r3
 8007e14:	3601      	adds	r6, #1
 8007e16:	e7f2      	b.n	8007dfe <__libc_init_array+0x1e>
 8007e18:	0800c4cc 	.word	0x0800c4cc
 8007e1c:	0800c4cc 	.word	0x0800c4cc
 8007e20:	0800c4cc 	.word	0x0800c4cc
 8007e24:	0800c4d0 	.word	0x0800c4d0

08007e28 <__retarget_lock_init_recursive>:
 8007e28:	4770      	bx	lr

08007e2a <__retarget_lock_acquire_recursive>:
 8007e2a:	4770      	bx	lr

08007e2c <__retarget_lock_release_recursive>:
 8007e2c:	4770      	bx	lr
	...

08007e30 <nanf>:
 8007e30:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007e38 <nanf+0x8>
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	7fc00000 	.word	0x7fc00000

08007e3c <quorem>:
 8007e3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e40:	6903      	ldr	r3, [r0, #16]
 8007e42:	690c      	ldr	r4, [r1, #16]
 8007e44:	42a3      	cmp	r3, r4
 8007e46:	4607      	mov	r7, r0
 8007e48:	db7e      	blt.n	8007f48 <quorem+0x10c>
 8007e4a:	3c01      	subs	r4, #1
 8007e4c:	f101 0814 	add.w	r8, r1, #20
 8007e50:	00a3      	lsls	r3, r4, #2
 8007e52:	f100 0514 	add.w	r5, r0, #20
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e5c:	9301      	str	r3, [sp, #4]
 8007e5e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e66:	3301      	adds	r3, #1
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e6e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e72:	d32e      	bcc.n	8007ed2 <quorem+0x96>
 8007e74:	f04f 0a00 	mov.w	sl, #0
 8007e78:	46c4      	mov	ip, r8
 8007e7a:	46ae      	mov	lr, r5
 8007e7c:	46d3      	mov	fp, sl
 8007e7e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007e82:	b298      	uxth	r0, r3
 8007e84:	fb06 a000 	mla	r0, r6, r0, sl
 8007e88:	0c02      	lsrs	r2, r0, #16
 8007e8a:	0c1b      	lsrs	r3, r3, #16
 8007e8c:	fb06 2303 	mla	r3, r6, r3, r2
 8007e90:	f8de 2000 	ldr.w	r2, [lr]
 8007e94:	b280      	uxth	r0, r0
 8007e96:	b292      	uxth	r2, r2
 8007e98:	1a12      	subs	r2, r2, r0
 8007e9a:	445a      	add	r2, fp
 8007e9c:	f8de 0000 	ldr.w	r0, [lr]
 8007ea0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007eaa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007eae:	b292      	uxth	r2, r2
 8007eb0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007eb4:	45e1      	cmp	r9, ip
 8007eb6:	f84e 2b04 	str.w	r2, [lr], #4
 8007eba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007ebe:	d2de      	bcs.n	8007e7e <quorem+0x42>
 8007ec0:	9b00      	ldr	r3, [sp, #0]
 8007ec2:	58eb      	ldr	r3, [r5, r3]
 8007ec4:	b92b      	cbnz	r3, 8007ed2 <quorem+0x96>
 8007ec6:	9b01      	ldr	r3, [sp, #4]
 8007ec8:	3b04      	subs	r3, #4
 8007eca:	429d      	cmp	r5, r3
 8007ecc:	461a      	mov	r2, r3
 8007ece:	d32f      	bcc.n	8007f30 <quorem+0xf4>
 8007ed0:	613c      	str	r4, [r7, #16]
 8007ed2:	4638      	mov	r0, r7
 8007ed4:	f001 f9c8 	bl	8009268 <__mcmp>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	db25      	blt.n	8007f28 <quorem+0xec>
 8007edc:	4629      	mov	r1, r5
 8007ede:	2000      	movs	r0, #0
 8007ee0:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ee4:	f8d1 c000 	ldr.w	ip, [r1]
 8007ee8:	fa1f fe82 	uxth.w	lr, r2
 8007eec:	fa1f f38c 	uxth.w	r3, ip
 8007ef0:	eba3 030e 	sub.w	r3, r3, lr
 8007ef4:	4403      	add	r3, r0
 8007ef6:	0c12      	lsrs	r2, r2, #16
 8007ef8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007efc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f06:	45c1      	cmp	r9, r8
 8007f08:	f841 3b04 	str.w	r3, [r1], #4
 8007f0c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007f10:	d2e6      	bcs.n	8007ee0 <quorem+0xa4>
 8007f12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f1a:	b922      	cbnz	r2, 8007f26 <quorem+0xea>
 8007f1c:	3b04      	subs	r3, #4
 8007f1e:	429d      	cmp	r5, r3
 8007f20:	461a      	mov	r2, r3
 8007f22:	d30b      	bcc.n	8007f3c <quorem+0x100>
 8007f24:	613c      	str	r4, [r7, #16]
 8007f26:	3601      	adds	r6, #1
 8007f28:	4630      	mov	r0, r6
 8007f2a:	b003      	add	sp, #12
 8007f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f30:	6812      	ldr	r2, [r2, #0]
 8007f32:	3b04      	subs	r3, #4
 8007f34:	2a00      	cmp	r2, #0
 8007f36:	d1cb      	bne.n	8007ed0 <quorem+0x94>
 8007f38:	3c01      	subs	r4, #1
 8007f3a:	e7c6      	b.n	8007eca <quorem+0x8e>
 8007f3c:	6812      	ldr	r2, [r2, #0]
 8007f3e:	3b04      	subs	r3, #4
 8007f40:	2a00      	cmp	r2, #0
 8007f42:	d1ef      	bne.n	8007f24 <quorem+0xe8>
 8007f44:	3c01      	subs	r4, #1
 8007f46:	e7ea      	b.n	8007f1e <quorem+0xe2>
 8007f48:	2000      	movs	r0, #0
 8007f4a:	e7ee      	b.n	8007f2a <quorem+0xee>
 8007f4c:	0000      	movs	r0, r0
	...

08007f50 <_dtoa_r>:
 8007f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f54:	69c7      	ldr	r7, [r0, #28]
 8007f56:	b097      	sub	sp, #92	@ 0x5c
 8007f58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007f5c:	ec55 4b10 	vmov	r4, r5, d0
 8007f60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007f62:	9107      	str	r1, [sp, #28]
 8007f64:	4681      	mov	r9, r0
 8007f66:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f68:	9311      	str	r3, [sp, #68]	@ 0x44
 8007f6a:	b97f      	cbnz	r7, 8007f8c <_dtoa_r+0x3c>
 8007f6c:	2010      	movs	r0, #16
 8007f6e:	f000 fe09 	bl	8008b84 <malloc>
 8007f72:	4602      	mov	r2, r0
 8007f74:	f8c9 001c 	str.w	r0, [r9, #28]
 8007f78:	b920      	cbnz	r0, 8007f84 <_dtoa_r+0x34>
 8007f7a:	4ba9      	ldr	r3, [pc, #676]	@ (8008220 <_dtoa_r+0x2d0>)
 8007f7c:	21ef      	movs	r1, #239	@ 0xef
 8007f7e:	48a9      	ldr	r0, [pc, #676]	@ (8008224 <_dtoa_r+0x2d4>)
 8007f80:	f003 f982 	bl	800b288 <__assert_func>
 8007f84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007f88:	6007      	str	r7, [r0, #0]
 8007f8a:	60c7      	str	r7, [r0, #12]
 8007f8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f90:	6819      	ldr	r1, [r3, #0]
 8007f92:	b159      	cbz	r1, 8007fac <_dtoa_r+0x5c>
 8007f94:	685a      	ldr	r2, [r3, #4]
 8007f96:	604a      	str	r2, [r1, #4]
 8007f98:	2301      	movs	r3, #1
 8007f9a:	4093      	lsls	r3, r2
 8007f9c:	608b      	str	r3, [r1, #8]
 8007f9e:	4648      	mov	r0, r9
 8007fa0:	f000 fee6 	bl	8008d70 <_Bfree>
 8007fa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	601a      	str	r2, [r3, #0]
 8007fac:	1e2b      	subs	r3, r5, #0
 8007fae:	bfb9      	ittee	lt
 8007fb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007fb4:	9305      	strlt	r3, [sp, #20]
 8007fb6:	2300      	movge	r3, #0
 8007fb8:	6033      	strge	r3, [r6, #0]
 8007fba:	9f05      	ldr	r7, [sp, #20]
 8007fbc:	4b9a      	ldr	r3, [pc, #616]	@ (8008228 <_dtoa_r+0x2d8>)
 8007fbe:	bfbc      	itt	lt
 8007fc0:	2201      	movlt	r2, #1
 8007fc2:	6032      	strlt	r2, [r6, #0]
 8007fc4:	43bb      	bics	r3, r7
 8007fc6:	d112      	bne.n	8007fee <_dtoa_r+0x9e>
 8007fc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007fca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007fce:	6013      	str	r3, [r2, #0]
 8007fd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007fd4:	4323      	orrs	r3, r4
 8007fd6:	f000 855a 	beq.w	8008a8e <_dtoa_r+0xb3e>
 8007fda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fdc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800823c <_dtoa_r+0x2ec>
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f000 855c 	beq.w	8008a9e <_dtoa_r+0xb4e>
 8007fe6:	f10a 0303 	add.w	r3, sl, #3
 8007fea:	f000 bd56 	b.w	8008a9a <_dtoa_r+0xb4a>
 8007fee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	ec51 0b17 	vmov	r0, r1, d7
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007ffe:	f7f8 fd93 	bl	8000b28 <__aeabi_dcmpeq>
 8008002:	4680      	mov	r8, r0
 8008004:	b158      	cbz	r0, 800801e <_dtoa_r+0xce>
 8008006:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008008:	2301      	movs	r3, #1
 800800a:	6013      	str	r3, [r2, #0]
 800800c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800800e:	b113      	cbz	r3, 8008016 <_dtoa_r+0xc6>
 8008010:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008012:	4b86      	ldr	r3, [pc, #536]	@ (800822c <_dtoa_r+0x2dc>)
 8008014:	6013      	str	r3, [r2, #0]
 8008016:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008240 <_dtoa_r+0x2f0>
 800801a:	f000 bd40 	b.w	8008a9e <_dtoa_r+0xb4e>
 800801e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008022:	aa14      	add	r2, sp, #80	@ 0x50
 8008024:	a915      	add	r1, sp, #84	@ 0x54
 8008026:	4648      	mov	r0, r9
 8008028:	f001 fa3e 	bl	80094a8 <__d2b>
 800802c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008030:	9002      	str	r0, [sp, #8]
 8008032:	2e00      	cmp	r6, #0
 8008034:	d078      	beq.n	8008128 <_dtoa_r+0x1d8>
 8008036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008038:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800803c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008040:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008044:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008048:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800804c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008050:	4619      	mov	r1, r3
 8008052:	2200      	movs	r2, #0
 8008054:	4b76      	ldr	r3, [pc, #472]	@ (8008230 <_dtoa_r+0x2e0>)
 8008056:	f7f8 f947 	bl	80002e8 <__aeabi_dsub>
 800805a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008208 <_dtoa_r+0x2b8>)
 800805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008060:	f7f8 fafa 	bl	8000658 <__aeabi_dmul>
 8008064:	a36a      	add	r3, pc, #424	@ (adr r3, 8008210 <_dtoa_r+0x2c0>)
 8008066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806a:	f7f8 f93f 	bl	80002ec <__adddf3>
 800806e:	4604      	mov	r4, r0
 8008070:	4630      	mov	r0, r6
 8008072:	460d      	mov	r5, r1
 8008074:	f7f8 fa86 	bl	8000584 <__aeabi_i2d>
 8008078:	a367      	add	r3, pc, #412	@ (adr r3, 8008218 <_dtoa_r+0x2c8>)
 800807a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807e:	f7f8 faeb 	bl	8000658 <__aeabi_dmul>
 8008082:	4602      	mov	r2, r0
 8008084:	460b      	mov	r3, r1
 8008086:	4620      	mov	r0, r4
 8008088:	4629      	mov	r1, r5
 800808a:	f7f8 f92f 	bl	80002ec <__adddf3>
 800808e:	4604      	mov	r4, r0
 8008090:	460d      	mov	r5, r1
 8008092:	f7f8 fd91 	bl	8000bb8 <__aeabi_d2iz>
 8008096:	2200      	movs	r2, #0
 8008098:	4607      	mov	r7, r0
 800809a:	2300      	movs	r3, #0
 800809c:	4620      	mov	r0, r4
 800809e:	4629      	mov	r1, r5
 80080a0:	f7f8 fd4c 	bl	8000b3c <__aeabi_dcmplt>
 80080a4:	b140      	cbz	r0, 80080b8 <_dtoa_r+0x168>
 80080a6:	4638      	mov	r0, r7
 80080a8:	f7f8 fa6c 	bl	8000584 <__aeabi_i2d>
 80080ac:	4622      	mov	r2, r4
 80080ae:	462b      	mov	r3, r5
 80080b0:	f7f8 fd3a 	bl	8000b28 <__aeabi_dcmpeq>
 80080b4:	b900      	cbnz	r0, 80080b8 <_dtoa_r+0x168>
 80080b6:	3f01      	subs	r7, #1
 80080b8:	2f16      	cmp	r7, #22
 80080ba:	d852      	bhi.n	8008162 <_dtoa_r+0x212>
 80080bc:	4b5d      	ldr	r3, [pc, #372]	@ (8008234 <_dtoa_r+0x2e4>)
 80080be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80080ca:	f7f8 fd37 	bl	8000b3c <__aeabi_dcmplt>
 80080ce:	2800      	cmp	r0, #0
 80080d0:	d049      	beq.n	8008166 <_dtoa_r+0x216>
 80080d2:	3f01      	subs	r7, #1
 80080d4:	2300      	movs	r3, #0
 80080d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80080d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80080da:	1b9b      	subs	r3, r3, r6
 80080dc:	1e5a      	subs	r2, r3, #1
 80080de:	bf45      	ittet	mi
 80080e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80080e4:	9300      	strmi	r3, [sp, #0]
 80080e6:	2300      	movpl	r3, #0
 80080e8:	2300      	movmi	r3, #0
 80080ea:	9206      	str	r2, [sp, #24]
 80080ec:	bf54      	ite	pl
 80080ee:	9300      	strpl	r3, [sp, #0]
 80080f0:	9306      	strmi	r3, [sp, #24]
 80080f2:	2f00      	cmp	r7, #0
 80080f4:	db39      	blt.n	800816a <_dtoa_r+0x21a>
 80080f6:	9b06      	ldr	r3, [sp, #24]
 80080f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80080fa:	443b      	add	r3, r7
 80080fc:	9306      	str	r3, [sp, #24]
 80080fe:	2300      	movs	r3, #0
 8008100:	9308      	str	r3, [sp, #32]
 8008102:	9b07      	ldr	r3, [sp, #28]
 8008104:	2b09      	cmp	r3, #9
 8008106:	d863      	bhi.n	80081d0 <_dtoa_r+0x280>
 8008108:	2b05      	cmp	r3, #5
 800810a:	bfc4      	itt	gt
 800810c:	3b04      	subgt	r3, #4
 800810e:	9307      	strgt	r3, [sp, #28]
 8008110:	9b07      	ldr	r3, [sp, #28]
 8008112:	f1a3 0302 	sub.w	r3, r3, #2
 8008116:	bfcc      	ite	gt
 8008118:	2400      	movgt	r4, #0
 800811a:	2401      	movle	r4, #1
 800811c:	2b03      	cmp	r3, #3
 800811e:	d863      	bhi.n	80081e8 <_dtoa_r+0x298>
 8008120:	e8df f003 	tbb	[pc, r3]
 8008124:	2b375452 	.word	0x2b375452
 8008128:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800812c:	441e      	add	r6, r3
 800812e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008132:	2b20      	cmp	r3, #32
 8008134:	bfc1      	itttt	gt
 8008136:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800813a:	409f      	lslgt	r7, r3
 800813c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008140:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008144:	bfd6      	itet	le
 8008146:	f1c3 0320 	rsble	r3, r3, #32
 800814a:	ea47 0003 	orrgt.w	r0, r7, r3
 800814e:	fa04 f003 	lslle.w	r0, r4, r3
 8008152:	f7f8 fa07 	bl	8000564 <__aeabi_ui2d>
 8008156:	2201      	movs	r2, #1
 8008158:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800815c:	3e01      	subs	r6, #1
 800815e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008160:	e776      	b.n	8008050 <_dtoa_r+0x100>
 8008162:	2301      	movs	r3, #1
 8008164:	e7b7      	b.n	80080d6 <_dtoa_r+0x186>
 8008166:	9010      	str	r0, [sp, #64]	@ 0x40
 8008168:	e7b6      	b.n	80080d8 <_dtoa_r+0x188>
 800816a:	9b00      	ldr	r3, [sp, #0]
 800816c:	1bdb      	subs	r3, r3, r7
 800816e:	9300      	str	r3, [sp, #0]
 8008170:	427b      	negs	r3, r7
 8008172:	9308      	str	r3, [sp, #32]
 8008174:	2300      	movs	r3, #0
 8008176:	930d      	str	r3, [sp, #52]	@ 0x34
 8008178:	e7c3      	b.n	8008102 <_dtoa_r+0x1b2>
 800817a:	2301      	movs	r3, #1
 800817c:	9309      	str	r3, [sp, #36]	@ 0x24
 800817e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008180:	eb07 0b03 	add.w	fp, r7, r3
 8008184:	f10b 0301 	add.w	r3, fp, #1
 8008188:	2b01      	cmp	r3, #1
 800818a:	9303      	str	r3, [sp, #12]
 800818c:	bfb8      	it	lt
 800818e:	2301      	movlt	r3, #1
 8008190:	e006      	b.n	80081a0 <_dtoa_r+0x250>
 8008192:	2301      	movs	r3, #1
 8008194:	9309      	str	r3, [sp, #36]	@ 0x24
 8008196:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008198:	2b00      	cmp	r3, #0
 800819a:	dd28      	ble.n	80081ee <_dtoa_r+0x29e>
 800819c:	469b      	mov	fp, r3
 800819e:	9303      	str	r3, [sp, #12]
 80081a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80081a4:	2100      	movs	r1, #0
 80081a6:	2204      	movs	r2, #4
 80081a8:	f102 0514 	add.w	r5, r2, #20
 80081ac:	429d      	cmp	r5, r3
 80081ae:	d926      	bls.n	80081fe <_dtoa_r+0x2ae>
 80081b0:	6041      	str	r1, [r0, #4]
 80081b2:	4648      	mov	r0, r9
 80081b4:	f000 fd9c 	bl	8008cf0 <_Balloc>
 80081b8:	4682      	mov	sl, r0
 80081ba:	2800      	cmp	r0, #0
 80081bc:	d142      	bne.n	8008244 <_dtoa_r+0x2f4>
 80081be:	4b1e      	ldr	r3, [pc, #120]	@ (8008238 <_dtoa_r+0x2e8>)
 80081c0:	4602      	mov	r2, r0
 80081c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80081c6:	e6da      	b.n	8007f7e <_dtoa_r+0x2e>
 80081c8:	2300      	movs	r3, #0
 80081ca:	e7e3      	b.n	8008194 <_dtoa_r+0x244>
 80081cc:	2300      	movs	r3, #0
 80081ce:	e7d5      	b.n	800817c <_dtoa_r+0x22c>
 80081d0:	2401      	movs	r4, #1
 80081d2:	2300      	movs	r3, #0
 80081d4:	9307      	str	r3, [sp, #28]
 80081d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80081d8:	f04f 3bff 	mov.w	fp, #4294967295
 80081dc:	2200      	movs	r2, #0
 80081de:	f8cd b00c 	str.w	fp, [sp, #12]
 80081e2:	2312      	movs	r3, #18
 80081e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80081e6:	e7db      	b.n	80081a0 <_dtoa_r+0x250>
 80081e8:	2301      	movs	r3, #1
 80081ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80081ec:	e7f4      	b.n	80081d8 <_dtoa_r+0x288>
 80081ee:	f04f 0b01 	mov.w	fp, #1
 80081f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80081f6:	465b      	mov	r3, fp
 80081f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80081fc:	e7d0      	b.n	80081a0 <_dtoa_r+0x250>
 80081fe:	3101      	adds	r1, #1
 8008200:	0052      	lsls	r2, r2, #1
 8008202:	e7d1      	b.n	80081a8 <_dtoa_r+0x258>
 8008204:	f3af 8000 	nop.w
 8008208:	636f4361 	.word	0x636f4361
 800820c:	3fd287a7 	.word	0x3fd287a7
 8008210:	8b60c8b3 	.word	0x8b60c8b3
 8008214:	3fc68a28 	.word	0x3fc68a28
 8008218:	509f79fb 	.word	0x509f79fb
 800821c:	3fd34413 	.word	0x3fd34413
 8008220:	0800c08c 	.word	0x0800c08c
 8008224:	0800c0a3 	.word	0x0800c0a3
 8008228:	7ff00000 	.word	0x7ff00000
 800822c:	0800c18f 	.word	0x0800c18f
 8008230:	3ff80000 	.word	0x3ff80000
 8008234:	0800c270 	.word	0x0800c270
 8008238:	0800c0fb 	.word	0x0800c0fb
 800823c:	0800c088 	.word	0x0800c088
 8008240:	0800c18e 	.word	0x0800c18e
 8008244:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008248:	6018      	str	r0, [r3, #0]
 800824a:	9b03      	ldr	r3, [sp, #12]
 800824c:	2b0e      	cmp	r3, #14
 800824e:	f200 80a1 	bhi.w	8008394 <_dtoa_r+0x444>
 8008252:	2c00      	cmp	r4, #0
 8008254:	f000 809e 	beq.w	8008394 <_dtoa_r+0x444>
 8008258:	2f00      	cmp	r7, #0
 800825a:	dd33      	ble.n	80082c4 <_dtoa_r+0x374>
 800825c:	4b9c      	ldr	r3, [pc, #624]	@ (80084d0 <_dtoa_r+0x580>)
 800825e:	f007 020f 	and.w	r2, r7, #15
 8008262:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008266:	ed93 7b00 	vldr	d7, [r3]
 800826a:	05f8      	lsls	r0, r7, #23
 800826c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008270:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008274:	d516      	bpl.n	80082a4 <_dtoa_r+0x354>
 8008276:	4b97      	ldr	r3, [pc, #604]	@ (80084d4 <_dtoa_r+0x584>)
 8008278:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800827c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008280:	f7f8 fb14 	bl	80008ac <__aeabi_ddiv>
 8008284:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008288:	f004 040f 	and.w	r4, r4, #15
 800828c:	2603      	movs	r6, #3
 800828e:	4d91      	ldr	r5, [pc, #580]	@ (80084d4 <_dtoa_r+0x584>)
 8008290:	b954      	cbnz	r4, 80082a8 <_dtoa_r+0x358>
 8008292:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800829a:	f7f8 fb07 	bl	80008ac <__aeabi_ddiv>
 800829e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082a2:	e028      	b.n	80082f6 <_dtoa_r+0x3a6>
 80082a4:	2602      	movs	r6, #2
 80082a6:	e7f2      	b.n	800828e <_dtoa_r+0x33e>
 80082a8:	07e1      	lsls	r1, r4, #31
 80082aa:	d508      	bpl.n	80082be <_dtoa_r+0x36e>
 80082ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80082b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082b4:	f7f8 f9d0 	bl	8000658 <__aeabi_dmul>
 80082b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80082bc:	3601      	adds	r6, #1
 80082be:	1064      	asrs	r4, r4, #1
 80082c0:	3508      	adds	r5, #8
 80082c2:	e7e5      	b.n	8008290 <_dtoa_r+0x340>
 80082c4:	f000 80af 	beq.w	8008426 <_dtoa_r+0x4d6>
 80082c8:	427c      	negs	r4, r7
 80082ca:	4b81      	ldr	r3, [pc, #516]	@ (80084d0 <_dtoa_r+0x580>)
 80082cc:	4d81      	ldr	r5, [pc, #516]	@ (80084d4 <_dtoa_r+0x584>)
 80082ce:	f004 020f 	and.w	r2, r4, #15
 80082d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082de:	f7f8 f9bb 	bl	8000658 <__aeabi_dmul>
 80082e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082e6:	1124      	asrs	r4, r4, #4
 80082e8:	2300      	movs	r3, #0
 80082ea:	2602      	movs	r6, #2
 80082ec:	2c00      	cmp	r4, #0
 80082ee:	f040 808f 	bne.w	8008410 <_dtoa_r+0x4c0>
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d1d3      	bne.n	800829e <_dtoa_r+0x34e>
 80082f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	f000 8094 	beq.w	800842a <_dtoa_r+0x4da>
 8008302:	4b75      	ldr	r3, [pc, #468]	@ (80084d8 <_dtoa_r+0x588>)
 8008304:	2200      	movs	r2, #0
 8008306:	4620      	mov	r0, r4
 8008308:	4629      	mov	r1, r5
 800830a:	f7f8 fc17 	bl	8000b3c <__aeabi_dcmplt>
 800830e:	2800      	cmp	r0, #0
 8008310:	f000 808b 	beq.w	800842a <_dtoa_r+0x4da>
 8008314:	9b03      	ldr	r3, [sp, #12]
 8008316:	2b00      	cmp	r3, #0
 8008318:	f000 8087 	beq.w	800842a <_dtoa_r+0x4da>
 800831c:	f1bb 0f00 	cmp.w	fp, #0
 8008320:	dd34      	ble.n	800838c <_dtoa_r+0x43c>
 8008322:	4620      	mov	r0, r4
 8008324:	4b6d      	ldr	r3, [pc, #436]	@ (80084dc <_dtoa_r+0x58c>)
 8008326:	2200      	movs	r2, #0
 8008328:	4629      	mov	r1, r5
 800832a:	f7f8 f995 	bl	8000658 <__aeabi_dmul>
 800832e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008332:	f107 38ff 	add.w	r8, r7, #4294967295
 8008336:	3601      	adds	r6, #1
 8008338:	465c      	mov	r4, fp
 800833a:	4630      	mov	r0, r6
 800833c:	f7f8 f922 	bl	8000584 <__aeabi_i2d>
 8008340:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008344:	f7f8 f988 	bl	8000658 <__aeabi_dmul>
 8008348:	4b65      	ldr	r3, [pc, #404]	@ (80084e0 <_dtoa_r+0x590>)
 800834a:	2200      	movs	r2, #0
 800834c:	f7f7 ffce 	bl	80002ec <__adddf3>
 8008350:	4605      	mov	r5, r0
 8008352:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008356:	2c00      	cmp	r4, #0
 8008358:	d16a      	bne.n	8008430 <_dtoa_r+0x4e0>
 800835a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800835e:	4b61      	ldr	r3, [pc, #388]	@ (80084e4 <_dtoa_r+0x594>)
 8008360:	2200      	movs	r2, #0
 8008362:	f7f7 ffc1 	bl	80002e8 <__aeabi_dsub>
 8008366:	4602      	mov	r2, r0
 8008368:	460b      	mov	r3, r1
 800836a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800836e:	462a      	mov	r2, r5
 8008370:	4633      	mov	r3, r6
 8008372:	f7f8 fc01 	bl	8000b78 <__aeabi_dcmpgt>
 8008376:	2800      	cmp	r0, #0
 8008378:	f040 8298 	bne.w	80088ac <_dtoa_r+0x95c>
 800837c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008380:	462a      	mov	r2, r5
 8008382:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008386:	f7f8 fbd9 	bl	8000b3c <__aeabi_dcmplt>
 800838a:	bb38      	cbnz	r0, 80083dc <_dtoa_r+0x48c>
 800838c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008390:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008394:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008396:	2b00      	cmp	r3, #0
 8008398:	f2c0 8157 	blt.w	800864a <_dtoa_r+0x6fa>
 800839c:	2f0e      	cmp	r7, #14
 800839e:	f300 8154 	bgt.w	800864a <_dtoa_r+0x6fa>
 80083a2:	4b4b      	ldr	r3, [pc, #300]	@ (80084d0 <_dtoa_r+0x580>)
 80083a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083a8:	ed93 7b00 	vldr	d7, [r3]
 80083ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	ed8d 7b00 	vstr	d7, [sp]
 80083b4:	f280 80e5 	bge.w	8008582 <_dtoa_r+0x632>
 80083b8:	9b03      	ldr	r3, [sp, #12]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f300 80e1 	bgt.w	8008582 <_dtoa_r+0x632>
 80083c0:	d10c      	bne.n	80083dc <_dtoa_r+0x48c>
 80083c2:	4b48      	ldr	r3, [pc, #288]	@ (80084e4 <_dtoa_r+0x594>)
 80083c4:	2200      	movs	r2, #0
 80083c6:	ec51 0b17 	vmov	r0, r1, d7
 80083ca:	f7f8 f945 	bl	8000658 <__aeabi_dmul>
 80083ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083d2:	f7f8 fbc7 	bl	8000b64 <__aeabi_dcmpge>
 80083d6:	2800      	cmp	r0, #0
 80083d8:	f000 8266 	beq.w	80088a8 <_dtoa_r+0x958>
 80083dc:	2400      	movs	r4, #0
 80083de:	4625      	mov	r5, r4
 80083e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083e2:	4656      	mov	r6, sl
 80083e4:	ea6f 0803 	mvn.w	r8, r3
 80083e8:	2700      	movs	r7, #0
 80083ea:	4621      	mov	r1, r4
 80083ec:	4648      	mov	r0, r9
 80083ee:	f000 fcbf 	bl	8008d70 <_Bfree>
 80083f2:	2d00      	cmp	r5, #0
 80083f4:	f000 80bd 	beq.w	8008572 <_dtoa_r+0x622>
 80083f8:	b12f      	cbz	r7, 8008406 <_dtoa_r+0x4b6>
 80083fa:	42af      	cmp	r7, r5
 80083fc:	d003      	beq.n	8008406 <_dtoa_r+0x4b6>
 80083fe:	4639      	mov	r1, r7
 8008400:	4648      	mov	r0, r9
 8008402:	f000 fcb5 	bl	8008d70 <_Bfree>
 8008406:	4629      	mov	r1, r5
 8008408:	4648      	mov	r0, r9
 800840a:	f000 fcb1 	bl	8008d70 <_Bfree>
 800840e:	e0b0      	b.n	8008572 <_dtoa_r+0x622>
 8008410:	07e2      	lsls	r2, r4, #31
 8008412:	d505      	bpl.n	8008420 <_dtoa_r+0x4d0>
 8008414:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008418:	f7f8 f91e 	bl	8000658 <__aeabi_dmul>
 800841c:	3601      	adds	r6, #1
 800841e:	2301      	movs	r3, #1
 8008420:	1064      	asrs	r4, r4, #1
 8008422:	3508      	adds	r5, #8
 8008424:	e762      	b.n	80082ec <_dtoa_r+0x39c>
 8008426:	2602      	movs	r6, #2
 8008428:	e765      	b.n	80082f6 <_dtoa_r+0x3a6>
 800842a:	9c03      	ldr	r4, [sp, #12]
 800842c:	46b8      	mov	r8, r7
 800842e:	e784      	b.n	800833a <_dtoa_r+0x3ea>
 8008430:	4b27      	ldr	r3, [pc, #156]	@ (80084d0 <_dtoa_r+0x580>)
 8008432:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008434:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008438:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800843c:	4454      	add	r4, sl
 800843e:	2900      	cmp	r1, #0
 8008440:	d054      	beq.n	80084ec <_dtoa_r+0x59c>
 8008442:	4929      	ldr	r1, [pc, #164]	@ (80084e8 <_dtoa_r+0x598>)
 8008444:	2000      	movs	r0, #0
 8008446:	f7f8 fa31 	bl	80008ac <__aeabi_ddiv>
 800844a:	4633      	mov	r3, r6
 800844c:	462a      	mov	r2, r5
 800844e:	f7f7 ff4b 	bl	80002e8 <__aeabi_dsub>
 8008452:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008456:	4656      	mov	r6, sl
 8008458:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800845c:	f7f8 fbac 	bl	8000bb8 <__aeabi_d2iz>
 8008460:	4605      	mov	r5, r0
 8008462:	f7f8 f88f 	bl	8000584 <__aeabi_i2d>
 8008466:	4602      	mov	r2, r0
 8008468:	460b      	mov	r3, r1
 800846a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800846e:	f7f7 ff3b 	bl	80002e8 <__aeabi_dsub>
 8008472:	3530      	adds	r5, #48	@ 0x30
 8008474:	4602      	mov	r2, r0
 8008476:	460b      	mov	r3, r1
 8008478:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800847c:	f806 5b01 	strb.w	r5, [r6], #1
 8008480:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008484:	f7f8 fb5a 	bl	8000b3c <__aeabi_dcmplt>
 8008488:	2800      	cmp	r0, #0
 800848a:	d172      	bne.n	8008572 <_dtoa_r+0x622>
 800848c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008490:	4911      	ldr	r1, [pc, #68]	@ (80084d8 <_dtoa_r+0x588>)
 8008492:	2000      	movs	r0, #0
 8008494:	f7f7 ff28 	bl	80002e8 <__aeabi_dsub>
 8008498:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800849c:	f7f8 fb4e 	bl	8000b3c <__aeabi_dcmplt>
 80084a0:	2800      	cmp	r0, #0
 80084a2:	f040 80b4 	bne.w	800860e <_dtoa_r+0x6be>
 80084a6:	42a6      	cmp	r6, r4
 80084a8:	f43f af70 	beq.w	800838c <_dtoa_r+0x43c>
 80084ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80084b0:	4b0a      	ldr	r3, [pc, #40]	@ (80084dc <_dtoa_r+0x58c>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	f7f8 f8d0 	bl	8000658 <__aeabi_dmul>
 80084b8:	4b08      	ldr	r3, [pc, #32]	@ (80084dc <_dtoa_r+0x58c>)
 80084ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084be:	2200      	movs	r2, #0
 80084c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084c4:	f7f8 f8c8 	bl	8000658 <__aeabi_dmul>
 80084c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084cc:	e7c4      	b.n	8008458 <_dtoa_r+0x508>
 80084ce:	bf00      	nop
 80084d0:	0800c270 	.word	0x0800c270
 80084d4:	0800c248 	.word	0x0800c248
 80084d8:	3ff00000 	.word	0x3ff00000
 80084dc:	40240000 	.word	0x40240000
 80084e0:	401c0000 	.word	0x401c0000
 80084e4:	40140000 	.word	0x40140000
 80084e8:	3fe00000 	.word	0x3fe00000
 80084ec:	4631      	mov	r1, r6
 80084ee:	4628      	mov	r0, r5
 80084f0:	f7f8 f8b2 	bl	8000658 <__aeabi_dmul>
 80084f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80084fa:	4656      	mov	r6, sl
 80084fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008500:	f7f8 fb5a 	bl	8000bb8 <__aeabi_d2iz>
 8008504:	4605      	mov	r5, r0
 8008506:	f7f8 f83d 	bl	8000584 <__aeabi_i2d>
 800850a:	4602      	mov	r2, r0
 800850c:	460b      	mov	r3, r1
 800850e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008512:	f7f7 fee9 	bl	80002e8 <__aeabi_dsub>
 8008516:	3530      	adds	r5, #48	@ 0x30
 8008518:	f806 5b01 	strb.w	r5, [r6], #1
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	42a6      	cmp	r6, r4
 8008522:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008526:	f04f 0200 	mov.w	r2, #0
 800852a:	d124      	bne.n	8008576 <_dtoa_r+0x626>
 800852c:	4baf      	ldr	r3, [pc, #700]	@ (80087ec <_dtoa_r+0x89c>)
 800852e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008532:	f7f7 fedb 	bl	80002ec <__adddf3>
 8008536:	4602      	mov	r2, r0
 8008538:	460b      	mov	r3, r1
 800853a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800853e:	f7f8 fb1b 	bl	8000b78 <__aeabi_dcmpgt>
 8008542:	2800      	cmp	r0, #0
 8008544:	d163      	bne.n	800860e <_dtoa_r+0x6be>
 8008546:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800854a:	49a8      	ldr	r1, [pc, #672]	@ (80087ec <_dtoa_r+0x89c>)
 800854c:	2000      	movs	r0, #0
 800854e:	f7f7 fecb 	bl	80002e8 <__aeabi_dsub>
 8008552:	4602      	mov	r2, r0
 8008554:	460b      	mov	r3, r1
 8008556:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800855a:	f7f8 faef 	bl	8000b3c <__aeabi_dcmplt>
 800855e:	2800      	cmp	r0, #0
 8008560:	f43f af14 	beq.w	800838c <_dtoa_r+0x43c>
 8008564:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008566:	1e73      	subs	r3, r6, #1
 8008568:	9313      	str	r3, [sp, #76]	@ 0x4c
 800856a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800856e:	2b30      	cmp	r3, #48	@ 0x30
 8008570:	d0f8      	beq.n	8008564 <_dtoa_r+0x614>
 8008572:	4647      	mov	r7, r8
 8008574:	e03b      	b.n	80085ee <_dtoa_r+0x69e>
 8008576:	4b9e      	ldr	r3, [pc, #632]	@ (80087f0 <_dtoa_r+0x8a0>)
 8008578:	f7f8 f86e 	bl	8000658 <__aeabi_dmul>
 800857c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008580:	e7bc      	b.n	80084fc <_dtoa_r+0x5ac>
 8008582:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008586:	4656      	mov	r6, sl
 8008588:	e9dd 2300 	ldrd	r2, r3, [sp]
 800858c:	4620      	mov	r0, r4
 800858e:	4629      	mov	r1, r5
 8008590:	f7f8 f98c 	bl	80008ac <__aeabi_ddiv>
 8008594:	f7f8 fb10 	bl	8000bb8 <__aeabi_d2iz>
 8008598:	4680      	mov	r8, r0
 800859a:	f7f7 fff3 	bl	8000584 <__aeabi_i2d>
 800859e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085a2:	f7f8 f859 	bl	8000658 <__aeabi_dmul>
 80085a6:	4602      	mov	r2, r0
 80085a8:	460b      	mov	r3, r1
 80085aa:	4620      	mov	r0, r4
 80085ac:	4629      	mov	r1, r5
 80085ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80085b2:	f7f7 fe99 	bl	80002e8 <__aeabi_dsub>
 80085b6:	f806 4b01 	strb.w	r4, [r6], #1
 80085ba:	9d03      	ldr	r5, [sp, #12]
 80085bc:	eba6 040a 	sub.w	r4, r6, sl
 80085c0:	42a5      	cmp	r5, r4
 80085c2:	4602      	mov	r2, r0
 80085c4:	460b      	mov	r3, r1
 80085c6:	d133      	bne.n	8008630 <_dtoa_r+0x6e0>
 80085c8:	f7f7 fe90 	bl	80002ec <__adddf3>
 80085cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085d0:	4604      	mov	r4, r0
 80085d2:	460d      	mov	r5, r1
 80085d4:	f7f8 fad0 	bl	8000b78 <__aeabi_dcmpgt>
 80085d8:	b9c0      	cbnz	r0, 800860c <_dtoa_r+0x6bc>
 80085da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085de:	4620      	mov	r0, r4
 80085e0:	4629      	mov	r1, r5
 80085e2:	f7f8 faa1 	bl	8000b28 <__aeabi_dcmpeq>
 80085e6:	b110      	cbz	r0, 80085ee <_dtoa_r+0x69e>
 80085e8:	f018 0f01 	tst.w	r8, #1
 80085ec:	d10e      	bne.n	800860c <_dtoa_r+0x6bc>
 80085ee:	9902      	ldr	r1, [sp, #8]
 80085f0:	4648      	mov	r0, r9
 80085f2:	f000 fbbd 	bl	8008d70 <_Bfree>
 80085f6:	2300      	movs	r3, #0
 80085f8:	7033      	strb	r3, [r6, #0]
 80085fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80085fc:	3701      	adds	r7, #1
 80085fe:	601f      	str	r7, [r3, #0]
 8008600:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008602:	2b00      	cmp	r3, #0
 8008604:	f000 824b 	beq.w	8008a9e <_dtoa_r+0xb4e>
 8008608:	601e      	str	r6, [r3, #0]
 800860a:	e248      	b.n	8008a9e <_dtoa_r+0xb4e>
 800860c:	46b8      	mov	r8, r7
 800860e:	4633      	mov	r3, r6
 8008610:	461e      	mov	r6, r3
 8008612:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008616:	2a39      	cmp	r2, #57	@ 0x39
 8008618:	d106      	bne.n	8008628 <_dtoa_r+0x6d8>
 800861a:	459a      	cmp	sl, r3
 800861c:	d1f8      	bne.n	8008610 <_dtoa_r+0x6c0>
 800861e:	2230      	movs	r2, #48	@ 0x30
 8008620:	f108 0801 	add.w	r8, r8, #1
 8008624:	f88a 2000 	strb.w	r2, [sl]
 8008628:	781a      	ldrb	r2, [r3, #0]
 800862a:	3201      	adds	r2, #1
 800862c:	701a      	strb	r2, [r3, #0]
 800862e:	e7a0      	b.n	8008572 <_dtoa_r+0x622>
 8008630:	4b6f      	ldr	r3, [pc, #444]	@ (80087f0 <_dtoa_r+0x8a0>)
 8008632:	2200      	movs	r2, #0
 8008634:	f7f8 f810 	bl	8000658 <__aeabi_dmul>
 8008638:	2200      	movs	r2, #0
 800863a:	2300      	movs	r3, #0
 800863c:	4604      	mov	r4, r0
 800863e:	460d      	mov	r5, r1
 8008640:	f7f8 fa72 	bl	8000b28 <__aeabi_dcmpeq>
 8008644:	2800      	cmp	r0, #0
 8008646:	d09f      	beq.n	8008588 <_dtoa_r+0x638>
 8008648:	e7d1      	b.n	80085ee <_dtoa_r+0x69e>
 800864a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800864c:	2a00      	cmp	r2, #0
 800864e:	f000 80ea 	beq.w	8008826 <_dtoa_r+0x8d6>
 8008652:	9a07      	ldr	r2, [sp, #28]
 8008654:	2a01      	cmp	r2, #1
 8008656:	f300 80cd 	bgt.w	80087f4 <_dtoa_r+0x8a4>
 800865a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800865c:	2a00      	cmp	r2, #0
 800865e:	f000 80c1 	beq.w	80087e4 <_dtoa_r+0x894>
 8008662:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008666:	9c08      	ldr	r4, [sp, #32]
 8008668:	9e00      	ldr	r6, [sp, #0]
 800866a:	9a00      	ldr	r2, [sp, #0]
 800866c:	441a      	add	r2, r3
 800866e:	9200      	str	r2, [sp, #0]
 8008670:	9a06      	ldr	r2, [sp, #24]
 8008672:	2101      	movs	r1, #1
 8008674:	441a      	add	r2, r3
 8008676:	4648      	mov	r0, r9
 8008678:	9206      	str	r2, [sp, #24]
 800867a:	f000 fc77 	bl	8008f6c <__i2b>
 800867e:	4605      	mov	r5, r0
 8008680:	b166      	cbz	r6, 800869c <_dtoa_r+0x74c>
 8008682:	9b06      	ldr	r3, [sp, #24]
 8008684:	2b00      	cmp	r3, #0
 8008686:	dd09      	ble.n	800869c <_dtoa_r+0x74c>
 8008688:	42b3      	cmp	r3, r6
 800868a:	9a00      	ldr	r2, [sp, #0]
 800868c:	bfa8      	it	ge
 800868e:	4633      	movge	r3, r6
 8008690:	1ad2      	subs	r2, r2, r3
 8008692:	9200      	str	r2, [sp, #0]
 8008694:	9a06      	ldr	r2, [sp, #24]
 8008696:	1af6      	subs	r6, r6, r3
 8008698:	1ad3      	subs	r3, r2, r3
 800869a:	9306      	str	r3, [sp, #24]
 800869c:	9b08      	ldr	r3, [sp, #32]
 800869e:	b30b      	cbz	r3, 80086e4 <_dtoa_r+0x794>
 80086a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	f000 80c6 	beq.w	8008834 <_dtoa_r+0x8e4>
 80086a8:	2c00      	cmp	r4, #0
 80086aa:	f000 80c0 	beq.w	800882e <_dtoa_r+0x8de>
 80086ae:	4629      	mov	r1, r5
 80086b0:	4622      	mov	r2, r4
 80086b2:	4648      	mov	r0, r9
 80086b4:	f000 fd12 	bl	80090dc <__pow5mult>
 80086b8:	9a02      	ldr	r2, [sp, #8]
 80086ba:	4601      	mov	r1, r0
 80086bc:	4605      	mov	r5, r0
 80086be:	4648      	mov	r0, r9
 80086c0:	f000 fc6a 	bl	8008f98 <__multiply>
 80086c4:	9902      	ldr	r1, [sp, #8]
 80086c6:	4680      	mov	r8, r0
 80086c8:	4648      	mov	r0, r9
 80086ca:	f000 fb51 	bl	8008d70 <_Bfree>
 80086ce:	9b08      	ldr	r3, [sp, #32]
 80086d0:	1b1b      	subs	r3, r3, r4
 80086d2:	9308      	str	r3, [sp, #32]
 80086d4:	f000 80b1 	beq.w	800883a <_dtoa_r+0x8ea>
 80086d8:	9a08      	ldr	r2, [sp, #32]
 80086da:	4641      	mov	r1, r8
 80086dc:	4648      	mov	r0, r9
 80086de:	f000 fcfd 	bl	80090dc <__pow5mult>
 80086e2:	9002      	str	r0, [sp, #8]
 80086e4:	2101      	movs	r1, #1
 80086e6:	4648      	mov	r0, r9
 80086e8:	f000 fc40 	bl	8008f6c <__i2b>
 80086ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086ee:	4604      	mov	r4, r0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	f000 81d8 	beq.w	8008aa6 <_dtoa_r+0xb56>
 80086f6:	461a      	mov	r2, r3
 80086f8:	4601      	mov	r1, r0
 80086fa:	4648      	mov	r0, r9
 80086fc:	f000 fcee 	bl	80090dc <__pow5mult>
 8008700:	9b07      	ldr	r3, [sp, #28]
 8008702:	2b01      	cmp	r3, #1
 8008704:	4604      	mov	r4, r0
 8008706:	f300 809f 	bgt.w	8008848 <_dtoa_r+0x8f8>
 800870a:	9b04      	ldr	r3, [sp, #16]
 800870c:	2b00      	cmp	r3, #0
 800870e:	f040 8097 	bne.w	8008840 <_dtoa_r+0x8f0>
 8008712:	9b05      	ldr	r3, [sp, #20]
 8008714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008718:	2b00      	cmp	r3, #0
 800871a:	f040 8093 	bne.w	8008844 <_dtoa_r+0x8f4>
 800871e:	9b05      	ldr	r3, [sp, #20]
 8008720:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008724:	0d1b      	lsrs	r3, r3, #20
 8008726:	051b      	lsls	r3, r3, #20
 8008728:	b133      	cbz	r3, 8008738 <_dtoa_r+0x7e8>
 800872a:	9b00      	ldr	r3, [sp, #0]
 800872c:	3301      	adds	r3, #1
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	9b06      	ldr	r3, [sp, #24]
 8008732:	3301      	adds	r3, #1
 8008734:	9306      	str	r3, [sp, #24]
 8008736:	2301      	movs	r3, #1
 8008738:	9308      	str	r3, [sp, #32]
 800873a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800873c:	2b00      	cmp	r3, #0
 800873e:	f000 81b8 	beq.w	8008ab2 <_dtoa_r+0xb62>
 8008742:	6923      	ldr	r3, [r4, #16]
 8008744:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008748:	6918      	ldr	r0, [r3, #16]
 800874a:	f000 fbc3 	bl	8008ed4 <__hi0bits>
 800874e:	f1c0 0020 	rsb	r0, r0, #32
 8008752:	9b06      	ldr	r3, [sp, #24]
 8008754:	4418      	add	r0, r3
 8008756:	f010 001f 	ands.w	r0, r0, #31
 800875a:	f000 8082 	beq.w	8008862 <_dtoa_r+0x912>
 800875e:	f1c0 0320 	rsb	r3, r0, #32
 8008762:	2b04      	cmp	r3, #4
 8008764:	dd73      	ble.n	800884e <_dtoa_r+0x8fe>
 8008766:	9b00      	ldr	r3, [sp, #0]
 8008768:	f1c0 001c 	rsb	r0, r0, #28
 800876c:	4403      	add	r3, r0
 800876e:	9300      	str	r3, [sp, #0]
 8008770:	9b06      	ldr	r3, [sp, #24]
 8008772:	4403      	add	r3, r0
 8008774:	4406      	add	r6, r0
 8008776:	9306      	str	r3, [sp, #24]
 8008778:	9b00      	ldr	r3, [sp, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	dd05      	ble.n	800878a <_dtoa_r+0x83a>
 800877e:	9902      	ldr	r1, [sp, #8]
 8008780:	461a      	mov	r2, r3
 8008782:	4648      	mov	r0, r9
 8008784:	f000 fd04 	bl	8009190 <__lshift>
 8008788:	9002      	str	r0, [sp, #8]
 800878a:	9b06      	ldr	r3, [sp, #24]
 800878c:	2b00      	cmp	r3, #0
 800878e:	dd05      	ble.n	800879c <_dtoa_r+0x84c>
 8008790:	4621      	mov	r1, r4
 8008792:	461a      	mov	r2, r3
 8008794:	4648      	mov	r0, r9
 8008796:	f000 fcfb 	bl	8009190 <__lshift>
 800879a:	4604      	mov	r4, r0
 800879c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d061      	beq.n	8008866 <_dtoa_r+0x916>
 80087a2:	9802      	ldr	r0, [sp, #8]
 80087a4:	4621      	mov	r1, r4
 80087a6:	f000 fd5f 	bl	8009268 <__mcmp>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	da5b      	bge.n	8008866 <_dtoa_r+0x916>
 80087ae:	2300      	movs	r3, #0
 80087b0:	9902      	ldr	r1, [sp, #8]
 80087b2:	220a      	movs	r2, #10
 80087b4:	4648      	mov	r0, r9
 80087b6:	f000 fafd 	bl	8008db4 <__multadd>
 80087ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087bc:	9002      	str	r0, [sp, #8]
 80087be:	f107 38ff 	add.w	r8, r7, #4294967295
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	f000 8177 	beq.w	8008ab6 <_dtoa_r+0xb66>
 80087c8:	4629      	mov	r1, r5
 80087ca:	2300      	movs	r3, #0
 80087cc:	220a      	movs	r2, #10
 80087ce:	4648      	mov	r0, r9
 80087d0:	f000 faf0 	bl	8008db4 <__multadd>
 80087d4:	f1bb 0f00 	cmp.w	fp, #0
 80087d8:	4605      	mov	r5, r0
 80087da:	dc6f      	bgt.n	80088bc <_dtoa_r+0x96c>
 80087dc:	9b07      	ldr	r3, [sp, #28]
 80087de:	2b02      	cmp	r3, #2
 80087e0:	dc49      	bgt.n	8008876 <_dtoa_r+0x926>
 80087e2:	e06b      	b.n	80088bc <_dtoa_r+0x96c>
 80087e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80087e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80087ea:	e73c      	b.n	8008666 <_dtoa_r+0x716>
 80087ec:	3fe00000 	.word	0x3fe00000
 80087f0:	40240000 	.word	0x40240000
 80087f4:	9b03      	ldr	r3, [sp, #12]
 80087f6:	1e5c      	subs	r4, r3, #1
 80087f8:	9b08      	ldr	r3, [sp, #32]
 80087fa:	42a3      	cmp	r3, r4
 80087fc:	db09      	blt.n	8008812 <_dtoa_r+0x8c2>
 80087fe:	1b1c      	subs	r4, r3, r4
 8008800:	9b03      	ldr	r3, [sp, #12]
 8008802:	2b00      	cmp	r3, #0
 8008804:	f6bf af30 	bge.w	8008668 <_dtoa_r+0x718>
 8008808:	9b00      	ldr	r3, [sp, #0]
 800880a:	9a03      	ldr	r2, [sp, #12]
 800880c:	1a9e      	subs	r6, r3, r2
 800880e:	2300      	movs	r3, #0
 8008810:	e72b      	b.n	800866a <_dtoa_r+0x71a>
 8008812:	9b08      	ldr	r3, [sp, #32]
 8008814:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008816:	9408      	str	r4, [sp, #32]
 8008818:	1ae3      	subs	r3, r4, r3
 800881a:	441a      	add	r2, r3
 800881c:	9e00      	ldr	r6, [sp, #0]
 800881e:	9b03      	ldr	r3, [sp, #12]
 8008820:	920d      	str	r2, [sp, #52]	@ 0x34
 8008822:	2400      	movs	r4, #0
 8008824:	e721      	b.n	800866a <_dtoa_r+0x71a>
 8008826:	9c08      	ldr	r4, [sp, #32]
 8008828:	9e00      	ldr	r6, [sp, #0]
 800882a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800882c:	e728      	b.n	8008680 <_dtoa_r+0x730>
 800882e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008832:	e751      	b.n	80086d8 <_dtoa_r+0x788>
 8008834:	9a08      	ldr	r2, [sp, #32]
 8008836:	9902      	ldr	r1, [sp, #8]
 8008838:	e750      	b.n	80086dc <_dtoa_r+0x78c>
 800883a:	f8cd 8008 	str.w	r8, [sp, #8]
 800883e:	e751      	b.n	80086e4 <_dtoa_r+0x794>
 8008840:	2300      	movs	r3, #0
 8008842:	e779      	b.n	8008738 <_dtoa_r+0x7e8>
 8008844:	9b04      	ldr	r3, [sp, #16]
 8008846:	e777      	b.n	8008738 <_dtoa_r+0x7e8>
 8008848:	2300      	movs	r3, #0
 800884a:	9308      	str	r3, [sp, #32]
 800884c:	e779      	b.n	8008742 <_dtoa_r+0x7f2>
 800884e:	d093      	beq.n	8008778 <_dtoa_r+0x828>
 8008850:	9a00      	ldr	r2, [sp, #0]
 8008852:	331c      	adds	r3, #28
 8008854:	441a      	add	r2, r3
 8008856:	9200      	str	r2, [sp, #0]
 8008858:	9a06      	ldr	r2, [sp, #24]
 800885a:	441a      	add	r2, r3
 800885c:	441e      	add	r6, r3
 800885e:	9206      	str	r2, [sp, #24]
 8008860:	e78a      	b.n	8008778 <_dtoa_r+0x828>
 8008862:	4603      	mov	r3, r0
 8008864:	e7f4      	b.n	8008850 <_dtoa_r+0x900>
 8008866:	9b03      	ldr	r3, [sp, #12]
 8008868:	2b00      	cmp	r3, #0
 800886a:	46b8      	mov	r8, r7
 800886c:	dc20      	bgt.n	80088b0 <_dtoa_r+0x960>
 800886e:	469b      	mov	fp, r3
 8008870:	9b07      	ldr	r3, [sp, #28]
 8008872:	2b02      	cmp	r3, #2
 8008874:	dd1e      	ble.n	80088b4 <_dtoa_r+0x964>
 8008876:	f1bb 0f00 	cmp.w	fp, #0
 800887a:	f47f adb1 	bne.w	80083e0 <_dtoa_r+0x490>
 800887e:	4621      	mov	r1, r4
 8008880:	465b      	mov	r3, fp
 8008882:	2205      	movs	r2, #5
 8008884:	4648      	mov	r0, r9
 8008886:	f000 fa95 	bl	8008db4 <__multadd>
 800888a:	4601      	mov	r1, r0
 800888c:	4604      	mov	r4, r0
 800888e:	9802      	ldr	r0, [sp, #8]
 8008890:	f000 fcea 	bl	8009268 <__mcmp>
 8008894:	2800      	cmp	r0, #0
 8008896:	f77f ada3 	ble.w	80083e0 <_dtoa_r+0x490>
 800889a:	4656      	mov	r6, sl
 800889c:	2331      	movs	r3, #49	@ 0x31
 800889e:	f806 3b01 	strb.w	r3, [r6], #1
 80088a2:	f108 0801 	add.w	r8, r8, #1
 80088a6:	e59f      	b.n	80083e8 <_dtoa_r+0x498>
 80088a8:	9c03      	ldr	r4, [sp, #12]
 80088aa:	46b8      	mov	r8, r7
 80088ac:	4625      	mov	r5, r4
 80088ae:	e7f4      	b.n	800889a <_dtoa_r+0x94a>
 80088b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80088b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	f000 8101 	beq.w	8008abe <_dtoa_r+0xb6e>
 80088bc:	2e00      	cmp	r6, #0
 80088be:	dd05      	ble.n	80088cc <_dtoa_r+0x97c>
 80088c0:	4629      	mov	r1, r5
 80088c2:	4632      	mov	r2, r6
 80088c4:	4648      	mov	r0, r9
 80088c6:	f000 fc63 	bl	8009190 <__lshift>
 80088ca:	4605      	mov	r5, r0
 80088cc:	9b08      	ldr	r3, [sp, #32]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d05c      	beq.n	800898c <_dtoa_r+0xa3c>
 80088d2:	6869      	ldr	r1, [r5, #4]
 80088d4:	4648      	mov	r0, r9
 80088d6:	f000 fa0b 	bl	8008cf0 <_Balloc>
 80088da:	4606      	mov	r6, r0
 80088dc:	b928      	cbnz	r0, 80088ea <_dtoa_r+0x99a>
 80088de:	4b82      	ldr	r3, [pc, #520]	@ (8008ae8 <_dtoa_r+0xb98>)
 80088e0:	4602      	mov	r2, r0
 80088e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80088e6:	f7ff bb4a 	b.w	8007f7e <_dtoa_r+0x2e>
 80088ea:	692a      	ldr	r2, [r5, #16]
 80088ec:	3202      	adds	r2, #2
 80088ee:	0092      	lsls	r2, r2, #2
 80088f0:	f105 010c 	add.w	r1, r5, #12
 80088f4:	300c      	adds	r0, #12
 80088f6:	f002 fcaf 	bl	800b258 <memcpy>
 80088fa:	2201      	movs	r2, #1
 80088fc:	4631      	mov	r1, r6
 80088fe:	4648      	mov	r0, r9
 8008900:	f000 fc46 	bl	8009190 <__lshift>
 8008904:	f10a 0301 	add.w	r3, sl, #1
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	eb0a 030b 	add.w	r3, sl, fp
 800890e:	9308      	str	r3, [sp, #32]
 8008910:	9b04      	ldr	r3, [sp, #16]
 8008912:	f003 0301 	and.w	r3, r3, #1
 8008916:	462f      	mov	r7, r5
 8008918:	9306      	str	r3, [sp, #24]
 800891a:	4605      	mov	r5, r0
 800891c:	9b00      	ldr	r3, [sp, #0]
 800891e:	9802      	ldr	r0, [sp, #8]
 8008920:	4621      	mov	r1, r4
 8008922:	f103 3bff 	add.w	fp, r3, #4294967295
 8008926:	f7ff fa89 	bl	8007e3c <quorem>
 800892a:	4603      	mov	r3, r0
 800892c:	3330      	adds	r3, #48	@ 0x30
 800892e:	9003      	str	r0, [sp, #12]
 8008930:	4639      	mov	r1, r7
 8008932:	9802      	ldr	r0, [sp, #8]
 8008934:	9309      	str	r3, [sp, #36]	@ 0x24
 8008936:	f000 fc97 	bl	8009268 <__mcmp>
 800893a:	462a      	mov	r2, r5
 800893c:	9004      	str	r0, [sp, #16]
 800893e:	4621      	mov	r1, r4
 8008940:	4648      	mov	r0, r9
 8008942:	f000 fcad 	bl	80092a0 <__mdiff>
 8008946:	68c2      	ldr	r2, [r0, #12]
 8008948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800894a:	4606      	mov	r6, r0
 800894c:	bb02      	cbnz	r2, 8008990 <_dtoa_r+0xa40>
 800894e:	4601      	mov	r1, r0
 8008950:	9802      	ldr	r0, [sp, #8]
 8008952:	f000 fc89 	bl	8009268 <__mcmp>
 8008956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008958:	4602      	mov	r2, r0
 800895a:	4631      	mov	r1, r6
 800895c:	4648      	mov	r0, r9
 800895e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008960:	9309      	str	r3, [sp, #36]	@ 0x24
 8008962:	f000 fa05 	bl	8008d70 <_Bfree>
 8008966:	9b07      	ldr	r3, [sp, #28]
 8008968:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800896a:	9e00      	ldr	r6, [sp, #0]
 800896c:	ea42 0103 	orr.w	r1, r2, r3
 8008970:	9b06      	ldr	r3, [sp, #24]
 8008972:	4319      	orrs	r1, r3
 8008974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008976:	d10d      	bne.n	8008994 <_dtoa_r+0xa44>
 8008978:	2b39      	cmp	r3, #57	@ 0x39
 800897a:	d027      	beq.n	80089cc <_dtoa_r+0xa7c>
 800897c:	9a04      	ldr	r2, [sp, #16]
 800897e:	2a00      	cmp	r2, #0
 8008980:	dd01      	ble.n	8008986 <_dtoa_r+0xa36>
 8008982:	9b03      	ldr	r3, [sp, #12]
 8008984:	3331      	adds	r3, #49	@ 0x31
 8008986:	f88b 3000 	strb.w	r3, [fp]
 800898a:	e52e      	b.n	80083ea <_dtoa_r+0x49a>
 800898c:	4628      	mov	r0, r5
 800898e:	e7b9      	b.n	8008904 <_dtoa_r+0x9b4>
 8008990:	2201      	movs	r2, #1
 8008992:	e7e2      	b.n	800895a <_dtoa_r+0xa0a>
 8008994:	9904      	ldr	r1, [sp, #16]
 8008996:	2900      	cmp	r1, #0
 8008998:	db04      	blt.n	80089a4 <_dtoa_r+0xa54>
 800899a:	9807      	ldr	r0, [sp, #28]
 800899c:	4301      	orrs	r1, r0
 800899e:	9806      	ldr	r0, [sp, #24]
 80089a0:	4301      	orrs	r1, r0
 80089a2:	d120      	bne.n	80089e6 <_dtoa_r+0xa96>
 80089a4:	2a00      	cmp	r2, #0
 80089a6:	ddee      	ble.n	8008986 <_dtoa_r+0xa36>
 80089a8:	9902      	ldr	r1, [sp, #8]
 80089aa:	9300      	str	r3, [sp, #0]
 80089ac:	2201      	movs	r2, #1
 80089ae:	4648      	mov	r0, r9
 80089b0:	f000 fbee 	bl	8009190 <__lshift>
 80089b4:	4621      	mov	r1, r4
 80089b6:	9002      	str	r0, [sp, #8]
 80089b8:	f000 fc56 	bl	8009268 <__mcmp>
 80089bc:	2800      	cmp	r0, #0
 80089be:	9b00      	ldr	r3, [sp, #0]
 80089c0:	dc02      	bgt.n	80089c8 <_dtoa_r+0xa78>
 80089c2:	d1e0      	bne.n	8008986 <_dtoa_r+0xa36>
 80089c4:	07da      	lsls	r2, r3, #31
 80089c6:	d5de      	bpl.n	8008986 <_dtoa_r+0xa36>
 80089c8:	2b39      	cmp	r3, #57	@ 0x39
 80089ca:	d1da      	bne.n	8008982 <_dtoa_r+0xa32>
 80089cc:	2339      	movs	r3, #57	@ 0x39
 80089ce:	f88b 3000 	strb.w	r3, [fp]
 80089d2:	4633      	mov	r3, r6
 80089d4:	461e      	mov	r6, r3
 80089d6:	3b01      	subs	r3, #1
 80089d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80089dc:	2a39      	cmp	r2, #57	@ 0x39
 80089de:	d04e      	beq.n	8008a7e <_dtoa_r+0xb2e>
 80089e0:	3201      	adds	r2, #1
 80089e2:	701a      	strb	r2, [r3, #0]
 80089e4:	e501      	b.n	80083ea <_dtoa_r+0x49a>
 80089e6:	2a00      	cmp	r2, #0
 80089e8:	dd03      	ble.n	80089f2 <_dtoa_r+0xaa2>
 80089ea:	2b39      	cmp	r3, #57	@ 0x39
 80089ec:	d0ee      	beq.n	80089cc <_dtoa_r+0xa7c>
 80089ee:	3301      	adds	r3, #1
 80089f0:	e7c9      	b.n	8008986 <_dtoa_r+0xa36>
 80089f2:	9a00      	ldr	r2, [sp, #0]
 80089f4:	9908      	ldr	r1, [sp, #32]
 80089f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80089fa:	428a      	cmp	r2, r1
 80089fc:	d028      	beq.n	8008a50 <_dtoa_r+0xb00>
 80089fe:	9902      	ldr	r1, [sp, #8]
 8008a00:	2300      	movs	r3, #0
 8008a02:	220a      	movs	r2, #10
 8008a04:	4648      	mov	r0, r9
 8008a06:	f000 f9d5 	bl	8008db4 <__multadd>
 8008a0a:	42af      	cmp	r7, r5
 8008a0c:	9002      	str	r0, [sp, #8]
 8008a0e:	f04f 0300 	mov.w	r3, #0
 8008a12:	f04f 020a 	mov.w	r2, #10
 8008a16:	4639      	mov	r1, r7
 8008a18:	4648      	mov	r0, r9
 8008a1a:	d107      	bne.n	8008a2c <_dtoa_r+0xadc>
 8008a1c:	f000 f9ca 	bl	8008db4 <__multadd>
 8008a20:	4607      	mov	r7, r0
 8008a22:	4605      	mov	r5, r0
 8008a24:	9b00      	ldr	r3, [sp, #0]
 8008a26:	3301      	adds	r3, #1
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	e777      	b.n	800891c <_dtoa_r+0x9cc>
 8008a2c:	f000 f9c2 	bl	8008db4 <__multadd>
 8008a30:	4629      	mov	r1, r5
 8008a32:	4607      	mov	r7, r0
 8008a34:	2300      	movs	r3, #0
 8008a36:	220a      	movs	r2, #10
 8008a38:	4648      	mov	r0, r9
 8008a3a:	f000 f9bb 	bl	8008db4 <__multadd>
 8008a3e:	4605      	mov	r5, r0
 8008a40:	e7f0      	b.n	8008a24 <_dtoa_r+0xad4>
 8008a42:	f1bb 0f00 	cmp.w	fp, #0
 8008a46:	bfcc      	ite	gt
 8008a48:	465e      	movgt	r6, fp
 8008a4a:	2601      	movle	r6, #1
 8008a4c:	4456      	add	r6, sl
 8008a4e:	2700      	movs	r7, #0
 8008a50:	9902      	ldr	r1, [sp, #8]
 8008a52:	9300      	str	r3, [sp, #0]
 8008a54:	2201      	movs	r2, #1
 8008a56:	4648      	mov	r0, r9
 8008a58:	f000 fb9a 	bl	8009190 <__lshift>
 8008a5c:	4621      	mov	r1, r4
 8008a5e:	9002      	str	r0, [sp, #8]
 8008a60:	f000 fc02 	bl	8009268 <__mcmp>
 8008a64:	2800      	cmp	r0, #0
 8008a66:	dcb4      	bgt.n	80089d2 <_dtoa_r+0xa82>
 8008a68:	d102      	bne.n	8008a70 <_dtoa_r+0xb20>
 8008a6a:	9b00      	ldr	r3, [sp, #0]
 8008a6c:	07db      	lsls	r3, r3, #31
 8008a6e:	d4b0      	bmi.n	80089d2 <_dtoa_r+0xa82>
 8008a70:	4633      	mov	r3, r6
 8008a72:	461e      	mov	r6, r3
 8008a74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a78:	2a30      	cmp	r2, #48	@ 0x30
 8008a7a:	d0fa      	beq.n	8008a72 <_dtoa_r+0xb22>
 8008a7c:	e4b5      	b.n	80083ea <_dtoa_r+0x49a>
 8008a7e:	459a      	cmp	sl, r3
 8008a80:	d1a8      	bne.n	80089d4 <_dtoa_r+0xa84>
 8008a82:	2331      	movs	r3, #49	@ 0x31
 8008a84:	f108 0801 	add.w	r8, r8, #1
 8008a88:	f88a 3000 	strb.w	r3, [sl]
 8008a8c:	e4ad      	b.n	80083ea <_dtoa_r+0x49a>
 8008a8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008aec <_dtoa_r+0xb9c>
 8008a94:	b11b      	cbz	r3, 8008a9e <_dtoa_r+0xb4e>
 8008a96:	f10a 0308 	add.w	r3, sl, #8
 8008a9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008a9c:	6013      	str	r3, [r2, #0]
 8008a9e:	4650      	mov	r0, sl
 8008aa0:	b017      	add	sp, #92	@ 0x5c
 8008aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa6:	9b07      	ldr	r3, [sp, #28]
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	f77f ae2e 	ble.w	800870a <_dtoa_r+0x7ba>
 8008aae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ab0:	9308      	str	r3, [sp, #32]
 8008ab2:	2001      	movs	r0, #1
 8008ab4:	e64d      	b.n	8008752 <_dtoa_r+0x802>
 8008ab6:	f1bb 0f00 	cmp.w	fp, #0
 8008aba:	f77f aed9 	ble.w	8008870 <_dtoa_r+0x920>
 8008abe:	4656      	mov	r6, sl
 8008ac0:	9802      	ldr	r0, [sp, #8]
 8008ac2:	4621      	mov	r1, r4
 8008ac4:	f7ff f9ba 	bl	8007e3c <quorem>
 8008ac8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008acc:	f806 3b01 	strb.w	r3, [r6], #1
 8008ad0:	eba6 020a 	sub.w	r2, r6, sl
 8008ad4:	4593      	cmp	fp, r2
 8008ad6:	ddb4      	ble.n	8008a42 <_dtoa_r+0xaf2>
 8008ad8:	9902      	ldr	r1, [sp, #8]
 8008ada:	2300      	movs	r3, #0
 8008adc:	220a      	movs	r2, #10
 8008ade:	4648      	mov	r0, r9
 8008ae0:	f000 f968 	bl	8008db4 <__multadd>
 8008ae4:	9002      	str	r0, [sp, #8]
 8008ae6:	e7eb      	b.n	8008ac0 <_dtoa_r+0xb70>
 8008ae8:	0800c0fb 	.word	0x0800c0fb
 8008aec:	0800c07f 	.word	0x0800c07f

08008af0 <_free_r>:
 8008af0:	b538      	push	{r3, r4, r5, lr}
 8008af2:	4605      	mov	r5, r0
 8008af4:	2900      	cmp	r1, #0
 8008af6:	d041      	beq.n	8008b7c <_free_r+0x8c>
 8008af8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008afc:	1f0c      	subs	r4, r1, #4
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	bfb8      	it	lt
 8008b02:	18e4      	addlt	r4, r4, r3
 8008b04:	f000 f8e8 	bl	8008cd8 <__malloc_lock>
 8008b08:	4a1d      	ldr	r2, [pc, #116]	@ (8008b80 <_free_r+0x90>)
 8008b0a:	6813      	ldr	r3, [r2, #0]
 8008b0c:	b933      	cbnz	r3, 8008b1c <_free_r+0x2c>
 8008b0e:	6063      	str	r3, [r4, #4]
 8008b10:	6014      	str	r4, [r2, #0]
 8008b12:	4628      	mov	r0, r5
 8008b14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b18:	f000 b8e4 	b.w	8008ce4 <__malloc_unlock>
 8008b1c:	42a3      	cmp	r3, r4
 8008b1e:	d908      	bls.n	8008b32 <_free_r+0x42>
 8008b20:	6820      	ldr	r0, [r4, #0]
 8008b22:	1821      	adds	r1, r4, r0
 8008b24:	428b      	cmp	r3, r1
 8008b26:	bf01      	itttt	eq
 8008b28:	6819      	ldreq	r1, [r3, #0]
 8008b2a:	685b      	ldreq	r3, [r3, #4]
 8008b2c:	1809      	addeq	r1, r1, r0
 8008b2e:	6021      	streq	r1, [r4, #0]
 8008b30:	e7ed      	b.n	8008b0e <_free_r+0x1e>
 8008b32:	461a      	mov	r2, r3
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	b10b      	cbz	r3, 8008b3c <_free_r+0x4c>
 8008b38:	42a3      	cmp	r3, r4
 8008b3a:	d9fa      	bls.n	8008b32 <_free_r+0x42>
 8008b3c:	6811      	ldr	r1, [r2, #0]
 8008b3e:	1850      	adds	r0, r2, r1
 8008b40:	42a0      	cmp	r0, r4
 8008b42:	d10b      	bne.n	8008b5c <_free_r+0x6c>
 8008b44:	6820      	ldr	r0, [r4, #0]
 8008b46:	4401      	add	r1, r0
 8008b48:	1850      	adds	r0, r2, r1
 8008b4a:	4283      	cmp	r3, r0
 8008b4c:	6011      	str	r1, [r2, #0]
 8008b4e:	d1e0      	bne.n	8008b12 <_free_r+0x22>
 8008b50:	6818      	ldr	r0, [r3, #0]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	6053      	str	r3, [r2, #4]
 8008b56:	4408      	add	r0, r1
 8008b58:	6010      	str	r0, [r2, #0]
 8008b5a:	e7da      	b.n	8008b12 <_free_r+0x22>
 8008b5c:	d902      	bls.n	8008b64 <_free_r+0x74>
 8008b5e:	230c      	movs	r3, #12
 8008b60:	602b      	str	r3, [r5, #0]
 8008b62:	e7d6      	b.n	8008b12 <_free_r+0x22>
 8008b64:	6820      	ldr	r0, [r4, #0]
 8008b66:	1821      	adds	r1, r4, r0
 8008b68:	428b      	cmp	r3, r1
 8008b6a:	bf04      	itt	eq
 8008b6c:	6819      	ldreq	r1, [r3, #0]
 8008b6e:	685b      	ldreq	r3, [r3, #4]
 8008b70:	6063      	str	r3, [r4, #4]
 8008b72:	bf04      	itt	eq
 8008b74:	1809      	addeq	r1, r1, r0
 8008b76:	6021      	streq	r1, [r4, #0]
 8008b78:	6054      	str	r4, [r2, #4]
 8008b7a:	e7ca      	b.n	8008b12 <_free_r+0x22>
 8008b7c:	bd38      	pop	{r3, r4, r5, pc}
 8008b7e:	bf00      	nop
 8008b80:	200004a4 	.word	0x200004a4

08008b84 <malloc>:
 8008b84:	4b02      	ldr	r3, [pc, #8]	@ (8008b90 <malloc+0xc>)
 8008b86:	4601      	mov	r1, r0
 8008b88:	6818      	ldr	r0, [r3, #0]
 8008b8a:	f000 b825 	b.w	8008bd8 <_malloc_r>
 8008b8e:	bf00      	nop
 8008b90:	2000001c 	.word	0x2000001c

08008b94 <sbrk_aligned>:
 8008b94:	b570      	push	{r4, r5, r6, lr}
 8008b96:	4e0f      	ldr	r6, [pc, #60]	@ (8008bd4 <sbrk_aligned+0x40>)
 8008b98:	460c      	mov	r4, r1
 8008b9a:	6831      	ldr	r1, [r6, #0]
 8008b9c:	4605      	mov	r5, r0
 8008b9e:	b911      	cbnz	r1, 8008ba6 <sbrk_aligned+0x12>
 8008ba0:	f002 fb4a 	bl	800b238 <_sbrk_r>
 8008ba4:	6030      	str	r0, [r6, #0]
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	4628      	mov	r0, r5
 8008baa:	f002 fb45 	bl	800b238 <_sbrk_r>
 8008bae:	1c43      	adds	r3, r0, #1
 8008bb0:	d103      	bne.n	8008bba <sbrk_aligned+0x26>
 8008bb2:	f04f 34ff 	mov.w	r4, #4294967295
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	bd70      	pop	{r4, r5, r6, pc}
 8008bba:	1cc4      	adds	r4, r0, #3
 8008bbc:	f024 0403 	bic.w	r4, r4, #3
 8008bc0:	42a0      	cmp	r0, r4
 8008bc2:	d0f8      	beq.n	8008bb6 <sbrk_aligned+0x22>
 8008bc4:	1a21      	subs	r1, r4, r0
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	f002 fb36 	bl	800b238 <_sbrk_r>
 8008bcc:	3001      	adds	r0, #1
 8008bce:	d1f2      	bne.n	8008bb6 <sbrk_aligned+0x22>
 8008bd0:	e7ef      	b.n	8008bb2 <sbrk_aligned+0x1e>
 8008bd2:	bf00      	nop
 8008bd4:	200004a0 	.word	0x200004a0

08008bd8 <_malloc_r>:
 8008bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bdc:	1ccd      	adds	r5, r1, #3
 8008bde:	f025 0503 	bic.w	r5, r5, #3
 8008be2:	3508      	adds	r5, #8
 8008be4:	2d0c      	cmp	r5, #12
 8008be6:	bf38      	it	cc
 8008be8:	250c      	movcc	r5, #12
 8008bea:	2d00      	cmp	r5, #0
 8008bec:	4606      	mov	r6, r0
 8008bee:	db01      	blt.n	8008bf4 <_malloc_r+0x1c>
 8008bf0:	42a9      	cmp	r1, r5
 8008bf2:	d904      	bls.n	8008bfe <_malloc_r+0x26>
 8008bf4:	230c      	movs	r3, #12
 8008bf6:	6033      	str	r3, [r6, #0]
 8008bf8:	2000      	movs	r0, #0
 8008bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008cd4 <_malloc_r+0xfc>
 8008c02:	f000 f869 	bl	8008cd8 <__malloc_lock>
 8008c06:	f8d8 3000 	ldr.w	r3, [r8]
 8008c0a:	461c      	mov	r4, r3
 8008c0c:	bb44      	cbnz	r4, 8008c60 <_malloc_r+0x88>
 8008c0e:	4629      	mov	r1, r5
 8008c10:	4630      	mov	r0, r6
 8008c12:	f7ff ffbf 	bl	8008b94 <sbrk_aligned>
 8008c16:	1c43      	adds	r3, r0, #1
 8008c18:	4604      	mov	r4, r0
 8008c1a:	d158      	bne.n	8008cce <_malloc_r+0xf6>
 8008c1c:	f8d8 4000 	ldr.w	r4, [r8]
 8008c20:	4627      	mov	r7, r4
 8008c22:	2f00      	cmp	r7, #0
 8008c24:	d143      	bne.n	8008cae <_malloc_r+0xd6>
 8008c26:	2c00      	cmp	r4, #0
 8008c28:	d04b      	beq.n	8008cc2 <_malloc_r+0xea>
 8008c2a:	6823      	ldr	r3, [r4, #0]
 8008c2c:	4639      	mov	r1, r7
 8008c2e:	4630      	mov	r0, r6
 8008c30:	eb04 0903 	add.w	r9, r4, r3
 8008c34:	f002 fb00 	bl	800b238 <_sbrk_r>
 8008c38:	4581      	cmp	r9, r0
 8008c3a:	d142      	bne.n	8008cc2 <_malloc_r+0xea>
 8008c3c:	6821      	ldr	r1, [r4, #0]
 8008c3e:	1a6d      	subs	r5, r5, r1
 8008c40:	4629      	mov	r1, r5
 8008c42:	4630      	mov	r0, r6
 8008c44:	f7ff ffa6 	bl	8008b94 <sbrk_aligned>
 8008c48:	3001      	adds	r0, #1
 8008c4a:	d03a      	beq.n	8008cc2 <_malloc_r+0xea>
 8008c4c:	6823      	ldr	r3, [r4, #0]
 8008c4e:	442b      	add	r3, r5
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	f8d8 3000 	ldr.w	r3, [r8]
 8008c56:	685a      	ldr	r2, [r3, #4]
 8008c58:	bb62      	cbnz	r2, 8008cb4 <_malloc_r+0xdc>
 8008c5a:	f8c8 7000 	str.w	r7, [r8]
 8008c5e:	e00f      	b.n	8008c80 <_malloc_r+0xa8>
 8008c60:	6822      	ldr	r2, [r4, #0]
 8008c62:	1b52      	subs	r2, r2, r5
 8008c64:	d420      	bmi.n	8008ca8 <_malloc_r+0xd0>
 8008c66:	2a0b      	cmp	r2, #11
 8008c68:	d917      	bls.n	8008c9a <_malloc_r+0xc2>
 8008c6a:	1961      	adds	r1, r4, r5
 8008c6c:	42a3      	cmp	r3, r4
 8008c6e:	6025      	str	r5, [r4, #0]
 8008c70:	bf18      	it	ne
 8008c72:	6059      	strne	r1, [r3, #4]
 8008c74:	6863      	ldr	r3, [r4, #4]
 8008c76:	bf08      	it	eq
 8008c78:	f8c8 1000 	streq.w	r1, [r8]
 8008c7c:	5162      	str	r2, [r4, r5]
 8008c7e:	604b      	str	r3, [r1, #4]
 8008c80:	4630      	mov	r0, r6
 8008c82:	f000 f82f 	bl	8008ce4 <__malloc_unlock>
 8008c86:	f104 000b 	add.w	r0, r4, #11
 8008c8a:	1d23      	adds	r3, r4, #4
 8008c8c:	f020 0007 	bic.w	r0, r0, #7
 8008c90:	1ac2      	subs	r2, r0, r3
 8008c92:	bf1c      	itt	ne
 8008c94:	1a1b      	subne	r3, r3, r0
 8008c96:	50a3      	strne	r3, [r4, r2]
 8008c98:	e7af      	b.n	8008bfa <_malloc_r+0x22>
 8008c9a:	6862      	ldr	r2, [r4, #4]
 8008c9c:	42a3      	cmp	r3, r4
 8008c9e:	bf0c      	ite	eq
 8008ca0:	f8c8 2000 	streq.w	r2, [r8]
 8008ca4:	605a      	strne	r2, [r3, #4]
 8008ca6:	e7eb      	b.n	8008c80 <_malloc_r+0xa8>
 8008ca8:	4623      	mov	r3, r4
 8008caa:	6864      	ldr	r4, [r4, #4]
 8008cac:	e7ae      	b.n	8008c0c <_malloc_r+0x34>
 8008cae:	463c      	mov	r4, r7
 8008cb0:	687f      	ldr	r7, [r7, #4]
 8008cb2:	e7b6      	b.n	8008c22 <_malloc_r+0x4a>
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	42a3      	cmp	r3, r4
 8008cba:	d1fb      	bne.n	8008cb4 <_malloc_r+0xdc>
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	6053      	str	r3, [r2, #4]
 8008cc0:	e7de      	b.n	8008c80 <_malloc_r+0xa8>
 8008cc2:	230c      	movs	r3, #12
 8008cc4:	6033      	str	r3, [r6, #0]
 8008cc6:	4630      	mov	r0, r6
 8008cc8:	f000 f80c 	bl	8008ce4 <__malloc_unlock>
 8008ccc:	e794      	b.n	8008bf8 <_malloc_r+0x20>
 8008cce:	6005      	str	r5, [r0, #0]
 8008cd0:	e7d6      	b.n	8008c80 <_malloc_r+0xa8>
 8008cd2:	bf00      	nop
 8008cd4:	200004a4 	.word	0x200004a4

08008cd8 <__malloc_lock>:
 8008cd8:	4801      	ldr	r0, [pc, #4]	@ (8008ce0 <__malloc_lock+0x8>)
 8008cda:	f7ff b8a6 	b.w	8007e2a <__retarget_lock_acquire_recursive>
 8008cde:	bf00      	nop
 8008ce0:	2000049c 	.word	0x2000049c

08008ce4 <__malloc_unlock>:
 8008ce4:	4801      	ldr	r0, [pc, #4]	@ (8008cec <__malloc_unlock+0x8>)
 8008ce6:	f7ff b8a1 	b.w	8007e2c <__retarget_lock_release_recursive>
 8008cea:	bf00      	nop
 8008cec:	2000049c 	.word	0x2000049c

08008cf0 <_Balloc>:
 8008cf0:	b570      	push	{r4, r5, r6, lr}
 8008cf2:	69c6      	ldr	r6, [r0, #28]
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	460d      	mov	r5, r1
 8008cf8:	b976      	cbnz	r6, 8008d18 <_Balloc+0x28>
 8008cfa:	2010      	movs	r0, #16
 8008cfc:	f7ff ff42 	bl	8008b84 <malloc>
 8008d00:	4602      	mov	r2, r0
 8008d02:	61e0      	str	r0, [r4, #28]
 8008d04:	b920      	cbnz	r0, 8008d10 <_Balloc+0x20>
 8008d06:	4b18      	ldr	r3, [pc, #96]	@ (8008d68 <_Balloc+0x78>)
 8008d08:	4818      	ldr	r0, [pc, #96]	@ (8008d6c <_Balloc+0x7c>)
 8008d0a:	216b      	movs	r1, #107	@ 0x6b
 8008d0c:	f002 fabc 	bl	800b288 <__assert_func>
 8008d10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d14:	6006      	str	r6, [r0, #0]
 8008d16:	60c6      	str	r6, [r0, #12]
 8008d18:	69e6      	ldr	r6, [r4, #28]
 8008d1a:	68f3      	ldr	r3, [r6, #12]
 8008d1c:	b183      	cbz	r3, 8008d40 <_Balloc+0x50>
 8008d1e:	69e3      	ldr	r3, [r4, #28]
 8008d20:	68db      	ldr	r3, [r3, #12]
 8008d22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d26:	b9b8      	cbnz	r0, 8008d58 <_Balloc+0x68>
 8008d28:	2101      	movs	r1, #1
 8008d2a:	fa01 f605 	lsl.w	r6, r1, r5
 8008d2e:	1d72      	adds	r2, r6, #5
 8008d30:	0092      	lsls	r2, r2, #2
 8008d32:	4620      	mov	r0, r4
 8008d34:	f002 fac6 	bl	800b2c4 <_calloc_r>
 8008d38:	b160      	cbz	r0, 8008d54 <_Balloc+0x64>
 8008d3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d3e:	e00e      	b.n	8008d5e <_Balloc+0x6e>
 8008d40:	2221      	movs	r2, #33	@ 0x21
 8008d42:	2104      	movs	r1, #4
 8008d44:	4620      	mov	r0, r4
 8008d46:	f002 fabd 	bl	800b2c4 <_calloc_r>
 8008d4a:	69e3      	ldr	r3, [r4, #28]
 8008d4c:	60f0      	str	r0, [r6, #12]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d1e4      	bne.n	8008d1e <_Balloc+0x2e>
 8008d54:	2000      	movs	r0, #0
 8008d56:	bd70      	pop	{r4, r5, r6, pc}
 8008d58:	6802      	ldr	r2, [r0, #0]
 8008d5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d5e:	2300      	movs	r3, #0
 8008d60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d64:	e7f7      	b.n	8008d56 <_Balloc+0x66>
 8008d66:	bf00      	nop
 8008d68:	0800c08c 	.word	0x0800c08c
 8008d6c:	0800c10c 	.word	0x0800c10c

08008d70 <_Bfree>:
 8008d70:	b570      	push	{r4, r5, r6, lr}
 8008d72:	69c6      	ldr	r6, [r0, #28]
 8008d74:	4605      	mov	r5, r0
 8008d76:	460c      	mov	r4, r1
 8008d78:	b976      	cbnz	r6, 8008d98 <_Bfree+0x28>
 8008d7a:	2010      	movs	r0, #16
 8008d7c:	f7ff ff02 	bl	8008b84 <malloc>
 8008d80:	4602      	mov	r2, r0
 8008d82:	61e8      	str	r0, [r5, #28]
 8008d84:	b920      	cbnz	r0, 8008d90 <_Bfree+0x20>
 8008d86:	4b09      	ldr	r3, [pc, #36]	@ (8008dac <_Bfree+0x3c>)
 8008d88:	4809      	ldr	r0, [pc, #36]	@ (8008db0 <_Bfree+0x40>)
 8008d8a:	218f      	movs	r1, #143	@ 0x8f
 8008d8c:	f002 fa7c 	bl	800b288 <__assert_func>
 8008d90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d94:	6006      	str	r6, [r0, #0]
 8008d96:	60c6      	str	r6, [r0, #12]
 8008d98:	b13c      	cbz	r4, 8008daa <_Bfree+0x3a>
 8008d9a:	69eb      	ldr	r3, [r5, #28]
 8008d9c:	6862      	ldr	r2, [r4, #4]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008da4:	6021      	str	r1, [r4, #0]
 8008da6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008daa:	bd70      	pop	{r4, r5, r6, pc}
 8008dac:	0800c08c 	.word	0x0800c08c
 8008db0:	0800c10c 	.word	0x0800c10c

08008db4 <__multadd>:
 8008db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008db8:	690d      	ldr	r5, [r1, #16]
 8008dba:	4607      	mov	r7, r0
 8008dbc:	460c      	mov	r4, r1
 8008dbe:	461e      	mov	r6, r3
 8008dc0:	f101 0c14 	add.w	ip, r1, #20
 8008dc4:	2000      	movs	r0, #0
 8008dc6:	f8dc 3000 	ldr.w	r3, [ip]
 8008dca:	b299      	uxth	r1, r3
 8008dcc:	fb02 6101 	mla	r1, r2, r1, r6
 8008dd0:	0c1e      	lsrs	r6, r3, #16
 8008dd2:	0c0b      	lsrs	r3, r1, #16
 8008dd4:	fb02 3306 	mla	r3, r2, r6, r3
 8008dd8:	b289      	uxth	r1, r1
 8008dda:	3001      	adds	r0, #1
 8008ddc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008de0:	4285      	cmp	r5, r0
 8008de2:	f84c 1b04 	str.w	r1, [ip], #4
 8008de6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008dea:	dcec      	bgt.n	8008dc6 <__multadd+0x12>
 8008dec:	b30e      	cbz	r6, 8008e32 <__multadd+0x7e>
 8008dee:	68a3      	ldr	r3, [r4, #8]
 8008df0:	42ab      	cmp	r3, r5
 8008df2:	dc19      	bgt.n	8008e28 <__multadd+0x74>
 8008df4:	6861      	ldr	r1, [r4, #4]
 8008df6:	4638      	mov	r0, r7
 8008df8:	3101      	adds	r1, #1
 8008dfa:	f7ff ff79 	bl	8008cf0 <_Balloc>
 8008dfe:	4680      	mov	r8, r0
 8008e00:	b928      	cbnz	r0, 8008e0e <__multadd+0x5a>
 8008e02:	4602      	mov	r2, r0
 8008e04:	4b0c      	ldr	r3, [pc, #48]	@ (8008e38 <__multadd+0x84>)
 8008e06:	480d      	ldr	r0, [pc, #52]	@ (8008e3c <__multadd+0x88>)
 8008e08:	21ba      	movs	r1, #186	@ 0xba
 8008e0a:	f002 fa3d 	bl	800b288 <__assert_func>
 8008e0e:	6922      	ldr	r2, [r4, #16]
 8008e10:	3202      	adds	r2, #2
 8008e12:	f104 010c 	add.w	r1, r4, #12
 8008e16:	0092      	lsls	r2, r2, #2
 8008e18:	300c      	adds	r0, #12
 8008e1a:	f002 fa1d 	bl	800b258 <memcpy>
 8008e1e:	4621      	mov	r1, r4
 8008e20:	4638      	mov	r0, r7
 8008e22:	f7ff ffa5 	bl	8008d70 <_Bfree>
 8008e26:	4644      	mov	r4, r8
 8008e28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e2c:	3501      	adds	r5, #1
 8008e2e:	615e      	str	r6, [r3, #20]
 8008e30:	6125      	str	r5, [r4, #16]
 8008e32:	4620      	mov	r0, r4
 8008e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e38:	0800c0fb 	.word	0x0800c0fb
 8008e3c:	0800c10c 	.word	0x0800c10c

08008e40 <__s2b>:
 8008e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e44:	460c      	mov	r4, r1
 8008e46:	4615      	mov	r5, r2
 8008e48:	461f      	mov	r7, r3
 8008e4a:	2209      	movs	r2, #9
 8008e4c:	3308      	adds	r3, #8
 8008e4e:	4606      	mov	r6, r0
 8008e50:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e54:	2100      	movs	r1, #0
 8008e56:	2201      	movs	r2, #1
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	db09      	blt.n	8008e70 <__s2b+0x30>
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	f7ff ff47 	bl	8008cf0 <_Balloc>
 8008e62:	b940      	cbnz	r0, 8008e76 <__s2b+0x36>
 8008e64:	4602      	mov	r2, r0
 8008e66:	4b19      	ldr	r3, [pc, #100]	@ (8008ecc <__s2b+0x8c>)
 8008e68:	4819      	ldr	r0, [pc, #100]	@ (8008ed0 <__s2b+0x90>)
 8008e6a:	21d3      	movs	r1, #211	@ 0xd3
 8008e6c:	f002 fa0c 	bl	800b288 <__assert_func>
 8008e70:	0052      	lsls	r2, r2, #1
 8008e72:	3101      	adds	r1, #1
 8008e74:	e7f0      	b.n	8008e58 <__s2b+0x18>
 8008e76:	9b08      	ldr	r3, [sp, #32]
 8008e78:	6143      	str	r3, [r0, #20]
 8008e7a:	2d09      	cmp	r5, #9
 8008e7c:	f04f 0301 	mov.w	r3, #1
 8008e80:	6103      	str	r3, [r0, #16]
 8008e82:	dd16      	ble.n	8008eb2 <__s2b+0x72>
 8008e84:	f104 0909 	add.w	r9, r4, #9
 8008e88:	46c8      	mov	r8, r9
 8008e8a:	442c      	add	r4, r5
 8008e8c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008e90:	4601      	mov	r1, r0
 8008e92:	3b30      	subs	r3, #48	@ 0x30
 8008e94:	220a      	movs	r2, #10
 8008e96:	4630      	mov	r0, r6
 8008e98:	f7ff ff8c 	bl	8008db4 <__multadd>
 8008e9c:	45a0      	cmp	r8, r4
 8008e9e:	d1f5      	bne.n	8008e8c <__s2b+0x4c>
 8008ea0:	f1a5 0408 	sub.w	r4, r5, #8
 8008ea4:	444c      	add	r4, r9
 8008ea6:	1b2d      	subs	r5, r5, r4
 8008ea8:	1963      	adds	r3, r4, r5
 8008eaa:	42bb      	cmp	r3, r7
 8008eac:	db04      	blt.n	8008eb8 <__s2b+0x78>
 8008eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eb2:	340a      	adds	r4, #10
 8008eb4:	2509      	movs	r5, #9
 8008eb6:	e7f6      	b.n	8008ea6 <__s2b+0x66>
 8008eb8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ebc:	4601      	mov	r1, r0
 8008ebe:	3b30      	subs	r3, #48	@ 0x30
 8008ec0:	220a      	movs	r2, #10
 8008ec2:	4630      	mov	r0, r6
 8008ec4:	f7ff ff76 	bl	8008db4 <__multadd>
 8008ec8:	e7ee      	b.n	8008ea8 <__s2b+0x68>
 8008eca:	bf00      	nop
 8008ecc:	0800c0fb 	.word	0x0800c0fb
 8008ed0:	0800c10c 	.word	0x0800c10c

08008ed4 <__hi0bits>:
 8008ed4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008ed8:	4603      	mov	r3, r0
 8008eda:	bf36      	itet	cc
 8008edc:	0403      	lslcc	r3, r0, #16
 8008ede:	2000      	movcs	r0, #0
 8008ee0:	2010      	movcc	r0, #16
 8008ee2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ee6:	bf3c      	itt	cc
 8008ee8:	021b      	lslcc	r3, r3, #8
 8008eea:	3008      	addcc	r0, #8
 8008eec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ef0:	bf3c      	itt	cc
 8008ef2:	011b      	lslcc	r3, r3, #4
 8008ef4:	3004      	addcc	r0, #4
 8008ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008efa:	bf3c      	itt	cc
 8008efc:	009b      	lslcc	r3, r3, #2
 8008efe:	3002      	addcc	r0, #2
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	db05      	blt.n	8008f10 <__hi0bits+0x3c>
 8008f04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008f08:	f100 0001 	add.w	r0, r0, #1
 8008f0c:	bf08      	it	eq
 8008f0e:	2020      	moveq	r0, #32
 8008f10:	4770      	bx	lr

08008f12 <__lo0bits>:
 8008f12:	6803      	ldr	r3, [r0, #0]
 8008f14:	4602      	mov	r2, r0
 8008f16:	f013 0007 	ands.w	r0, r3, #7
 8008f1a:	d00b      	beq.n	8008f34 <__lo0bits+0x22>
 8008f1c:	07d9      	lsls	r1, r3, #31
 8008f1e:	d421      	bmi.n	8008f64 <__lo0bits+0x52>
 8008f20:	0798      	lsls	r0, r3, #30
 8008f22:	bf49      	itett	mi
 8008f24:	085b      	lsrmi	r3, r3, #1
 8008f26:	089b      	lsrpl	r3, r3, #2
 8008f28:	2001      	movmi	r0, #1
 8008f2a:	6013      	strmi	r3, [r2, #0]
 8008f2c:	bf5c      	itt	pl
 8008f2e:	6013      	strpl	r3, [r2, #0]
 8008f30:	2002      	movpl	r0, #2
 8008f32:	4770      	bx	lr
 8008f34:	b299      	uxth	r1, r3
 8008f36:	b909      	cbnz	r1, 8008f3c <__lo0bits+0x2a>
 8008f38:	0c1b      	lsrs	r3, r3, #16
 8008f3a:	2010      	movs	r0, #16
 8008f3c:	b2d9      	uxtb	r1, r3
 8008f3e:	b909      	cbnz	r1, 8008f44 <__lo0bits+0x32>
 8008f40:	3008      	adds	r0, #8
 8008f42:	0a1b      	lsrs	r3, r3, #8
 8008f44:	0719      	lsls	r1, r3, #28
 8008f46:	bf04      	itt	eq
 8008f48:	091b      	lsreq	r3, r3, #4
 8008f4a:	3004      	addeq	r0, #4
 8008f4c:	0799      	lsls	r1, r3, #30
 8008f4e:	bf04      	itt	eq
 8008f50:	089b      	lsreq	r3, r3, #2
 8008f52:	3002      	addeq	r0, #2
 8008f54:	07d9      	lsls	r1, r3, #31
 8008f56:	d403      	bmi.n	8008f60 <__lo0bits+0x4e>
 8008f58:	085b      	lsrs	r3, r3, #1
 8008f5a:	f100 0001 	add.w	r0, r0, #1
 8008f5e:	d003      	beq.n	8008f68 <__lo0bits+0x56>
 8008f60:	6013      	str	r3, [r2, #0]
 8008f62:	4770      	bx	lr
 8008f64:	2000      	movs	r0, #0
 8008f66:	4770      	bx	lr
 8008f68:	2020      	movs	r0, #32
 8008f6a:	4770      	bx	lr

08008f6c <__i2b>:
 8008f6c:	b510      	push	{r4, lr}
 8008f6e:	460c      	mov	r4, r1
 8008f70:	2101      	movs	r1, #1
 8008f72:	f7ff febd 	bl	8008cf0 <_Balloc>
 8008f76:	4602      	mov	r2, r0
 8008f78:	b928      	cbnz	r0, 8008f86 <__i2b+0x1a>
 8008f7a:	4b05      	ldr	r3, [pc, #20]	@ (8008f90 <__i2b+0x24>)
 8008f7c:	4805      	ldr	r0, [pc, #20]	@ (8008f94 <__i2b+0x28>)
 8008f7e:	f240 1145 	movw	r1, #325	@ 0x145
 8008f82:	f002 f981 	bl	800b288 <__assert_func>
 8008f86:	2301      	movs	r3, #1
 8008f88:	6144      	str	r4, [r0, #20]
 8008f8a:	6103      	str	r3, [r0, #16]
 8008f8c:	bd10      	pop	{r4, pc}
 8008f8e:	bf00      	nop
 8008f90:	0800c0fb 	.word	0x0800c0fb
 8008f94:	0800c10c 	.word	0x0800c10c

08008f98 <__multiply>:
 8008f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9c:	4617      	mov	r7, r2
 8008f9e:	690a      	ldr	r2, [r1, #16]
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	bfa8      	it	ge
 8008fa6:	463b      	movge	r3, r7
 8008fa8:	4689      	mov	r9, r1
 8008faa:	bfa4      	itt	ge
 8008fac:	460f      	movge	r7, r1
 8008fae:	4699      	movge	r9, r3
 8008fb0:	693d      	ldr	r5, [r7, #16]
 8008fb2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	6879      	ldr	r1, [r7, #4]
 8008fba:	eb05 060a 	add.w	r6, r5, sl
 8008fbe:	42b3      	cmp	r3, r6
 8008fc0:	b085      	sub	sp, #20
 8008fc2:	bfb8      	it	lt
 8008fc4:	3101      	addlt	r1, #1
 8008fc6:	f7ff fe93 	bl	8008cf0 <_Balloc>
 8008fca:	b930      	cbnz	r0, 8008fda <__multiply+0x42>
 8008fcc:	4602      	mov	r2, r0
 8008fce:	4b41      	ldr	r3, [pc, #260]	@ (80090d4 <__multiply+0x13c>)
 8008fd0:	4841      	ldr	r0, [pc, #260]	@ (80090d8 <__multiply+0x140>)
 8008fd2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008fd6:	f002 f957 	bl	800b288 <__assert_func>
 8008fda:	f100 0414 	add.w	r4, r0, #20
 8008fde:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008fe2:	4623      	mov	r3, r4
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	4573      	cmp	r3, lr
 8008fe8:	d320      	bcc.n	800902c <__multiply+0x94>
 8008fea:	f107 0814 	add.w	r8, r7, #20
 8008fee:	f109 0114 	add.w	r1, r9, #20
 8008ff2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008ff6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008ffa:	9302      	str	r3, [sp, #8]
 8008ffc:	1beb      	subs	r3, r5, r7
 8008ffe:	3b15      	subs	r3, #21
 8009000:	f023 0303 	bic.w	r3, r3, #3
 8009004:	3304      	adds	r3, #4
 8009006:	3715      	adds	r7, #21
 8009008:	42bd      	cmp	r5, r7
 800900a:	bf38      	it	cc
 800900c:	2304      	movcc	r3, #4
 800900e:	9301      	str	r3, [sp, #4]
 8009010:	9b02      	ldr	r3, [sp, #8]
 8009012:	9103      	str	r1, [sp, #12]
 8009014:	428b      	cmp	r3, r1
 8009016:	d80c      	bhi.n	8009032 <__multiply+0x9a>
 8009018:	2e00      	cmp	r6, #0
 800901a:	dd03      	ble.n	8009024 <__multiply+0x8c>
 800901c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009020:	2b00      	cmp	r3, #0
 8009022:	d055      	beq.n	80090d0 <__multiply+0x138>
 8009024:	6106      	str	r6, [r0, #16]
 8009026:	b005      	add	sp, #20
 8009028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800902c:	f843 2b04 	str.w	r2, [r3], #4
 8009030:	e7d9      	b.n	8008fe6 <__multiply+0x4e>
 8009032:	f8b1 a000 	ldrh.w	sl, [r1]
 8009036:	f1ba 0f00 	cmp.w	sl, #0
 800903a:	d01f      	beq.n	800907c <__multiply+0xe4>
 800903c:	46c4      	mov	ip, r8
 800903e:	46a1      	mov	r9, r4
 8009040:	2700      	movs	r7, #0
 8009042:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009046:	f8d9 3000 	ldr.w	r3, [r9]
 800904a:	fa1f fb82 	uxth.w	fp, r2
 800904e:	b29b      	uxth	r3, r3
 8009050:	fb0a 330b 	mla	r3, sl, fp, r3
 8009054:	443b      	add	r3, r7
 8009056:	f8d9 7000 	ldr.w	r7, [r9]
 800905a:	0c12      	lsrs	r2, r2, #16
 800905c:	0c3f      	lsrs	r7, r7, #16
 800905e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009062:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009066:	b29b      	uxth	r3, r3
 8009068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800906c:	4565      	cmp	r5, ip
 800906e:	f849 3b04 	str.w	r3, [r9], #4
 8009072:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009076:	d8e4      	bhi.n	8009042 <__multiply+0xaa>
 8009078:	9b01      	ldr	r3, [sp, #4]
 800907a:	50e7      	str	r7, [r4, r3]
 800907c:	9b03      	ldr	r3, [sp, #12]
 800907e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009082:	3104      	adds	r1, #4
 8009084:	f1b9 0f00 	cmp.w	r9, #0
 8009088:	d020      	beq.n	80090cc <__multiply+0x134>
 800908a:	6823      	ldr	r3, [r4, #0]
 800908c:	4647      	mov	r7, r8
 800908e:	46a4      	mov	ip, r4
 8009090:	f04f 0a00 	mov.w	sl, #0
 8009094:	f8b7 b000 	ldrh.w	fp, [r7]
 8009098:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800909c:	fb09 220b 	mla	r2, r9, fp, r2
 80090a0:	4452      	add	r2, sl
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090a8:	f84c 3b04 	str.w	r3, [ip], #4
 80090ac:	f857 3b04 	ldr.w	r3, [r7], #4
 80090b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090b4:	f8bc 3000 	ldrh.w	r3, [ip]
 80090b8:	fb09 330a 	mla	r3, r9, sl, r3
 80090bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80090c0:	42bd      	cmp	r5, r7
 80090c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090c6:	d8e5      	bhi.n	8009094 <__multiply+0xfc>
 80090c8:	9a01      	ldr	r2, [sp, #4]
 80090ca:	50a3      	str	r3, [r4, r2]
 80090cc:	3404      	adds	r4, #4
 80090ce:	e79f      	b.n	8009010 <__multiply+0x78>
 80090d0:	3e01      	subs	r6, #1
 80090d2:	e7a1      	b.n	8009018 <__multiply+0x80>
 80090d4:	0800c0fb 	.word	0x0800c0fb
 80090d8:	0800c10c 	.word	0x0800c10c

080090dc <__pow5mult>:
 80090dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090e0:	4615      	mov	r5, r2
 80090e2:	f012 0203 	ands.w	r2, r2, #3
 80090e6:	4607      	mov	r7, r0
 80090e8:	460e      	mov	r6, r1
 80090ea:	d007      	beq.n	80090fc <__pow5mult+0x20>
 80090ec:	4c25      	ldr	r4, [pc, #148]	@ (8009184 <__pow5mult+0xa8>)
 80090ee:	3a01      	subs	r2, #1
 80090f0:	2300      	movs	r3, #0
 80090f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090f6:	f7ff fe5d 	bl	8008db4 <__multadd>
 80090fa:	4606      	mov	r6, r0
 80090fc:	10ad      	asrs	r5, r5, #2
 80090fe:	d03d      	beq.n	800917c <__pow5mult+0xa0>
 8009100:	69fc      	ldr	r4, [r7, #28]
 8009102:	b97c      	cbnz	r4, 8009124 <__pow5mult+0x48>
 8009104:	2010      	movs	r0, #16
 8009106:	f7ff fd3d 	bl	8008b84 <malloc>
 800910a:	4602      	mov	r2, r0
 800910c:	61f8      	str	r0, [r7, #28]
 800910e:	b928      	cbnz	r0, 800911c <__pow5mult+0x40>
 8009110:	4b1d      	ldr	r3, [pc, #116]	@ (8009188 <__pow5mult+0xac>)
 8009112:	481e      	ldr	r0, [pc, #120]	@ (800918c <__pow5mult+0xb0>)
 8009114:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009118:	f002 f8b6 	bl	800b288 <__assert_func>
 800911c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009120:	6004      	str	r4, [r0, #0]
 8009122:	60c4      	str	r4, [r0, #12]
 8009124:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009128:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800912c:	b94c      	cbnz	r4, 8009142 <__pow5mult+0x66>
 800912e:	f240 2171 	movw	r1, #625	@ 0x271
 8009132:	4638      	mov	r0, r7
 8009134:	f7ff ff1a 	bl	8008f6c <__i2b>
 8009138:	2300      	movs	r3, #0
 800913a:	f8c8 0008 	str.w	r0, [r8, #8]
 800913e:	4604      	mov	r4, r0
 8009140:	6003      	str	r3, [r0, #0]
 8009142:	f04f 0900 	mov.w	r9, #0
 8009146:	07eb      	lsls	r3, r5, #31
 8009148:	d50a      	bpl.n	8009160 <__pow5mult+0x84>
 800914a:	4631      	mov	r1, r6
 800914c:	4622      	mov	r2, r4
 800914e:	4638      	mov	r0, r7
 8009150:	f7ff ff22 	bl	8008f98 <__multiply>
 8009154:	4631      	mov	r1, r6
 8009156:	4680      	mov	r8, r0
 8009158:	4638      	mov	r0, r7
 800915a:	f7ff fe09 	bl	8008d70 <_Bfree>
 800915e:	4646      	mov	r6, r8
 8009160:	106d      	asrs	r5, r5, #1
 8009162:	d00b      	beq.n	800917c <__pow5mult+0xa0>
 8009164:	6820      	ldr	r0, [r4, #0]
 8009166:	b938      	cbnz	r0, 8009178 <__pow5mult+0x9c>
 8009168:	4622      	mov	r2, r4
 800916a:	4621      	mov	r1, r4
 800916c:	4638      	mov	r0, r7
 800916e:	f7ff ff13 	bl	8008f98 <__multiply>
 8009172:	6020      	str	r0, [r4, #0]
 8009174:	f8c0 9000 	str.w	r9, [r0]
 8009178:	4604      	mov	r4, r0
 800917a:	e7e4      	b.n	8009146 <__pow5mult+0x6a>
 800917c:	4630      	mov	r0, r6
 800917e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009182:	bf00      	nop
 8009184:	0800c238 	.word	0x0800c238
 8009188:	0800c08c 	.word	0x0800c08c
 800918c:	0800c10c 	.word	0x0800c10c

08009190 <__lshift>:
 8009190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009194:	460c      	mov	r4, r1
 8009196:	6849      	ldr	r1, [r1, #4]
 8009198:	6923      	ldr	r3, [r4, #16]
 800919a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800919e:	68a3      	ldr	r3, [r4, #8]
 80091a0:	4607      	mov	r7, r0
 80091a2:	4691      	mov	r9, r2
 80091a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091a8:	f108 0601 	add.w	r6, r8, #1
 80091ac:	42b3      	cmp	r3, r6
 80091ae:	db0b      	blt.n	80091c8 <__lshift+0x38>
 80091b0:	4638      	mov	r0, r7
 80091b2:	f7ff fd9d 	bl	8008cf0 <_Balloc>
 80091b6:	4605      	mov	r5, r0
 80091b8:	b948      	cbnz	r0, 80091ce <__lshift+0x3e>
 80091ba:	4602      	mov	r2, r0
 80091bc:	4b28      	ldr	r3, [pc, #160]	@ (8009260 <__lshift+0xd0>)
 80091be:	4829      	ldr	r0, [pc, #164]	@ (8009264 <__lshift+0xd4>)
 80091c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80091c4:	f002 f860 	bl	800b288 <__assert_func>
 80091c8:	3101      	adds	r1, #1
 80091ca:	005b      	lsls	r3, r3, #1
 80091cc:	e7ee      	b.n	80091ac <__lshift+0x1c>
 80091ce:	2300      	movs	r3, #0
 80091d0:	f100 0114 	add.w	r1, r0, #20
 80091d4:	f100 0210 	add.w	r2, r0, #16
 80091d8:	4618      	mov	r0, r3
 80091da:	4553      	cmp	r3, sl
 80091dc:	db33      	blt.n	8009246 <__lshift+0xb6>
 80091de:	6920      	ldr	r0, [r4, #16]
 80091e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091e4:	f104 0314 	add.w	r3, r4, #20
 80091e8:	f019 091f 	ands.w	r9, r9, #31
 80091ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091f4:	d02b      	beq.n	800924e <__lshift+0xbe>
 80091f6:	f1c9 0e20 	rsb	lr, r9, #32
 80091fa:	468a      	mov	sl, r1
 80091fc:	2200      	movs	r2, #0
 80091fe:	6818      	ldr	r0, [r3, #0]
 8009200:	fa00 f009 	lsl.w	r0, r0, r9
 8009204:	4310      	orrs	r0, r2
 8009206:	f84a 0b04 	str.w	r0, [sl], #4
 800920a:	f853 2b04 	ldr.w	r2, [r3], #4
 800920e:	459c      	cmp	ip, r3
 8009210:	fa22 f20e 	lsr.w	r2, r2, lr
 8009214:	d8f3      	bhi.n	80091fe <__lshift+0x6e>
 8009216:	ebac 0304 	sub.w	r3, ip, r4
 800921a:	3b15      	subs	r3, #21
 800921c:	f023 0303 	bic.w	r3, r3, #3
 8009220:	3304      	adds	r3, #4
 8009222:	f104 0015 	add.w	r0, r4, #21
 8009226:	4560      	cmp	r0, ip
 8009228:	bf88      	it	hi
 800922a:	2304      	movhi	r3, #4
 800922c:	50ca      	str	r2, [r1, r3]
 800922e:	b10a      	cbz	r2, 8009234 <__lshift+0xa4>
 8009230:	f108 0602 	add.w	r6, r8, #2
 8009234:	3e01      	subs	r6, #1
 8009236:	4638      	mov	r0, r7
 8009238:	612e      	str	r6, [r5, #16]
 800923a:	4621      	mov	r1, r4
 800923c:	f7ff fd98 	bl	8008d70 <_Bfree>
 8009240:	4628      	mov	r0, r5
 8009242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009246:	f842 0f04 	str.w	r0, [r2, #4]!
 800924a:	3301      	adds	r3, #1
 800924c:	e7c5      	b.n	80091da <__lshift+0x4a>
 800924e:	3904      	subs	r1, #4
 8009250:	f853 2b04 	ldr.w	r2, [r3], #4
 8009254:	f841 2f04 	str.w	r2, [r1, #4]!
 8009258:	459c      	cmp	ip, r3
 800925a:	d8f9      	bhi.n	8009250 <__lshift+0xc0>
 800925c:	e7ea      	b.n	8009234 <__lshift+0xa4>
 800925e:	bf00      	nop
 8009260:	0800c0fb 	.word	0x0800c0fb
 8009264:	0800c10c 	.word	0x0800c10c

08009268 <__mcmp>:
 8009268:	690a      	ldr	r2, [r1, #16]
 800926a:	4603      	mov	r3, r0
 800926c:	6900      	ldr	r0, [r0, #16]
 800926e:	1a80      	subs	r0, r0, r2
 8009270:	b530      	push	{r4, r5, lr}
 8009272:	d10e      	bne.n	8009292 <__mcmp+0x2a>
 8009274:	3314      	adds	r3, #20
 8009276:	3114      	adds	r1, #20
 8009278:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800927c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009280:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009284:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009288:	4295      	cmp	r5, r2
 800928a:	d003      	beq.n	8009294 <__mcmp+0x2c>
 800928c:	d205      	bcs.n	800929a <__mcmp+0x32>
 800928e:	f04f 30ff 	mov.w	r0, #4294967295
 8009292:	bd30      	pop	{r4, r5, pc}
 8009294:	42a3      	cmp	r3, r4
 8009296:	d3f3      	bcc.n	8009280 <__mcmp+0x18>
 8009298:	e7fb      	b.n	8009292 <__mcmp+0x2a>
 800929a:	2001      	movs	r0, #1
 800929c:	e7f9      	b.n	8009292 <__mcmp+0x2a>
	...

080092a0 <__mdiff>:
 80092a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a4:	4689      	mov	r9, r1
 80092a6:	4606      	mov	r6, r0
 80092a8:	4611      	mov	r1, r2
 80092aa:	4648      	mov	r0, r9
 80092ac:	4614      	mov	r4, r2
 80092ae:	f7ff ffdb 	bl	8009268 <__mcmp>
 80092b2:	1e05      	subs	r5, r0, #0
 80092b4:	d112      	bne.n	80092dc <__mdiff+0x3c>
 80092b6:	4629      	mov	r1, r5
 80092b8:	4630      	mov	r0, r6
 80092ba:	f7ff fd19 	bl	8008cf0 <_Balloc>
 80092be:	4602      	mov	r2, r0
 80092c0:	b928      	cbnz	r0, 80092ce <__mdiff+0x2e>
 80092c2:	4b3f      	ldr	r3, [pc, #252]	@ (80093c0 <__mdiff+0x120>)
 80092c4:	f240 2137 	movw	r1, #567	@ 0x237
 80092c8:	483e      	ldr	r0, [pc, #248]	@ (80093c4 <__mdiff+0x124>)
 80092ca:	f001 ffdd 	bl	800b288 <__assert_func>
 80092ce:	2301      	movs	r3, #1
 80092d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092d4:	4610      	mov	r0, r2
 80092d6:	b003      	add	sp, #12
 80092d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092dc:	bfbc      	itt	lt
 80092de:	464b      	movlt	r3, r9
 80092e0:	46a1      	movlt	r9, r4
 80092e2:	4630      	mov	r0, r6
 80092e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80092e8:	bfba      	itte	lt
 80092ea:	461c      	movlt	r4, r3
 80092ec:	2501      	movlt	r5, #1
 80092ee:	2500      	movge	r5, #0
 80092f0:	f7ff fcfe 	bl	8008cf0 <_Balloc>
 80092f4:	4602      	mov	r2, r0
 80092f6:	b918      	cbnz	r0, 8009300 <__mdiff+0x60>
 80092f8:	4b31      	ldr	r3, [pc, #196]	@ (80093c0 <__mdiff+0x120>)
 80092fa:	f240 2145 	movw	r1, #581	@ 0x245
 80092fe:	e7e3      	b.n	80092c8 <__mdiff+0x28>
 8009300:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009304:	6926      	ldr	r6, [r4, #16]
 8009306:	60c5      	str	r5, [r0, #12]
 8009308:	f109 0310 	add.w	r3, r9, #16
 800930c:	f109 0514 	add.w	r5, r9, #20
 8009310:	f104 0e14 	add.w	lr, r4, #20
 8009314:	f100 0b14 	add.w	fp, r0, #20
 8009318:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800931c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009320:	9301      	str	r3, [sp, #4]
 8009322:	46d9      	mov	r9, fp
 8009324:	f04f 0c00 	mov.w	ip, #0
 8009328:	9b01      	ldr	r3, [sp, #4]
 800932a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800932e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009332:	9301      	str	r3, [sp, #4]
 8009334:	fa1f f38a 	uxth.w	r3, sl
 8009338:	4619      	mov	r1, r3
 800933a:	b283      	uxth	r3, r0
 800933c:	1acb      	subs	r3, r1, r3
 800933e:	0c00      	lsrs	r0, r0, #16
 8009340:	4463      	add	r3, ip
 8009342:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009346:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800934a:	b29b      	uxth	r3, r3
 800934c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009350:	4576      	cmp	r6, lr
 8009352:	f849 3b04 	str.w	r3, [r9], #4
 8009356:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800935a:	d8e5      	bhi.n	8009328 <__mdiff+0x88>
 800935c:	1b33      	subs	r3, r6, r4
 800935e:	3b15      	subs	r3, #21
 8009360:	f023 0303 	bic.w	r3, r3, #3
 8009364:	3415      	adds	r4, #21
 8009366:	3304      	adds	r3, #4
 8009368:	42a6      	cmp	r6, r4
 800936a:	bf38      	it	cc
 800936c:	2304      	movcc	r3, #4
 800936e:	441d      	add	r5, r3
 8009370:	445b      	add	r3, fp
 8009372:	461e      	mov	r6, r3
 8009374:	462c      	mov	r4, r5
 8009376:	4544      	cmp	r4, r8
 8009378:	d30e      	bcc.n	8009398 <__mdiff+0xf8>
 800937a:	f108 0103 	add.w	r1, r8, #3
 800937e:	1b49      	subs	r1, r1, r5
 8009380:	f021 0103 	bic.w	r1, r1, #3
 8009384:	3d03      	subs	r5, #3
 8009386:	45a8      	cmp	r8, r5
 8009388:	bf38      	it	cc
 800938a:	2100      	movcc	r1, #0
 800938c:	440b      	add	r3, r1
 800938e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009392:	b191      	cbz	r1, 80093ba <__mdiff+0x11a>
 8009394:	6117      	str	r7, [r2, #16]
 8009396:	e79d      	b.n	80092d4 <__mdiff+0x34>
 8009398:	f854 1b04 	ldr.w	r1, [r4], #4
 800939c:	46e6      	mov	lr, ip
 800939e:	0c08      	lsrs	r0, r1, #16
 80093a0:	fa1c fc81 	uxtah	ip, ip, r1
 80093a4:	4471      	add	r1, lr
 80093a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80093aa:	b289      	uxth	r1, r1
 80093ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80093b0:	f846 1b04 	str.w	r1, [r6], #4
 80093b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80093b8:	e7dd      	b.n	8009376 <__mdiff+0xd6>
 80093ba:	3f01      	subs	r7, #1
 80093bc:	e7e7      	b.n	800938e <__mdiff+0xee>
 80093be:	bf00      	nop
 80093c0:	0800c0fb 	.word	0x0800c0fb
 80093c4:	0800c10c 	.word	0x0800c10c

080093c8 <__ulp>:
 80093c8:	b082      	sub	sp, #8
 80093ca:	ed8d 0b00 	vstr	d0, [sp]
 80093ce:	9a01      	ldr	r2, [sp, #4]
 80093d0:	4b0f      	ldr	r3, [pc, #60]	@ (8009410 <__ulp+0x48>)
 80093d2:	4013      	ands	r3, r2
 80093d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80093d8:	2b00      	cmp	r3, #0
 80093da:	dc08      	bgt.n	80093ee <__ulp+0x26>
 80093dc:	425b      	negs	r3, r3
 80093de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80093e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80093e6:	da04      	bge.n	80093f2 <__ulp+0x2a>
 80093e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80093ec:	4113      	asrs	r3, r2
 80093ee:	2200      	movs	r2, #0
 80093f0:	e008      	b.n	8009404 <__ulp+0x3c>
 80093f2:	f1a2 0314 	sub.w	r3, r2, #20
 80093f6:	2b1e      	cmp	r3, #30
 80093f8:	bfda      	itte	le
 80093fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80093fe:	40da      	lsrle	r2, r3
 8009400:	2201      	movgt	r2, #1
 8009402:	2300      	movs	r3, #0
 8009404:	4619      	mov	r1, r3
 8009406:	4610      	mov	r0, r2
 8009408:	ec41 0b10 	vmov	d0, r0, r1
 800940c:	b002      	add	sp, #8
 800940e:	4770      	bx	lr
 8009410:	7ff00000 	.word	0x7ff00000

08009414 <__b2d>:
 8009414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009418:	6906      	ldr	r6, [r0, #16]
 800941a:	f100 0814 	add.w	r8, r0, #20
 800941e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009422:	1f37      	subs	r7, r6, #4
 8009424:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009428:	4610      	mov	r0, r2
 800942a:	f7ff fd53 	bl	8008ed4 <__hi0bits>
 800942e:	f1c0 0320 	rsb	r3, r0, #32
 8009432:	280a      	cmp	r0, #10
 8009434:	600b      	str	r3, [r1, #0]
 8009436:	491b      	ldr	r1, [pc, #108]	@ (80094a4 <__b2d+0x90>)
 8009438:	dc15      	bgt.n	8009466 <__b2d+0x52>
 800943a:	f1c0 0c0b 	rsb	ip, r0, #11
 800943e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009442:	45b8      	cmp	r8, r7
 8009444:	ea43 0501 	orr.w	r5, r3, r1
 8009448:	bf34      	ite	cc
 800944a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800944e:	2300      	movcs	r3, #0
 8009450:	3015      	adds	r0, #21
 8009452:	fa02 f000 	lsl.w	r0, r2, r0
 8009456:	fa23 f30c 	lsr.w	r3, r3, ip
 800945a:	4303      	orrs	r3, r0
 800945c:	461c      	mov	r4, r3
 800945e:	ec45 4b10 	vmov	d0, r4, r5
 8009462:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009466:	45b8      	cmp	r8, r7
 8009468:	bf3a      	itte	cc
 800946a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800946e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009472:	2300      	movcs	r3, #0
 8009474:	380b      	subs	r0, #11
 8009476:	d012      	beq.n	800949e <__b2d+0x8a>
 8009478:	f1c0 0120 	rsb	r1, r0, #32
 800947c:	fa23 f401 	lsr.w	r4, r3, r1
 8009480:	4082      	lsls	r2, r0
 8009482:	4322      	orrs	r2, r4
 8009484:	4547      	cmp	r7, r8
 8009486:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800948a:	bf8c      	ite	hi
 800948c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009490:	2200      	movls	r2, #0
 8009492:	4083      	lsls	r3, r0
 8009494:	40ca      	lsrs	r2, r1
 8009496:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800949a:	4313      	orrs	r3, r2
 800949c:	e7de      	b.n	800945c <__b2d+0x48>
 800949e:	ea42 0501 	orr.w	r5, r2, r1
 80094a2:	e7db      	b.n	800945c <__b2d+0x48>
 80094a4:	3ff00000 	.word	0x3ff00000

080094a8 <__d2b>:
 80094a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80094ac:	460f      	mov	r7, r1
 80094ae:	2101      	movs	r1, #1
 80094b0:	ec59 8b10 	vmov	r8, r9, d0
 80094b4:	4616      	mov	r6, r2
 80094b6:	f7ff fc1b 	bl	8008cf0 <_Balloc>
 80094ba:	4604      	mov	r4, r0
 80094bc:	b930      	cbnz	r0, 80094cc <__d2b+0x24>
 80094be:	4602      	mov	r2, r0
 80094c0:	4b23      	ldr	r3, [pc, #140]	@ (8009550 <__d2b+0xa8>)
 80094c2:	4824      	ldr	r0, [pc, #144]	@ (8009554 <__d2b+0xac>)
 80094c4:	f240 310f 	movw	r1, #783	@ 0x30f
 80094c8:	f001 fede 	bl	800b288 <__assert_func>
 80094cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80094d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094d4:	b10d      	cbz	r5, 80094da <__d2b+0x32>
 80094d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094da:	9301      	str	r3, [sp, #4]
 80094dc:	f1b8 0300 	subs.w	r3, r8, #0
 80094e0:	d023      	beq.n	800952a <__d2b+0x82>
 80094e2:	4668      	mov	r0, sp
 80094e4:	9300      	str	r3, [sp, #0]
 80094e6:	f7ff fd14 	bl	8008f12 <__lo0bits>
 80094ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 80094ee:	b1d0      	cbz	r0, 8009526 <__d2b+0x7e>
 80094f0:	f1c0 0320 	rsb	r3, r0, #32
 80094f4:	fa02 f303 	lsl.w	r3, r2, r3
 80094f8:	430b      	orrs	r3, r1
 80094fa:	40c2      	lsrs	r2, r0
 80094fc:	6163      	str	r3, [r4, #20]
 80094fe:	9201      	str	r2, [sp, #4]
 8009500:	9b01      	ldr	r3, [sp, #4]
 8009502:	61a3      	str	r3, [r4, #24]
 8009504:	2b00      	cmp	r3, #0
 8009506:	bf0c      	ite	eq
 8009508:	2201      	moveq	r2, #1
 800950a:	2202      	movne	r2, #2
 800950c:	6122      	str	r2, [r4, #16]
 800950e:	b1a5      	cbz	r5, 800953a <__d2b+0x92>
 8009510:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009514:	4405      	add	r5, r0
 8009516:	603d      	str	r5, [r7, #0]
 8009518:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800951c:	6030      	str	r0, [r6, #0]
 800951e:	4620      	mov	r0, r4
 8009520:	b003      	add	sp, #12
 8009522:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009526:	6161      	str	r1, [r4, #20]
 8009528:	e7ea      	b.n	8009500 <__d2b+0x58>
 800952a:	a801      	add	r0, sp, #4
 800952c:	f7ff fcf1 	bl	8008f12 <__lo0bits>
 8009530:	9b01      	ldr	r3, [sp, #4]
 8009532:	6163      	str	r3, [r4, #20]
 8009534:	3020      	adds	r0, #32
 8009536:	2201      	movs	r2, #1
 8009538:	e7e8      	b.n	800950c <__d2b+0x64>
 800953a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800953e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009542:	6038      	str	r0, [r7, #0]
 8009544:	6918      	ldr	r0, [r3, #16]
 8009546:	f7ff fcc5 	bl	8008ed4 <__hi0bits>
 800954a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800954e:	e7e5      	b.n	800951c <__d2b+0x74>
 8009550:	0800c0fb 	.word	0x0800c0fb
 8009554:	0800c10c 	.word	0x0800c10c

08009558 <__ratio>:
 8009558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800955c:	b085      	sub	sp, #20
 800955e:	e9cd 1000 	strd	r1, r0, [sp]
 8009562:	a902      	add	r1, sp, #8
 8009564:	f7ff ff56 	bl	8009414 <__b2d>
 8009568:	9800      	ldr	r0, [sp, #0]
 800956a:	a903      	add	r1, sp, #12
 800956c:	ec55 4b10 	vmov	r4, r5, d0
 8009570:	f7ff ff50 	bl	8009414 <__b2d>
 8009574:	9b01      	ldr	r3, [sp, #4]
 8009576:	6919      	ldr	r1, [r3, #16]
 8009578:	9b00      	ldr	r3, [sp, #0]
 800957a:	691b      	ldr	r3, [r3, #16]
 800957c:	1ac9      	subs	r1, r1, r3
 800957e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009582:	1a9b      	subs	r3, r3, r2
 8009584:	ec5b ab10 	vmov	sl, fp, d0
 8009588:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800958c:	2b00      	cmp	r3, #0
 800958e:	bfce      	itee	gt
 8009590:	462a      	movgt	r2, r5
 8009592:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009596:	465a      	movle	r2, fp
 8009598:	462f      	mov	r7, r5
 800959a:	46d9      	mov	r9, fp
 800959c:	bfcc      	ite	gt
 800959e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80095a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80095a6:	464b      	mov	r3, r9
 80095a8:	4652      	mov	r2, sl
 80095aa:	4620      	mov	r0, r4
 80095ac:	4639      	mov	r1, r7
 80095ae:	f7f7 f97d 	bl	80008ac <__aeabi_ddiv>
 80095b2:	ec41 0b10 	vmov	d0, r0, r1
 80095b6:	b005      	add	sp, #20
 80095b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080095bc <__copybits>:
 80095bc:	3901      	subs	r1, #1
 80095be:	b570      	push	{r4, r5, r6, lr}
 80095c0:	1149      	asrs	r1, r1, #5
 80095c2:	6914      	ldr	r4, [r2, #16]
 80095c4:	3101      	adds	r1, #1
 80095c6:	f102 0314 	add.w	r3, r2, #20
 80095ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80095ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80095d2:	1f05      	subs	r5, r0, #4
 80095d4:	42a3      	cmp	r3, r4
 80095d6:	d30c      	bcc.n	80095f2 <__copybits+0x36>
 80095d8:	1aa3      	subs	r3, r4, r2
 80095da:	3b11      	subs	r3, #17
 80095dc:	f023 0303 	bic.w	r3, r3, #3
 80095e0:	3211      	adds	r2, #17
 80095e2:	42a2      	cmp	r2, r4
 80095e4:	bf88      	it	hi
 80095e6:	2300      	movhi	r3, #0
 80095e8:	4418      	add	r0, r3
 80095ea:	2300      	movs	r3, #0
 80095ec:	4288      	cmp	r0, r1
 80095ee:	d305      	bcc.n	80095fc <__copybits+0x40>
 80095f0:	bd70      	pop	{r4, r5, r6, pc}
 80095f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80095f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80095fa:	e7eb      	b.n	80095d4 <__copybits+0x18>
 80095fc:	f840 3b04 	str.w	r3, [r0], #4
 8009600:	e7f4      	b.n	80095ec <__copybits+0x30>

08009602 <__any_on>:
 8009602:	f100 0214 	add.w	r2, r0, #20
 8009606:	6900      	ldr	r0, [r0, #16]
 8009608:	114b      	asrs	r3, r1, #5
 800960a:	4298      	cmp	r0, r3
 800960c:	b510      	push	{r4, lr}
 800960e:	db11      	blt.n	8009634 <__any_on+0x32>
 8009610:	dd0a      	ble.n	8009628 <__any_on+0x26>
 8009612:	f011 011f 	ands.w	r1, r1, #31
 8009616:	d007      	beq.n	8009628 <__any_on+0x26>
 8009618:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800961c:	fa24 f001 	lsr.w	r0, r4, r1
 8009620:	fa00 f101 	lsl.w	r1, r0, r1
 8009624:	428c      	cmp	r4, r1
 8009626:	d10b      	bne.n	8009640 <__any_on+0x3e>
 8009628:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800962c:	4293      	cmp	r3, r2
 800962e:	d803      	bhi.n	8009638 <__any_on+0x36>
 8009630:	2000      	movs	r0, #0
 8009632:	bd10      	pop	{r4, pc}
 8009634:	4603      	mov	r3, r0
 8009636:	e7f7      	b.n	8009628 <__any_on+0x26>
 8009638:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800963c:	2900      	cmp	r1, #0
 800963e:	d0f5      	beq.n	800962c <__any_on+0x2a>
 8009640:	2001      	movs	r0, #1
 8009642:	e7f6      	b.n	8009632 <__any_on+0x30>

08009644 <sulp>:
 8009644:	b570      	push	{r4, r5, r6, lr}
 8009646:	4604      	mov	r4, r0
 8009648:	460d      	mov	r5, r1
 800964a:	ec45 4b10 	vmov	d0, r4, r5
 800964e:	4616      	mov	r6, r2
 8009650:	f7ff feba 	bl	80093c8 <__ulp>
 8009654:	ec51 0b10 	vmov	r0, r1, d0
 8009658:	b17e      	cbz	r6, 800967a <sulp+0x36>
 800965a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800965e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009662:	2b00      	cmp	r3, #0
 8009664:	dd09      	ble.n	800967a <sulp+0x36>
 8009666:	051b      	lsls	r3, r3, #20
 8009668:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800966c:	2400      	movs	r4, #0
 800966e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009672:	4622      	mov	r2, r4
 8009674:	462b      	mov	r3, r5
 8009676:	f7f6 ffef 	bl	8000658 <__aeabi_dmul>
 800967a:	ec41 0b10 	vmov	d0, r0, r1
 800967e:	bd70      	pop	{r4, r5, r6, pc}

08009680 <_strtod_l>:
 8009680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009684:	b09f      	sub	sp, #124	@ 0x7c
 8009686:	460c      	mov	r4, r1
 8009688:	9217      	str	r2, [sp, #92]	@ 0x5c
 800968a:	2200      	movs	r2, #0
 800968c:	921a      	str	r2, [sp, #104]	@ 0x68
 800968e:	9005      	str	r0, [sp, #20]
 8009690:	f04f 0a00 	mov.w	sl, #0
 8009694:	f04f 0b00 	mov.w	fp, #0
 8009698:	460a      	mov	r2, r1
 800969a:	9219      	str	r2, [sp, #100]	@ 0x64
 800969c:	7811      	ldrb	r1, [r2, #0]
 800969e:	292b      	cmp	r1, #43	@ 0x2b
 80096a0:	d04a      	beq.n	8009738 <_strtod_l+0xb8>
 80096a2:	d838      	bhi.n	8009716 <_strtod_l+0x96>
 80096a4:	290d      	cmp	r1, #13
 80096a6:	d832      	bhi.n	800970e <_strtod_l+0x8e>
 80096a8:	2908      	cmp	r1, #8
 80096aa:	d832      	bhi.n	8009712 <_strtod_l+0x92>
 80096ac:	2900      	cmp	r1, #0
 80096ae:	d03b      	beq.n	8009728 <_strtod_l+0xa8>
 80096b0:	2200      	movs	r2, #0
 80096b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80096b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80096b6:	782a      	ldrb	r2, [r5, #0]
 80096b8:	2a30      	cmp	r2, #48	@ 0x30
 80096ba:	f040 80b2 	bne.w	8009822 <_strtod_l+0x1a2>
 80096be:	786a      	ldrb	r2, [r5, #1]
 80096c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80096c4:	2a58      	cmp	r2, #88	@ 0x58
 80096c6:	d16e      	bne.n	80097a6 <_strtod_l+0x126>
 80096c8:	9302      	str	r3, [sp, #8]
 80096ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096cc:	9301      	str	r3, [sp, #4]
 80096ce:	ab1a      	add	r3, sp, #104	@ 0x68
 80096d0:	9300      	str	r3, [sp, #0]
 80096d2:	4a8f      	ldr	r2, [pc, #572]	@ (8009910 <_strtod_l+0x290>)
 80096d4:	9805      	ldr	r0, [sp, #20]
 80096d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80096d8:	a919      	add	r1, sp, #100	@ 0x64
 80096da:	f001 fe6f 	bl	800b3bc <__gethex>
 80096de:	f010 060f 	ands.w	r6, r0, #15
 80096e2:	4604      	mov	r4, r0
 80096e4:	d005      	beq.n	80096f2 <_strtod_l+0x72>
 80096e6:	2e06      	cmp	r6, #6
 80096e8:	d128      	bne.n	800973c <_strtod_l+0xbc>
 80096ea:	3501      	adds	r5, #1
 80096ec:	2300      	movs	r3, #0
 80096ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80096f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80096f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f040 858e 	bne.w	800a216 <_strtod_l+0xb96>
 80096fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096fc:	b1cb      	cbz	r3, 8009732 <_strtod_l+0xb2>
 80096fe:	4652      	mov	r2, sl
 8009700:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009704:	ec43 2b10 	vmov	d0, r2, r3
 8009708:	b01f      	add	sp, #124	@ 0x7c
 800970a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970e:	2920      	cmp	r1, #32
 8009710:	d1ce      	bne.n	80096b0 <_strtod_l+0x30>
 8009712:	3201      	adds	r2, #1
 8009714:	e7c1      	b.n	800969a <_strtod_l+0x1a>
 8009716:	292d      	cmp	r1, #45	@ 0x2d
 8009718:	d1ca      	bne.n	80096b0 <_strtod_l+0x30>
 800971a:	2101      	movs	r1, #1
 800971c:	910e      	str	r1, [sp, #56]	@ 0x38
 800971e:	1c51      	adds	r1, r2, #1
 8009720:	9119      	str	r1, [sp, #100]	@ 0x64
 8009722:	7852      	ldrb	r2, [r2, #1]
 8009724:	2a00      	cmp	r2, #0
 8009726:	d1c5      	bne.n	80096b4 <_strtod_l+0x34>
 8009728:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800972a:	9419      	str	r4, [sp, #100]	@ 0x64
 800972c:	2b00      	cmp	r3, #0
 800972e:	f040 8570 	bne.w	800a212 <_strtod_l+0xb92>
 8009732:	4652      	mov	r2, sl
 8009734:	465b      	mov	r3, fp
 8009736:	e7e5      	b.n	8009704 <_strtod_l+0x84>
 8009738:	2100      	movs	r1, #0
 800973a:	e7ef      	b.n	800971c <_strtod_l+0x9c>
 800973c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800973e:	b13a      	cbz	r2, 8009750 <_strtod_l+0xd0>
 8009740:	2135      	movs	r1, #53	@ 0x35
 8009742:	a81c      	add	r0, sp, #112	@ 0x70
 8009744:	f7ff ff3a 	bl	80095bc <__copybits>
 8009748:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800974a:	9805      	ldr	r0, [sp, #20]
 800974c:	f7ff fb10 	bl	8008d70 <_Bfree>
 8009750:	3e01      	subs	r6, #1
 8009752:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009754:	2e04      	cmp	r6, #4
 8009756:	d806      	bhi.n	8009766 <_strtod_l+0xe6>
 8009758:	e8df f006 	tbb	[pc, r6]
 800975c:	201d0314 	.word	0x201d0314
 8009760:	14          	.byte	0x14
 8009761:	00          	.byte	0x00
 8009762:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009766:	05e1      	lsls	r1, r4, #23
 8009768:	bf48      	it	mi
 800976a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800976e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009772:	0d1b      	lsrs	r3, r3, #20
 8009774:	051b      	lsls	r3, r3, #20
 8009776:	2b00      	cmp	r3, #0
 8009778:	d1bb      	bne.n	80096f2 <_strtod_l+0x72>
 800977a:	f7fe fb2b 	bl	8007dd4 <__errno>
 800977e:	2322      	movs	r3, #34	@ 0x22
 8009780:	6003      	str	r3, [r0, #0]
 8009782:	e7b6      	b.n	80096f2 <_strtod_l+0x72>
 8009784:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009788:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800978c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009790:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009794:	e7e7      	b.n	8009766 <_strtod_l+0xe6>
 8009796:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009918 <_strtod_l+0x298>
 800979a:	e7e4      	b.n	8009766 <_strtod_l+0xe6>
 800979c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80097a0:	f04f 3aff 	mov.w	sl, #4294967295
 80097a4:	e7df      	b.n	8009766 <_strtod_l+0xe6>
 80097a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097a8:	1c5a      	adds	r2, r3, #1
 80097aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80097ac:	785b      	ldrb	r3, [r3, #1]
 80097ae:	2b30      	cmp	r3, #48	@ 0x30
 80097b0:	d0f9      	beq.n	80097a6 <_strtod_l+0x126>
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d09d      	beq.n	80096f2 <_strtod_l+0x72>
 80097b6:	2301      	movs	r3, #1
 80097b8:	2700      	movs	r7, #0
 80097ba:	9308      	str	r3, [sp, #32]
 80097bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097be:	930c      	str	r3, [sp, #48]	@ 0x30
 80097c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80097c2:	46b9      	mov	r9, r7
 80097c4:	220a      	movs	r2, #10
 80097c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80097c8:	7805      	ldrb	r5, [r0, #0]
 80097ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80097ce:	b2d9      	uxtb	r1, r3
 80097d0:	2909      	cmp	r1, #9
 80097d2:	d928      	bls.n	8009826 <_strtod_l+0x1a6>
 80097d4:	494f      	ldr	r1, [pc, #316]	@ (8009914 <_strtod_l+0x294>)
 80097d6:	2201      	movs	r2, #1
 80097d8:	f7fe faa0 	bl	8007d1c <strncmp>
 80097dc:	2800      	cmp	r0, #0
 80097de:	d032      	beq.n	8009846 <_strtod_l+0x1c6>
 80097e0:	2000      	movs	r0, #0
 80097e2:	462a      	mov	r2, r5
 80097e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80097e6:	464d      	mov	r5, r9
 80097e8:	4603      	mov	r3, r0
 80097ea:	2a65      	cmp	r2, #101	@ 0x65
 80097ec:	d001      	beq.n	80097f2 <_strtod_l+0x172>
 80097ee:	2a45      	cmp	r2, #69	@ 0x45
 80097f0:	d114      	bne.n	800981c <_strtod_l+0x19c>
 80097f2:	b91d      	cbnz	r5, 80097fc <_strtod_l+0x17c>
 80097f4:	9a08      	ldr	r2, [sp, #32]
 80097f6:	4302      	orrs	r2, r0
 80097f8:	d096      	beq.n	8009728 <_strtod_l+0xa8>
 80097fa:	2500      	movs	r5, #0
 80097fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80097fe:	1c62      	adds	r2, r4, #1
 8009800:	9219      	str	r2, [sp, #100]	@ 0x64
 8009802:	7862      	ldrb	r2, [r4, #1]
 8009804:	2a2b      	cmp	r2, #43	@ 0x2b
 8009806:	d07a      	beq.n	80098fe <_strtod_l+0x27e>
 8009808:	2a2d      	cmp	r2, #45	@ 0x2d
 800980a:	d07e      	beq.n	800990a <_strtod_l+0x28a>
 800980c:	f04f 0c00 	mov.w	ip, #0
 8009810:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009814:	2909      	cmp	r1, #9
 8009816:	f240 8085 	bls.w	8009924 <_strtod_l+0x2a4>
 800981a:	9419      	str	r4, [sp, #100]	@ 0x64
 800981c:	f04f 0800 	mov.w	r8, #0
 8009820:	e0a5      	b.n	800996e <_strtod_l+0x2ee>
 8009822:	2300      	movs	r3, #0
 8009824:	e7c8      	b.n	80097b8 <_strtod_l+0x138>
 8009826:	f1b9 0f08 	cmp.w	r9, #8
 800982a:	bfd8      	it	le
 800982c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800982e:	f100 0001 	add.w	r0, r0, #1
 8009832:	bfda      	itte	le
 8009834:	fb02 3301 	mlale	r3, r2, r1, r3
 8009838:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800983a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800983e:	f109 0901 	add.w	r9, r9, #1
 8009842:	9019      	str	r0, [sp, #100]	@ 0x64
 8009844:	e7bf      	b.n	80097c6 <_strtod_l+0x146>
 8009846:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009848:	1c5a      	adds	r2, r3, #1
 800984a:	9219      	str	r2, [sp, #100]	@ 0x64
 800984c:	785a      	ldrb	r2, [r3, #1]
 800984e:	f1b9 0f00 	cmp.w	r9, #0
 8009852:	d03b      	beq.n	80098cc <_strtod_l+0x24c>
 8009854:	900a      	str	r0, [sp, #40]	@ 0x28
 8009856:	464d      	mov	r5, r9
 8009858:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800985c:	2b09      	cmp	r3, #9
 800985e:	d912      	bls.n	8009886 <_strtod_l+0x206>
 8009860:	2301      	movs	r3, #1
 8009862:	e7c2      	b.n	80097ea <_strtod_l+0x16a>
 8009864:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009866:	1c5a      	adds	r2, r3, #1
 8009868:	9219      	str	r2, [sp, #100]	@ 0x64
 800986a:	785a      	ldrb	r2, [r3, #1]
 800986c:	3001      	adds	r0, #1
 800986e:	2a30      	cmp	r2, #48	@ 0x30
 8009870:	d0f8      	beq.n	8009864 <_strtod_l+0x1e4>
 8009872:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009876:	2b08      	cmp	r3, #8
 8009878:	f200 84d2 	bhi.w	800a220 <_strtod_l+0xba0>
 800987c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800987e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009880:	2000      	movs	r0, #0
 8009882:	930c      	str	r3, [sp, #48]	@ 0x30
 8009884:	4605      	mov	r5, r0
 8009886:	3a30      	subs	r2, #48	@ 0x30
 8009888:	f100 0301 	add.w	r3, r0, #1
 800988c:	d018      	beq.n	80098c0 <_strtod_l+0x240>
 800988e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009890:	4419      	add	r1, r3
 8009892:	910a      	str	r1, [sp, #40]	@ 0x28
 8009894:	462e      	mov	r6, r5
 8009896:	f04f 0e0a 	mov.w	lr, #10
 800989a:	1c71      	adds	r1, r6, #1
 800989c:	eba1 0c05 	sub.w	ip, r1, r5
 80098a0:	4563      	cmp	r3, ip
 80098a2:	dc15      	bgt.n	80098d0 <_strtod_l+0x250>
 80098a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80098a8:	182b      	adds	r3, r5, r0
 80098aa:	2b08      	cmp	r3, #8
 80098ac:	f105 0501 	add.w	r5, r5, #1
 80098b0:	4405      	add	r5, r0
 80098b2:	dc1a      	bgt.n	80098ea <_strtod_l+0x26a>
 80098b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80098b6:	230a      	movs	r3, #10
 80098b8:	fb03 2301 	mla	r3, r3, r1, r2
 80098bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098be:	2300      	movs	r3, #0
 80098c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098c2:	1c51      	adds	r1, r2, #1
 80098c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80098c6:	7852      	ldrb	r2, [r2, #1]
 80098c8:	4618      	mov	r0, r3
 80098ca:	e7c5      	b.n	8009858 <_strtod_l+0x1d8>
 80098cc:	4648      	mov	r0, r9
 80098ce:	e7ce      	b.n	800986e <_strtod_l+0x1ee>
 80098d0:	2e08      	cmp	r6, #8
 80098d2:	dc05      	bgt.n	80098e0 <_strtod_l+0x260>
 80098d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80098d6:	fb0e f606 	mul.w	r6, lr, r6
 80098da:	960b      	str	r6, [sp, #44]	@ 0x2c
 80098dc:	460e      	mov	r6, r1
 80098de:	e7dc      	b.n	800989a <_strtod_l+0x21a>
 80098e0:	2910      	cmp	r1, #16
 80098e2:	bfd8      	it	le
 80098e4:	fb0e f707 	mulle.w	r7, lr, r7
 80098e8:	e7f8      	b.n	80098dc <_strtod_l+0x25c>
 80098ea:	2b0f      	cmp	r3, #15
 80098ec:	bfdc      	itt	le
 80098ee:	230a      	movle	r3, #10
 80098f0:	fb03 2707 	mlale	r7, r3, r7, r2
 80098f4:	e7e3      	b.n	80098be <_strtod_l+0x23e>
 80098f6:	2300      	movs	r3, #0
 80098f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80098fa:	2301      	movs	r3, #1
 80098fc:	e77a      	b.n	80097f4 <_strtod_l+0x174>
 80098fe:	f04f 0c00 	mov.w	ip, #0
 8009902:	1ca2      	adds	r2, r4, #2
 8009904:	9219      	str	r2, [sp, #100]	@ 0x64
 8009906:	78a2      	ldrb	r2, [r4, #2]
 8009908:	e782      	b.n	8009810 <_strtod_l+0x190>
 800990a:	f04f 0c01 	mov.w	ip, #1
 800990e:	e7f8      	b.n	8009902 <_strtod_l+0x282>
 8009910:	0800c34c 	.word	0x0800c34c
 8009914:	0800c165 	.word	0x0800c165
 8009918:	7ff00000 	.word	0x7ff00000
 800991c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800991e:	1c51      	adds	r1, r2, #1
 8009920:	9119      	str	r1, [sp, #100]	@ 0x64
 8009922:	7852      	ldrb	r2, [r2, #1]
 8009924:	2a30      	cmp	r2, #48	@ 0x30
 8009926:	d0f9      	beq.n	800991c <_strtod_l+0x29c>
 8009928:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800992c:	2908      	cmp	r1, #8
 800992e:	f63f af75 	bhi.w	800981c <_strtod_l+0x19c>
 8009932:	3a30      	subs	r2, #48	@ 0x30
 8009934:	9209      	str	r2, [sp, #36]	@ 0x24
 8009936:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009938:	920f      	str	r2, [sp, #60]	@ 0x3c
 800993a:	f04f 080a 	mov.w	r8, #10
 800993e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009940:	1c56      	adds	r6, r2, #1
 8009942:	9619      	str	r6, [sp, #100]	@ 0x64
 8009944:	7852      	ldrb	r2, [r2, #1]
 8009946:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800994a:	f1be 0f09 	cmp.w	lr, #9
 800994e:	d939      	bls.n	80099c4 <_strtod_l+0x344>
 8009950:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009952:	1a76      	subs	r6, r6, r1
 8009954:	2e08      	cmp	r6, #8
 8009956:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800995a:	dc03      	bgt.n	8009964 <_strtod_l+0x2e4>
 800995c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800995e:	4588      	cmp	r8, r1
 8009960:	bfa8      	it	ge
 8009962:	4688      	movge	r8, r1
 8009964:	f1bc 0f00 	cmp.w	ip, #0
 8009968:	d001      	beq.n	800996e <_strtod_l+0x2ee>
 800996a:	f1c8 0800 	rsb	r8, r8, #0
 800996e:	2d00      	cmp	r5, #0
 8009970:	d14e      	bne.n	8009a10 <_strtod_l+0x390>
 8009972:	9908      	ldr	r1, [sp, #32]
 8009974:	4308      	orrs	r0, r1
 8009976:	f47f aebc 	bne.w	80096f2 <_strtod_l+0x72>
 800997a:	2b00      	cmp	r3, #0
 800997c:	f47f aed4 	bne.w	8009728 <_strtod_l+0xa8>
 8009980:	2a69      	cmp	r2, #105	@ 0x69
 8009982:	d028      	beq.n	80099d6 <_strtod_l+0x356>
 8009984:	dc25      	bgt.n	80099d2 <_strtod_l+0x352>
 8009986:	2a49      	cmp	r2, #73	@ 0x49
 8009988:	d025      	beq.n	80099d6 <_strtod_l+0x356>
 800998a:	2a4e      	cmp	r2, #78	@ 0x4e
 800998c:	f47f aecc 	bne.w	8009728 <_strtod_l+0xa8>
 8009990:	499a      	ldr	r1, [pc, #616]	@ (8009bfc <_strtod_l+0x57c>)
 8009992:	a819      	add	r0, sp, #100	@ 0x64
 8009994:	f001 ff34 	bl	800b800 <__match>
 8009998:	2800      	cmp	r0, #0
 800999a:	f43f aec5 	beq.w	8009728 <_strtod_l+0xa8>
 800999e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	2b28      	cmp	r3, #40	@ 0x28
 80099a4:	d12e      	bne.n	8009a04 <_strtod_l+0x384>
 80099a6:	4996      	ldr	r1, [pc, #600]	@ (8009c00 <_strtod_l+0x580>)
 80099a8:	aa1c      	add	r2, sp, #112	@ 0x70
 80099aa:	a819      	add	r0, sp, #100	@ 0x64
 80099ac:	f001 ff3c 	bl	800b828 <__hexnan>
 80099b0:	2805      	cmp	r0, #5
 80099b2:	d127      	bne.n	8009a04 <_strtod_l+0x384>
 80099b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80099b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80099ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80099be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80099c2:	e696      	b.n	80096f2 <_strtod_l+0x72>
 80099c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80099c6:	fb08 2101 	mla	r1, r8, r1, r2
 80099ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80099ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80099d0:	e7b5      	b.n	800993e <_strtod_l+0x2be>
 80099d2:	2a6e      	cmp	r2, #110	@ 0x6e
 80099d4:	e7da      	b.n	800998c <_strtod_l+0x30c>
 80099d6:	498b      	ldr	r1, [pc, #556]	@ (8009c04 <_strtod_l+0x584>)
 80099d8:	a819      	add	r0, sp, #100	@ 0x64
 80099da:	f001 ff11 	bl	800b800 <__match>
 80099de:	2800      	cmp	r0, #0
 80099e0:	f43f aea2 	beq.w	8009728 <_strtod_l+0xa8>
 80099e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099e6:	4988      	ldr	r1, [pc, #544]	@ (8009c08 <_strtod_l+0x588>)
 80099e8:	3b01      	subs	r3, #1
 80099ea:	a819      	add	r0, sp, #100	@ 0x64
 80099ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80099ee:	f001 ff07 	bl	800b800 <__match>
 80099f2:	b910      	cbnz	r0, 80099fa <_strtod_l+0x37a>
 80099f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099f6:	3301      	adds	r3, #1
 80099f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80099fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009c18 <_strtod_l+0x598>
 80099fe:	f04f 0a00 	mov.w	sl, #0
 8009a02:	e676      	b.n	80096f2 <_strtod_l+0x72>
 8009a04:	4881      	ldr	r0, [pc, #516]	@ (8009c0c <_strtod_l+0x58c>)
 8009a06:	f001 fc37 	bl	800b278 <nan>
 8009a0a:	ec5b ab10 	vmov	sl, fp, d0
 8009a0e:	e670      	b.n	80096f2 <_strtod_l+0x72>
 8009a10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a12:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009a14:	eba8 0303 	sub.w	r3, r8, r3
 8009a18:	f1b9 0f00 	cmp.w	r9, #0
 8009a1c:	bf08      	it	eq
 8009a1e:	46a9      	moveq	r9, r5
 8009a20:	2d10      	cmp	r5, #16
 8009a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a24:	462c      	mov	r4, r5
 8009a26:	bfa8      	it	ge
 8009a28:	2410      	movge	r4, #16
 8009a2a:	f7f6 fd9b 	bl	8000564 <__aeabi_ui2d>
 8009a2e:	2d09      	cmp	r5, #9
 8009a30:	4682      	mov	sl, r0
 8009a32:	468b      	mov	fp, r1
 8009a34:	dc13      	bgt.n	8009a5e <_strtod_l+0x3de>
 8009a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	f43f ae5a 	beq.w	80096f2 <_strtod_l+0x72>
 8009a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a40:	dd78      	ble.n	8009b34 <_strtod_l+0x4b4>
 8009a42:	2b16      	cmp	r3, #22
 8009a44:	dc5f      	bgt.n	8009b06 <_strtod_l+0x486>
 8009a46:	4972      	ldr	r1, [pc, #456]	@ (8009c10 <_strtod_l+0x590>)
 8009a48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009a4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a50:	4652      	mov	r2, sl
 8009a52:	465b      	mov	r3, fp
 8009a54:	f7f6 fe00 	bl	8000658 <__aeabi_dmul>
 8009a58:	4682      	mov	sl, r0
 8009a5a:	468b      	mov	fp, r1
 8009a5c:	e649      	b.n	80096f2 <_strtod_l+0x72>
 8009a5e:	4b6c      	ldr	r3, [pc, #432]	@ (8009c10 <_strtod_l+0x590>)
 8009a60:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a64:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009a68:	f7f6 fdf6 	bl	8000658 <__aeabi_dmul>
 8009a6c:	4682      	mov	sl, r0
 8009a6e:	4638      	mov	r0, r7
 8009a70:	468b      	mov	fp, r1
 8009a72:	f7f6 fd77 	bl	8000564 <__aeabi_ui2d>
 8009a76:	4602      	mov	r2, r0
 8009a78:	460b      	mov	r3, r1
 8009a7a:	4650      	mov	r0, sl
 8009a7c:	4659      	mov	r1, fp
 8009a7e:	f7f6 fc35 	bl	80002ec <__adddf3>
 8009a82:	2d0f      	cmp	r5, #15
 8009a84:	4682      	mov	sl, r0
 8009a86:	468b      	mov	fp, r1
 8009a88:	ddd5      	ble.n	8009a36 <_strtod_l+0x3b6>
 8009a8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a8c:	1b2c      	subs	r4, r5, r4
 8009a8e:	441c      	add	r4, r3
 8009a90:	2c00      	cmp	r4, #0
 8009a92:	f340 8093 	ble.w	8009bbc <_strtod_l+0x53c>
 8009a96:	f014 030f 	ands.w	r3, r4, #15
 8009a9a:	d00a      	beq.n	8009ab2 <_strtod_l+0x432>
 8009a9c:	495c      	ldr	r1, [pc, #368]	@ (8009c10 <_strtod_l+0x590>)
 8009a9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009aa2:	4652      	mov	r2, sl
 8009aa4:	465b      	mov	r3, fp
 8009aa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009aaa:	f7f6 fdd5 	bl	8000658 <__aeabi_dmul>
 8009aae:	4682      	mov	sl, r0
 8009ab0:	468b      	mov	fp, r1
 8009ab2:	f034 040f 	bics.w	r4, r4, #15
 8009ab6:	d073      	beq.n	8009ba0 <_strtod_l+0x520>
 8009ab8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009abc:	dd49      	ble.n	8009b52 <_strtod_l+0x4d2>
 8009abe:	2400      	movs	r4, #0
 8009ac0:	46a0      	mov	r8, r4
 8009ac2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009ac4:	46a1      	mov	r9, r4
 8009ac6:	9a05      	ldr	r2, [sp, #20]
 8009ac8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009c18 <_strtod_l+0x598>
 8009acc:	2322      	movs	r3, #34	@ 0x22
 8009ace:	6013      	str	r3, [r2, #0]
 8009ad0:	f04f 0a00 	mov.w	sl, #0
 8009ad4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	f43f ae0b 	beq.w	80096f2 <_strtod_l+0x72>
 8009adc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ade:	9805      	ldr	r0, [sp, #20]
 8009ae0:	f7ff f946 	bl	8008d70 <_Bfree>
 8009ae4:	9805      	ldr	r0, [sp, #20]
 8009ae6:	4649      	mov	r1, r9
 8009ae8:	f7ff f942 	bl	8008d70 <_Bfree>
 8009aec:	9805      	ldr	r0, [sp, #20]
 8009aee:	4641      	mov	r1, r8
 8009af0:	f7ff f93e 	bl	8008d70 <_Bfree>
 8009af4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009af6:	9805      	ldr	r0, [sp, #20]
 8009af8:	f7ff f93a 	bl	8008d70 <_Bfree>
 8009afc:	9805      	ldr	r0, [sp, #20]
 8009afe:	4621      	mov	r1, r4
 8009b00:	f7ff f936 	bl	8008d70 <_Bfree>
 8009b04:	e5f5      	b.n	80096f2 <_strtod_l+0x72>
 8009b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b08:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	dbbc      	blt.n	8009a8a <_strtod_l+0x40a>
 8009b10:	4c3f      	ldr	r4, [pc, #252]	@ (8009c10 <_strtod_l+0x590>)
 8009b12:	f1c5 050f 	rsb	r5, r5, #15
 8009b16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009b1a:	4652      	mov	r2, sl
 8009b1c:	465b      	mov	r3, fp
 8009b1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b22:	f7f6 fd99 	bl	8000658 <__aeabi_dmul>
 8009b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b28:	1b5d      	subs	r5, r3, r5
 8009b2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009b2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009b32:	e78f      	b.n	8009a54 <_strtod_l+0x3d4>
 8009b34:	3316      	adds	r3, #22
 8009b36:	dba8      	blt.n	8009a8a <_strtod_l+0x40a>
 8009b38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b3a:	eba3 0808 	sub.w	r8, r3, r8
 8009b3e:	4b34      	ldr	r3, [pc, #208]	@ (8009c10 <_strtod_l+0x590>)
 8009b40:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009b44:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009b48:	4650      	mov	r0, sl
 8009b4a:	4659      	mov	r1, fp
 8009b4c:	f7f6 feae 	bl	80008ac <__aeabi_ddiv>
 8009b50:	e782      	b.n	8009a58 <_strtod_l+0x3d8>
 8009b52:	2300      	movs	r3, #0
 8009b54:	4f2f      	ldr	r7, [pc, #188]	@ (8009c14 <_strtod_l+0x594>)
 8009b56:	1124      	asrs	r4, r4, #4
 8009b58:	4650      	mov	r0, sl
 8009b5a:	4659      	mov	r1, fp
 8009b5c:	461e      	mov	r6, r3
 8009b5e:	2c01      	cmp	r4, #1
 8009b60:	dc21      	bgt.n	8009ba6 <_strtod_l+0x526>
 8009b62:	b10b      	cbz	r3, 8009b68 <_strtod_l+0x4e8>
 8009b64:	4682      	mov	sl, r0
 8009b66:	468b      	mov	fp, r1
 8009b68:	492a      	ldr	r1, [pc, #168]	@ (8009c14 <_strtod_l+0x594>)
 8009b6a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009b6e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009b72:	4652      	mov	r2, sl
 8009b74:	465b      	mov	r3, fp
 8009b76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b7a:	f7f6 fd6d 	bl	8000658 <__aeabi_dmul>
 8009b7e:	4b26      	ldr	r3, [pc, #152]	@ (8009c18 <_strtod_l+0x598>)
 8009b80:	460a      	mov	r2, r1
 8009b82:	400b      	ands	r3, r1
 8009b84:	4925      	ldr	r1, [pc, #148]	@ (8009c1c <_strtod_l+0x59c>)
 8009b86:	428b      	cmp	r3, r1
 8009b88:	4682      	mov	sl, r0
 8009b8a:	d898      	bhi.n	8009abe <_strtod_l+0x43e>
 8009b8c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009b90:	428b      	cmp	r3, r1
 8009b92:	bf86      	itte	hi
 8009b94:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009c20 <_strtod_l+0x5a0>
 8009b98:	f04f 3aff 	movhi.w	sl, #4294967295
 8009b9c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	9308      	str	r3, [sp, #32]
 8009ba4:	e076      	b.n	8009c94 <_strtod_l+0x614>
 8009ba6:	07e2      	lsls	r2, r4, #31
 8009ba8:	d504      	bpl.n	8009bb4 <_strtod_l+0x534>
 8009baa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bae:	f7f6 fd53 	bl	8000658 <__aeabi_dmul>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	3601      	adds	r6, #1
 8009bb6:	1064      	asrs	r4, r4, #1
 8009bb8:	3708      	adds	r7, #8
 8009bba:	e7d0      	b.n	8009b5e <_strtod_l+0x4de>
 8009bbc:	d0f0      	beq.n	8009ba0 <_strtod_l+0x520>
 8009bbe:	4264      	negs	r4, r4
 8009bc0:	f014 020f 	ands.w	r2, r4, #15
 8009bc4:	d00a      	beq.n	8009bdc <_strtod_l+0x55c>
 8009bc6:	4b12      	ldr	r3, [pc, #72]	@ (8009c10 <_strtod_l+0x590>)
 8009bc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bcc:	4650      	mov	r0, sl
 8009bce:	4659      	mov	r1, fp
 8009bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd4:	f7f6 fe6a 	bl	80008ac <__aeabi_ddiv>
 8009bd8:	4682      	mov	sl, r0
 8009bda:	468b      	mov	fp, r1
 8009bdc:	1124      	asrs	r4, r4, #4
 8009bde:	d0df      	beq.n	8009ba0 <_strtod_l+0x520>
 8009be0:	2c1f      	cmp	r4, #31
 8009be2:	dd1f      	ble.n	8009c24 <_strtod_l+0x5a4>
 8009be4:	2400      	movs	r4, #0
 8009be6:	46a0      	mov	r8, r4
 8009be8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009bea:	46a1      	mov	r9, r4
 8009bec:	9a05      	ldr	r2, [sp, #20]
 8009bee:	2322      	movs	r3, #34	@ 0x22
 8009bf0:	f04f 0a00 	mov.w	sl, #0
 8009bf4:	f04f 0b00 	mov.w	fp, #0
 8009bf8:	6013      	str	r3, [r2, #0]
 8009bfa:	e76b      	b.n	8009ad4 <_strtod_l+0x454>
 8009bfc:	0800c055 	.word	0x0800c055
 8009c00:	0800c338 	.word	0x0800c338
 8009c04:	0800c04d 	.word	0x0800c04d
 8009c08:	0800c082 	.word	0x0800c082
 8009c0c:	0800c1d6 	.word	0x0800c1d6
 8009c10:	0800c270 	.word	0x0800c270
 8009c14:	0800c248 	.word	0x0800c248
 8009c18:	7ff00000 	.word	0x7ff00000
 8009c1c:	7ca00000 	.word	0x7ca00000
 8009c20:	7fefffff 	.word	0x7fefffff
 8009c24:	f014 0310 	ands.w	r3, r4, #16
 8009c28:	bf18      	it	ne
 8009c2a:	236a      	movne	r3, #106	@ 0x6a
 8009c2c:	4ea9      	ldr	r6, [pc, #676]	@ (8009ed4 <_strtod_l+0x854>)
 8009c2e:	9308      	str	r3, [sp, #32]
 8009c30:	4650      	mov	r0, sl
 8009c32:	4659      	mov	r1, fp
 8009c34:	2300      	movs	r3, #0
 8009c36:	07e7      	lsls	r7, r4, #31
 8009c38:	d504      	bpl.n	8009c44 <_strtod_l+0x5c4>
 8009c3a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c3e:	f7f6 fd0b 	bl	8000658 <__aeabi_dmul>
 8009c42:	2301      	movs	r3, #1
 8009c44:	1064      	asrs	r4, r4, #1
 8009c46:	f106 0608 	add.w	r6, r6, #8
 8009c4a:	d1f4      	bne.n	8009c36 <_strtod_l+0x5b6>
 8009c4c:	b10b      	cbz	r3, 8009c52 <_strtod_l+0x5d2>
 8009c4e:	4682      	mov	sl, r0
 8009c50:	468b      	mov	fp, r1
 8009c52:	9b08      	ldr	r3, [sp, #32]
 8009c54:	b1b3      	cbz	r3, 8009c84 <_strtod_l+0x604>
 8009c56:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009c5a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	4659      	mov	r1, fp
 8009c62:	dd0f      	ble.n	8009c84 <_strtod_l+0x604>
 8009c64:	2b1f      	cmp	r3, #31
 8009c66:	dd56      	ble.n	8009d16 <_strtod_l+0x696>
 8009c68:	2b34      	cmp	r3, #52	@ 0x34
 8009c6a:	bfde      	ittt	le
 8009c6c:	f04f 33ff 	movle.w	r3, #4294967295
 8009c70:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009c74:	4093      	lslle	r3, r2
 8009c76:	f04f 0a00 	mov.w	sl, #0
 8009c7a:	bfcc      	ite	gt
 8009c7c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009c80:	ea03 0b01 	andle.w	fp, r3, r1
 8009c84:	2200      	movs	r2, #0
 8009c86:	2300      	movs	r3, #0
 8009c88:	4650      	mov	r0, sl
 8009c8a:	4659      	mov	r1, fp
 8009c8c:	f7f6 ff4c 	bl	8000b28 <__aeabi_dcmpeq>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	d1a7      	bne.n	8009be4 <_strtod_l+0x564>
 8009c94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c96:	9300      	str	r3, [sp, #0]
 8009c98:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009c9a:	9805      	ldr	r0, [sp, #20]
 8009c9c:	462b      	mov	r3, r5
 8009c9e:	464a      	mov	r2, r9
 8009ca0:	f7ff f8ce 	bl	8008e40 <__s2b>
 8009ca4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	f43f af09 	beq.w	8009abe <_strtod_l+0x43e>
 8009cac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cb0:	2a00      	cmp	r2, #0
 8009cb2:	eba3 0308 	sub.w	r3, r3, r8
 8009cb6:	bfa8      	it	ge
 8009cb8:	2300      	movge	r3, #0
 8009cba:	9312      	str	r3, [sp, #72]	@ 0x48
 8009cbc:	2400      	movs	r4, #0
 8009cbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009cc2:	9316      	str	r3, [sp, #88]	@ 0x58
 8009cc4:	46a0      	mov	r8, r4
 8009cc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cc8:	9805      	ldr	r0, [sp, #20]
 8009cca:	6859      	ldr	r1, [r3, #4]
 8009ccc:	f7ff f810 	bl	8008cf0 <_Balloc>
 8009cd0:	4681      	mov	r9, r0
 8009cd2:	2800      	cmp	r0, #0
 8009cd4:	f43f aef7 	beq.w	8009ac6 <_strtod_l+0x446>
 8009cd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cda:	691a      	ldr	r2, [r3, #16]
 8009cdc:	3202      	adds	r2, #2
 8009cde:	f103 010c 	add.w	r1, r3, #12
 8009ce2:	0092      	lsls	r2, r2, #2
 8009ce4:	300c      	adds	r0, #12
 8009ce6:	f001 fab7 	bl	800b258 <memcpy>
 8009cea:	ec4b ab10 	vmov	d0, sl, fp
 8009cee:	9805      	ldr	r0, [sp, #20]
 8009cf0:	aa1c      	add	r2, sp, #112	@ 0x70
 8009cf2:	a91b      	add	r1, sp, #108	@ 0x6c
 8009cf4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009cf8:	f7ff fbd6 	bl	80094a8 <__d2b>
 8009cfc:	901a      	str	r0, [sp, #104]	@ 0x68
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	f43f aee1 	beq.w	8009ac6 <_strtod_l+0x446>
 8009d04:	9805      	ldr	r0, [sp, #20]
 8009d06:	2101      	movs	r1, #1
 8009d08:	f7ff f930 	bl	8008f6c <__i2b>
 8009d0c:	4680      	mov	r8, r0
 8009d0e:	b948      	cbnz	r0, 8009d24 <_strtod_l+0x6a4>
 8009d10:	f04f 0800 	mov.w	r8, #0
 8009d14:	e6d7      	b.n	8009ac6 <_strtod_l+0x446>
 8009d16:	f04f 32ff 	mov.w	r2, #4294967295
 8009d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8009d1e:	ea03 0a0a 	and.w	sl, r3, sl
 8009d22:	e7af      	b.n	8009c84 <_strtod_l+0x604>
 8009d24:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009d26:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009d28:	2d00      	cmp	r5, #0
 8009d2a:	bfab      	itete	ge
 8009d2c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009d2e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009d30:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009d32:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009d34:	bfac      	ite	ge
 8009d36:	18ef      	addge	r7, r5, r3
 8009d38:	1b5e      	sublt	r6, r3, r5
 8009d3a:	9b08      	ldr	r3, [sp, #32]
 8009d3c:	1aed      	subs	r5, r5, r3
 8009d3e:	4415      	add	r5, r2
 8009d40:	4b65      	ldr	r3, [pc, #404]	@ (8009ed8 <_strtod_l+0x858>)
 8009d42:	3d01      	subs	r5, #1
 8009d44:	429d      	cmp	r5, r3
 8009d46:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009d4a:	da50      	bge.n	8009dee <_strtod_l+0x76e>
 8009d4c:	1b5b      	subs	r3, r3, r5
 8009d4e:	2b1f      	cmp	r3, #31
 8009d50:	eba2 0203 	sub.w	r2, r2, r3
 8009d54:	f04f 0101 	mov.w	r1, #1
 8009d58:	dc3d      	bgt.n	8009dd6 <_strtod_l+0x756>
 8009d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8009d5e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009d60:	2300      	movs	r3, #0
 8009d62:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d64:	18bd      	adds	r5, r7, r2
 8009d66:	9b08      	ldr	r3, [sp, #32]
 8009d68:	42af      	cmp	r7, r5
 8009d6a:	4416      	add	r6, r2
 8009d6c:	441e      	add	r6, r3
 8009d6e:	463b      	mov	r3, r7
 8009d70:	bfa8      	it	ge
 8009d72:	462b      	movge	r3, r5
 8009d74:	42b3      	cmp	r3, r6
 8009d76:	bfa8      	it	ge
 8009d78:	4633      	movge	r3, r6
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	bfc2      	ittt	gt
 8009d7e:	1aed      	subgt	r5, r5, r3
 8009d80:	1af6      	subgt	r6, r6, r3
 8009d82:	1aff      	subgt	r7, r7, r3
 8009d84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	dd16      	ble.n	8009db8 <_strtod_l+0x738>
 8009d8a:	4641      	mov	r1, r8
 8009d8c:	9805      	ldr	r0, [sp, #20]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	f7ff f9a4 	bl	80090dc <__pow5mult>
 8009d94:	4680      	mov	r8, r0
 8009d96:	2800      	cmp	r0, #0
 8009d98:	d0ba      	beq.n	8009d10 <_strtod_l+0x690>
 8009d9a:	4601      	mov	r1, r0
 8009d9c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009d9e:	9805      	ldr	r0, [sp, #20]
 8009da0:	f7ff f8fa 	bl	8008f98 <__multiply>
 8009da4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009da6:	2800      	cmp	r0, #0
 8009da8:	f43f ae8d 	beq.w	8009ac6 <_strtod_l+0x446>
 8009dac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009dae:	9805      	ldr	r0, [sp, #20]
 8009db0:	f7fe ffde 	bl	8008d70 <_Bfree>
 8009db4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009db6:	931a      	str	r3, [sp, #104]	@ 0x68
 8009db8:	2d00      	cmp	r5, #0
 8009dba:	dc1d      	bgt.n	8009df8 <_strtod_l+0x778>
 8009dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	dd23      	ble.n	8009e0a <_strtod_l+0x78a>
 8009dc2:	4649      	mov	r1, r9
 8009dc4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009dc6:	9805      	ldr	r0, [sp, #20]
 8009dc8:	f7ff f988 	bl	80090dc <__pow5mult>
 8009dcc:	4681      	mov	r9, r0
 8009dce:	b9e0      	cbnz	r0, 8009e0a <_strtod_l+0x78a>
 8009dd0:	f04f 0900 	mov.w	r9, #0
 8009dd4:	e677      	b.n	8009ac6 <_strtod_l+0x446>
 8009dd6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009dda:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009dde:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009de2:	35e2      	adds	r5, #226	@ 0xe2
 8009de4:	fa01 f305 	lsl.w	r3, r1, r5
 8009de8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009dea:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009dec:	e7ba      	b.n	8009d64 <_strtod_l+0x6e4>
 8009dee:	2300      	movs	r3, #0
 8009df0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009df2:	2301      	movs	r3, #1
 8009df4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009df6:	e7b5      	b.n	8009d64 <_strtod_l+0x6e4>
 8009df8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009dfa:	9805      	ldr	r0, [sp, #20]
 8009dfc:	462a      	mov	r2, r5
 8009dfe:	f7ff f9c7 	bl	8009190 <__lshift>
 8009e02:	901a      	str	r0, [sp, #104]	@ 0x68
 8009e04:	2800      	cmp	r0, #0
 8009e06:	d1d9      	bne.n	8009dbc <_strtod_l+0x73c>
 8009e08:	e65d      	b.n	8009ac6 <_strtod_l+0x446>
 8009e0a:	2e00      	cmp	r6, #0
 8009e0c:	dd07      	ble.n	8009e1e <_strtod_l+0x79e>
 8009e0e:	4649      	mov	r1, r9
 8009e10:	9805      	ldr	r0, [sp, #20]
 8009e12:	4632      	mov	r2, r6
 8009e14:	f7ff f9bc 	bl	8009190 <__lshift>
 8009e18:	4681      	mov	r9, r0
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d0d8      	beq.n	8009dd0 <_strtod_l+0x750>
 8009e1e:	2f00      	cmp	r7, #0
 8009e20:	dd08      	ble.n	8009e34 <_strtod_l+0x7b4>
 8009e22:	4641      	mov	r1, r8
 8009e24:	9805      	ldr	r0, [sp, #20]
 8009e26:	463a      	mov	r2, r7
 8009e28:	f7ff f9b2 	bl	8009190 <__lshift>
 8009e2c:	4680      	mov	r8, r0
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	f43f ae49 	beq.w	8009ac6 <_strtod_l+0x446>
 8009e34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e36:	9805      	ldr	r0, [sp, #20]
 8009e38:	464a      	mov	r2, r9
 8009e3a:	f7ff fa31 	bl	80092a0 <__mdiff>
 8009e3e:	4604      	mov	r4, r0
 8009e40:	2800      	cmp	r0, #0
 8009e42:	f43f ae40 	beq.w	8009ac6 <_strtod_l+0x446>
 8009e46:	68c3      	ldr	r3, [r0, #12]
 8009e48:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	60c3      	str	r3, [r0, #12]
 8009e4e:	4641      	mov	r1, r8
 8009e50:	f7ff fa0a 	bl	8009268 <__mcmp>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	da45      	bge.n	8009ee4 <_strtod_l+0x864>
 8009e58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e5a:	ea53 030a 	orrs.w	r3, r3, sl
 8009e5e:	d16b      	bne.n	8009f38 <_strtod_l+0x8b8>
 8009e60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d167      	bne.n	8009f38 <_strtod_l+0x8b8>
 8009e68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e6c:	0d1b      	lsrs	r3, r3, #20
 8009e6e:	051b      	lsls	r3, r3, #20
 8009e70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009e74:	d960      	bls.n	8009f38 <_strtod_l+0x8b8>
 8009e76:	6963      	ldr	r3, [r4, #20]
 8009e78:	b913      	cbnz	r3, 8009e80 <_strtod_l+0x800>
 8009e7a:	6923      	ldr	r3, [r4, #16]
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	dd5b      	ble.n	8009f38 <_strtod_l+0x8b8>
 8009e80:	4621      	mov	r1, r4
 8009e82:	2201      	movs	r2, #1
 8009e84:	9805      	ldr	r0, [sp, #20]
 8009e86:	f7ff f983 	bl	8009190 <__lshift>
 8009e8a:	4641      	mov	r1, r8
 8009e8c:	4604      	mov	r4, r0
 8009e8e:	f7ff f9eb 	bl	8009268 <__mcmp>
 8009e92:	2800      	cmp	r0, #0
 8009e94:	dd50      	ble.n	8009f38 <_strtod_l+0x8b8>
 8009e96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e9a:	9a08      	ldr	r2, [sp, #32]
 8009e9c:	0d1b      	lsrs	r3, r3, #20
 8009e9e:	051b      	lsls	r3, r3, #20
 8009ea0:	2a00      	cmp	r2, #0
 8009ea2:	d06a      	beq.n	8009f7a <_strtod_l+0x8fa>
 8009ea4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009ea8:	d867      	bhi.n	8009f7a <_strtod_l+0x8fa>
 8009eaa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009eae:	f67f ae9d 	bls.w	8009bec <_strtod_l+0x56c>
 8009eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009edc <_strtod_l+0x85c>)
 8009eb4:	4650      	mov	r0, sl
 8009eb6:	4659      	mov	r1, fp
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f7f6 fbcd 	bl	8000658 <__aeabi_dmul>
 8009ebe:	4b08      	ldr	r3, [pc, #32]	@ (8009ee0 <_strtod_l+0x860>)
 8009ec0:	400b      	ands	r3, r1
 8009ec2:	4682      	mov	sl, r0
 8009ec4:	468b      	mov	fp, r1
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	f47f ae08 	bne.w	8009adc <_strtod_l+0x45c>
 8009ecc:	9a05      	ldr	r2, [sp, #20]
 8009ece:	2322      	movs	r3, #34	@ 0x22
 8009ed0:	6013      	str	r3, [r2, #0]
 8009ed2:	e603      	b.n	8009adc <_strtod_l+0x45c>
 8009ed4:	0800c360 	.word	0x0800c360
 8009ed8:	fffffc02 	.word	0xfffffc02
 8009edc:	39500000 	.word	0x39500000
 8009ee0:	7ff00000 	.word	0x7ff00000
 8009ee4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009ee8:	d165      	bne.n	8009fb6 <_strtod_l+0x936>
 8009eea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009eec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ef0:	b35a      	cbz	r2, 8009f4a <_strtod_l+0x8ca>
 8009ef2:	4a9f      	ldr	r2, [pc, #636]	@ (800a170 <_strtod_l+0xaf0>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d12b      	bne.n	8009f50 <_strtod_l+0x8d0>
 8009ef8:	9b08      	ldr	r3, [sp, #32]
 8009efa:	4651      	mov	r1, sl
 8009efc:	b303      	cbz	r3, 8009f40 <_strtod_l+0x8c0>
 8009efe:	4b9d      	ldr	r3, [pc, #628]	@ (800a174 <_strtod_l+0xaf4>)
 8009f00:	465a      	mov	r2, fp
 8009f02:	4013      	ands	r3, r2
 8009f04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009f08:	f04f 32ff 	mov.w	r2, #4294967295
 8009f0c:	d81b      	bhi.n	8009f46 <_strtod_l+0x8c6>
 8009f0e:	0d1b      	lsrs	r3, r3, #20
 8009f10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009f14:	fa02 f303 	lsl.w	r3, r2, r3
 8009f18:	4299      	cmp	r1, r3
 8009f1a:	d119      	bne.n	8009f50 <_strtod_l+0x8d0>
 8009f1c:	4b96      	ldr	r3, [pc, #600]	@ (800a178 <_strtod_l+0xaf8>)
 8009f1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d102      	bne.n	8009f2a <_strtod_l+0x8aa>
 8009f24:	3101      	adds	r1, #1
 8009f26:	f43f adce 	beq.w	8009ac6 <_strtod_l+0x446>
 8009f2a:	4b92      	ldr	r3, [pc, #584]	@ (800a174 <_strtod_l+0xaf4>)
 8009f2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f2e:	401a      	ands	r2, r3
 8009f30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009f34:	f04f 0a00 	mov.w	sl, #0
 8009f38:	9b08      	ldr	r3, [sp, #32]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d1b9      	bne.n	8009eb2 <_strtod_l+0x832>
 8009f3e:	e5cd      	b.n	8009adc <_strtod_l+0x45c>
 8009f40:	f04f 33ff 	mov.w	r3, #4294967295
 8009f44:	e7e8      	b.n	8009f18 <_strtod_l+0x898>
 8009f46:	4613      	mov	r3, r2
 8009f48:	e7e6      	b.n	8009f18 <_strtod_l+0x898>
 8009f4a:	ea53 030a 	orrs.w	r3, r3, sl
 8009f4e:	d0a2      	beq.n	8009e96 <_strtod_l+0x816>
 8009f50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f52:	b1db      	cbz	r3, 8009f8c <_strtod_l+0x90c>
 8009f54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f56:	4213      	tst	r3, r2
 8009f58:	d0ee      	beq.n	8009f38 <_strtod_l+0x8b8>
 8009f5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f5c:	9a08      	ldr	r2, [sp, #32]
 8009f5e:	4650      	mov	r0, sl
 8009f60:	4659      	mov	r1, fp
 8009f62:	b1bb      	cbz	r3, 8009f94 <_strtod_l+0x914>
 8009f64:	f7ff fb6e 	bl	8009644 <sulp>
 8009f68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f6c:	ec53 2b10 	vmov	r2, r3, d0
 8009f70:	f7f6 f9bc 	bl	80002ec <__adddf3>
 8009f74:	4682      	mov	sl, r0
 8009f76:	468b      	mov	fp, r1
 8009f78:	e7de      	b.n	8009f38 <_strtod_l+0x8b8>
 8009f7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009f7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009f82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009f86:	f04f 3aff 	mov.w	sl, #4294967295
 8009f8a:	e7d5      	b.n	8009f38 <_strtod_l+0x8b8>
 8009f8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f8e:	ea13 0f0a 	tst.w	r3, sl
 8009f92:	e7e1      	b.n	8009f58 <_strtod_l+0x8d8>
 8009f94:	f7ff fb56 	bl	8009644 <sulp>
 8009f98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f9c:	ec53 2b10 	vmov	r2, r3, d0
 8009fa0:	f7f6 f9a2 	bl	80002e8 <__aeabi_dsub>
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	4682      	mov	sl, r0
 8009faa:	468b      	mov	fp, r1
 8009fac:	f7f6 fdbc 	bl	8000b28 <__aeabi_dcmpeq>
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	d0c1      	beq.n	8009f38 <_strtod_l+0x8b8>
 8009fb4:	e61a      	b.n	8009bec <_strtod_l+0x56c>
 8009fb6:	4641      	mov	r1, r8
 8009fb8:	4620      	mov	r0, r4
 8009fba:	f7ff facd 	bl	8009558 <__ratio>
 8009fbe:	ec57 6b10 	vmov	r6, r7, d0
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009fc8:	4630      	mov	r0, r6
 8009fca:	4639      	mov	r1, r7
 8009fcc:	f7f6 fdc0 	bl	8000b50 <__aeabi_dcmple>
 8009fd0:	2800      	cmp	r0, #0
 8009fd2:	d06f      	beq.n	800a0b4 <_strtod_l+0xa34>
 8009fd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d17a      	bne.n	800a0d0 <_strtod_l+0xa50>
 8009fda:	f1ba 0f00 	cmp.w	sl, #0
 8009fde:	d158      	bne.n	800a092 <_strtod_l+0xa12>
 8009fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fe2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d15a      	bne.n	800a0a0 <_strtod_l+0xa20>
 8009fea:	4b64      	ldr	r3, [pc, #400]	@ (800a17c <_strtod_l+0xafc>)
 8009fec:	2200      	movs	r2, #0
 8009fee:	4630      	mov	r0, r6
 8009ff0:	4639      	mov	r1, r7
 8009ff2:	f7f6 fda3 	bl	8000b3c <__aeabi_dcmplt>
 8009ff6:	2800      	cmp	r0, #0
 8009ff8:	d159      	bne.n	800a0ae <_strtod_l+0xa2e>
 8009ffa:	4630      	mov	r0, r6
 8009ffc:	4639      	mov	r1, r7
 8009ffe:	4b60      	ldr	r3, [pc, #384]	@ (800a180 <_strtod_l+0xb00>)
 800a000:	2200      	movs	r2, #0
 800a002:	f7f6 fb29 	bl	8000658 <__aeabi_dmul>
 800a006:	4606      	mov	r6, r0
 800a008:	460f      	mov	r7, r1
 800a00a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a00e:	9606      	str	r6, [sp, #24]
 800a010:	9307      	str	r3, [sp, #28]
 800a012:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a016:	4d57      	ldr	r5, [pc, #348]	@ (800a174 <_strtod_l+0xaf4>)
 800a018:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a01c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a01e:	401d      	ands	r5, r3
 800a020:	4b58      	ldr	r3, [pc, #352]	@ (800a184 <_strtod_l+0xb04>)
 800a022:	429d      	cmp	r5, r3
 800a024:	f040 80b2 	bne.w	800a18c <_strtod_l+0xb0c>
 800a028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a02a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a02e:	ec4b ab10 	vmov	d0, sl, fp
 800a032:	f7ff f9c9 	bl	80093c8 <__ulp>
 800a036:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a03a:	ec51 0b10 	vmov	r0, r1, d0
 800a03e:	f7f6 fb0b 	bl	8000658 <__aeabi_dmul>
 800a042:	4652      	mov	r2, sl
 800a044:	465b      	mov	r3, fp
 800a046:	f7f6 f951 	bl	80002ec <__adddf3>
 800a04a:	460b      	mov	r3, r1
 800a04c:	4949      	ldr	r1, [pc, #292]	@ (800a174 <_strtod_l+0xaf4>)
 800a04e:	4a4e      	ldr	r2, [pc, #312]	@ (800a188 <_strtod_l+0xb08>)
 800a050:	4019      	ands	r1, r3
 800a052:	4291      	cmp	r1, r2
 800a054:	4682      	mov	sl, r0
 800a056:	d942      	bls.n	800a0de <_strtod_l+0xa5e>
 800a058:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a05a:	4b47      	ldr	r3, [pc, #284]	@ (800a178 <_strtod_l+0xaf8>)
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d103      	bne.n	800a068 <_strtod_l+0x9e8>
 800a060:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a062:	3301      	adds	r3, #1
 800a064:	f43f ad2f 	beq.w	8009ac6 <_strtod_l+0x446>
 800a068:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a178 <_strtod_l+0xaf8>
 800a06c:	f04f 3aff 	mov.w	sl, #4294967295
 800a070:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a072:	9805      	ldr	r0, [sp, #20]
 800a074:	f7fe fe7c 	bl	8008d70 <_Bfree>
 800a078:	9805      	ldr	r0, [sp, #20]
 800a07a:	4649      	mov	r1, r9
 800a07c:	f7fe fe78 	bl	8008d70 <_Bfree>
 800a080:	9805      	ldr	r0, [sp, #20]
 800a082:	4641      	mov	r1, r8
 800a084:	f7fe fe74 	bl	8008d70 <_Bfree>
 800a088:	9805      	ldr	r0, [sp, #20]
 800a08a:	4621      	mov	r1, r4
 800a08c:	f7fe fe70 	bl	8008d70 <_Bfree>
 800a090:	e619      	b.n	8009cc6 <_strtod_l+0x646>
 800a092:	f1ba 0f01 	cmp.w	sl, #1
 800a096:	d103      	bne.n	800a0a0 <_strtod_l+0xa20>
 800a098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f43f ada6 	beq.w	8009bec <_strtod_l+0x56c>
 800a0a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a150 <_strtod_l+0xad0>
 800a0a4:	4f35      	ldr	r7, [pc, #212]	@ (800a17c <_strtod_l+0xafc>)
 800a0a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a0aa:	2600      	movs	r6, #0
 800a0ac:	e7b1      	b.n	800a012 <_strtod_l+0x992>
 800a0ae:	4f34      	ldr	r7, [pc, #208]	@ (800a180 <_strtod_l+0xb00>)
 800a0b0:	2600      	movs	r6, #0
 800a0b2:	e7aa      	b.n	800a00a <_strtod_l+0x98a>
 800a0b4:	4b32      	ldr	r3, [pc, #200]	@ (800a180 <_strtod_l+0xb00>)
 800a0b6:	4630      	mov	r0, r6
 800a0b8:	4639      	mov	r1, r7
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	f7f6 facc 	bl	8000658 <__aeabi_dmul>
 800a0c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0c2:	4606      	mov	r6, r0
 800a0c4:	460f      	mov	r7, r1
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d09f      	beq.n	800a00a <_strtod_l+0x98a>
 800a0ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a0ce:	e7a0      	b.n	800a012 <_strtod_l+0x992>
 800a0d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a158 <_strtod_l+0xad8>
 800a0d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a0d8:	ec57 6b17 	vmov	r6, r7, d7
 800a0dc:	e799      	b.n	800a012 <_strtod_l+0x992>
 800a0de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a0e2:	9b08      	ldr	r3, [sp, #32]
 800a0e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d1c1      	bne.n	800a070 <_strtod_l+0x9f0>
 800a0ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0f0:	0d1b      	lsrs	r3, r3, #20
 800a0f2:	051b      	lsls	r3, r3, #20
 800a0f4:	429d      	cmp	r5, r3
 800a0f6:	d1bb      	bne.n	800a070 <_strtod_l+0x9f0>
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	4639      	mov	r1, r7
 800a0fc:	f7f6 ff6a 	bl	8000fd4 <__aeabi_d2lz>
 800a100:	f7f6 fa7c 	bl	80005fc <__aeabi_l2d>
 800a104:	4602      	mov	r2, r0
 800a106:	460b      	mov	r3, r1
 800a108:	4630      	mov	r0, r6
 800a10a:	4639      	mov	r1, r7
 800a10c:	f7f6 f8ec 	bl	80002e8 <__aeabi_dsub>
 800a110:	460b      	mov	r3, r1
 800a112:	4602      	mov	r2, r0
 800a114:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a118:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a11c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a11e:	ea46 060a 	orr.w	r6, r6, sl
 800a122:	431e      	orrs	r6, r3
 800a124:	d06f      	beq.n	800a206 <_strtod_l+0xb86>
 800a126:	a30e      	add	r3, pc, #56	@ (adr r3, 800a160 <_strtod_l+0xae0>)
 800a128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12c:	f7f6 fd06 	bl	8000b3c <__aeabi_dcmplt>
 800a130:	2800      	cmp	r0, #0
 800a132:	f47f acd3 	bne.w	8009adc <_strtod_l+0x45c>
 800a136:	a30c      	add	r3, pc, #48	@ (adr r3, 800a168 <_strtod_l+0xae8>)
 800a138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a13c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a140:	f7f6 fd1a 	bl	8000b78 <__aeabi_dcmpgt>
 800a144:	2800      	cmp	r0, #0
 800a146:	d093      	beq.n	800a070 <_strtod_l+0x9f0>
 800a148:	e4c8      	b.n	8009adc <_strtod_l+0x45c>
 800a14a:	bf00      	nop
 800a14c:	f3af 8000 	nop.w
 800a150:	00000000 	.word	0x00000000
 800a154:	bff00000 	.word	0xbff00000
 800a158:	00000000 	.word	0x00000000
 800a15c:	3ff00000 	.word	0x3ff00000
 800a160:	94a03595 	.word	0x94a03595
 800a164:	3fdfffff 	.word	0x3fdfffff
 800a168:	35afe535 	.word	0x35afe535
 800a16c:	3fe00000 	.word	0x3fe00000
 800a170:	000fffff 	.word	0x000fffff
 800a174:	7ff00000 	.word	0x7ff00000
 800a178:	7fefffff 	.word	0x7fefffff
 800a17c:	3ff00000 	.word	0x3ff00000
 800a180:	3fe00000 	.word	0x3fe00000
 800a184:	7fe00000 	.word	0x7fe00000
 800a188:	7c9fffff 	.word	0x7c9fffff
 800a18c:	9b08      	ldr	r3, [sp, #32]
 800a18e:	b323      	cbz	r3, 800a1da <_strtod_l+0xb5a>
 800a190:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a194:	d821      	bhi.n	800a1da <_strtod_l+0xb5a>
 800a196:	a328      	add	r3, pc, #160	@ (adr r3, 800a238 <_strtod_l+0xbb8>)
 800a198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19c:	4630      	mov	r0, r6
 800a19e:	4639      	mov	r1, r7
 800a1a0:	f7f6 fcd6 	bl	8000b50 <__aeabi_dcmple>
 800a1a4:	b1a0      	cbz	r0, 800a1d0 <_strtod_l+0xb50>
 800a1a6:	4639      	mov	r1, r7
 800a1a8:	4630      	mov	r0, r6
 800a1aa:	f7f6 fd2d 	bl	8000c08 <__aeabi_d2uiz>
 800a1ae:	2801      	cmp	r0, #1
 800a1b0:	bf38      	it	cc
 800a1b2:	2001      	movcc	r0, #1
 800a1b4:	f7f6 f9d6 	bl	8000564 <__aeabi_ui2d>
 800a1b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	460f      	mov	r7, r1
 800a1be:	b9fb      	cbnz	r3, 800a200 <_strtod_l+0xb80>
 800a1c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a1c4:	9014      	str	r0, [sp, #80]	@ 0x50
 800a1c6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a1c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a1cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a1d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a1d6:	1b5b      	subs	r3, r3, r5
 800a1d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a1da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a1de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a1e2:	f7ff f8f1 	bl	80093c8 <__ulp>
 800a1e6:	4650      	mov	r0, sl
 800a1e8:	ec53 2b10 	vmov	r2, r3, d0
 800a1ec:	4659      	mov	r1, fp
 800a1ee:	f7f6 fa33 	bl	8000658 <__aeabi_dmul>
 800a1f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a1f6:	f7f6 f879 	bl	80002ec <__adddf3>
 800a1fa:	4682      	mov	sl, r0
 800a1fc:	468b      	mov	fp, r1
 800a1fe:	e770      	b.n	800a0e2 <_strtod_l+0xa62>
 800a200:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a204:	e7e0      	b.n	800a1c8 <_strtod_l+0xb48>
 800a206:	a30e      	add	r3, pc, #56	@ (adr r3, 800a240 <_strtod_l+0xbc0>)
 800a208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20c:	f7f6 fc96 	bl	8000b3c <__aeabi_dcmplt>
 800a210:	e798      	b.n	800a144 <_strtod_l+0xac4>
 800a212:	2300      	movs	r3, #0
 800a214:	930e      	str	r3, [sp, #56]	@ 0x38
 800a216:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a218:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a21a:	6013      	str	r3, [r2, #0]
 800a21c:	f7ff ba6d 	b.w	80096fa <_strtod_l+0x7a>
 800a220:	2a65      	cmp	r2, #101	@ 0x65
 800a222:	f43f ab68 	beq.w	80098f6 <_strtod_l+0x276>
 800a226:	2a45      	cmp	r2, #69	@ 0x45
 800a228:	f43f ab65 	beq.w	80098f6 <_strtod_l+0x276>
 800a22c:	2301      	movs	r3, #1
 800a22e:	f7ff bba0 	b.w	8009972 <_strtod_l+0x2f2>
 800a232:	bf00      	nop
 800a234:	f3af 8000 	nop.w
 800a238:	ffc00000 	.word	0xffc00000
 800a23c:	41dfffff 	.word	0x41dfffff
 800a240:	94a03595 	.word	0x94a03595
 800a244:	3fcfffff 	.word	0x3fcfffff

0800a248 <_strtod_r>:
 800a248:	4b01      	ldr	r3, [pc, #4]	@ (800a250 <_strtod_r+0x8>)
 800a24a:	f7ff ba19 	b.w	8009680 <_strtod_l>
 800a24e:	bf00      	nop
 800a250:	2000006c 	.word	0x2000006c

0800a254 <_strtol_l.isra.0>:
 800a254:	2b24      	cmp	r3, #36	@ 0x24
 800a256:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a25a:	4686      	mov	lr, r0
 800a25c:	4690      	mov	r8, r2
 800a25e:	d801      	bhi.n	800a264 <_strtol_l.isra.0+0x10>
 800a260:	2b01      	cmp	r3, #1
 800a262:	d106      	bne.n	800a272 <_strtol_l.isra.0+0x1e>
 800a264:	f7fd fdb6 	bl	8007dd4 <__errno>
 800a268:	2316      	movs	r3, #22
 800a26a:	6003      	str	r3, [r0, #0]
 800a26c:	2000      	movs	r0, #0
 800a26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a272:	4834      	ldr	r0, [pc, #208]	@ (800a344 <_strtol_l.isra.0+0xf0>)
 800a274:	460d      	mov	r5, r1
 800a276:	462a      	mov	r2, r5
 800a278:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a27c:	5d06      	ldrb	r6, [r0, r4]
 800a27e:	f016 0608 	ands.w	r6, r6, #8
 800a282:	d1f8      	bne.n	800a276 <_strtol_l.isra.0+0x22>
 800a284:	2c2d      	cmp	r4, #45	@ 0x2d
 800a286:	d110      	bne.n	800a2aa <_strtol_l.isra.0+0x56>
 800a288:	782c      	ldrb	r4, [r5, #0]
 800a28a:	2601      	movs	r6, #1
 800a28c:	1c95      	adds	r5, r2, #2
 800a28e:	f033 0210 	bics.w	r2, r3, #16
 800a292:	d115      	bne.n	800a2c0 <_strtol_l.isra.0+0x6c>
 800a294:	2c30      	cmp	r4, #48	@ 0x30
 800a296:	d10d      	bne.n	800a2b4 <_strtol_l.isra.0+0x60>
 800a298:	782a      	ldrb	r2, [r5, #0]
 800a29a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a29e:	2a58      	cmp	r2, #88	@ 0x58
 800a2a0:	d108      	bne.n	800a2b4 <_strtol_l.isra.0+0x60>
 800a2a2:	786c      	ldrb	r4, [r5, #1]
 800a2a4:	3502      	adds	r5, #2
 800a2a6:	2310      	movs	r3, #16
 800a2a8:	e00a      	b.n	800a2c0 <_strtol_l.isra.0+0x6c>
 800a2aa:	2c2b      	cmp	r4, #43	@ 0x2b
 800a2ac:	bf04      	itt	eq
 800a2ae:	782c      	ldrbeq	r4, [r5, #0]
 800a2b0:	1c95      	addeq	r5, r2, #2
 800a2b2:	e7ec      	b.n	800a28e <_strtol_l.isra.0+0x3a>
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d1f6      	bne.n	800a2a6 <_strtol_l.isra.0+0x52>
 800a2b8:	2c30      	cmp	r4, #48	@ 0x30
 800a2ba:	bf14      	ite	ne
 800a2bc:	230a      	movne	r3, #10
 800a2be:	2308      	moveq	r3, #8
 800a2c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a2c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	fbbc f9f3 	udiv	r9, ip, r3
 800a2ce:	4610      	mov	r0, r2
 800a2d0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a2d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a2d8:	2f09      	cmp	r7, #9
 800a2da:	d80f      	bhi.n	800a2fc <_strtol_l.isra.0+0xa8>
 800a2dc:	463c      	mov	r4, r7
 800a2de:	42a3      	cmp	r3, r4
 800a2e0:	dd1b      	ble.n	800a31a <_strtol_l.isra.0+0xc6>
 800a2e2:	1c57      	adds	r7, r2, #1
 800a2e4:	d007      	beq.n	800a2f6 <_strtol_l.isra.0+0xa2>
 800a2e6:	4581      	cmp	r9, r0
 800a2e8:	d314      	bcc.n	800a314 <_strtol_l.isra.0+0xc0>
 800a2ea:	d101      	bne.n	800a2f0 <_strtol_l.isra.0+0x9c>
 800a2ec:	45a2      	cmp	sl, r4
 800a2ee:	db11      	blt.n	800a314 <_strtol_l.isra.0+0xc0>
 800a2f0:	fb00 4003 	mla	r0, r0, r3, r4
 800a2f4:	2201      	movs	r2, #1
 800a2f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2fa:	e7eb      	b.n	800a2d4 <_strtol_l.isra.0+0x80>
 800a2fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a300:	2f19      	cmp	r7, #25
 800a302:	d801      	bhi.n	800a308 <_strtol_l.isra.0+0xb4>
 800a304:	3c37      	subs	r4, #55	@ 0x37
 800a306:	e7ea      	b.n	800a2de <_strtol_l.isra.0+0x8a>
 800a308:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a30c:	2f19      	cmp	r7, #25
 800a30e:	d804      	bhi.n	800a31a <_strtol_l.isra.0+0xc6>
 800a310:	3c57      	subs	r4, #87	@ 0x57
 800a312:	e7e4      	b.n	800a2de <_strtol_l.isra.0+0x8a>
 800a314:	f04f 32ff 	mov.w	r2, #4294967295
 800a318:	e7ed      	b.n	800a2f6 <_strtol_l.isra.0+0xa2>
 800a31a:	1c53      	adds	r3, r2, #1
 800a31c:	d108      	bne.n	800a330 <_strtol_l.isra.0+0xdc>
 800a31e:	2322      	movs	r3, #34	@ 0x22
 800a320:	f8ce 3000 	str.w	r3, [lr]
 800a324:	4660      	mov	r0, ip
 800a326:	f1b8 0f00 	cmp.w	r8, #0
 800a32a:	d0a0      	beq.n	800a26e <_strtol_l.isra.0+0x1a>
 800a32c:	1e69      	subs	r1, r5, #1
 800a32e:	e006      	b.n	800a33e <_strtol_l.isra.0+0xea>
 800a330:	b106      	cbz	r6, 800a334 <_strtol_l.isra.0+0xe0>
 800a332:	4240      	negs	r0, r0
 800a334:	f1b8 0f00 	cmp.w	r8, #0
 800a338:	d099      	beq.n	800a26e <_strtol_l.isra.0+0x1a>
 800a33a:	2a00      	cmp	r2, #0
 800a33c:	d1f6      	bne.n	800a32c <_strtol_l.isra.0+0xd8>
 800a33e:	f8c8 1000 	str.w	r1, [r8]
 800a342:	e794      	b.n	800a26e <_strtol_l.isra.0+0x1a>
 800a344:	0800c389 	.word	0x0800c389

0800a348 <_strtol_r>:
 800a348:	f7ff bf84 	b.w	800a254 <_strtol_l.isra.0>

0800a34c <__ssputs_r>:
 800a34c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a350:	688e      	ldr	r6, [r1, #8]
 800a352:	461f      	mov	r7, r3
 800a354:	42be      	cmp	r6, r7
 800a356:	680b      	ldr	r3, [r1, #0]
 800a358:	4682      	mov	sl, r0
 800a35a:	460c      	mov	r4, r1
 800a35c:	4690      	mov	r8, r2
 800a35e:	d82d      	bhi.n	800a3bc <__ssputs_r+0x70>
 800a360:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a364:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a368:	d026      	beq.n	800a3b8 <__ssputs_r+0x6c>
 800a36a:	6965      	ldr	r5, [r4, #20]
 800a36c:	6909      	ldr	r1, [r1, #16]
 800a36e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a372:	eba3 0901 	sub.w	r9, r3, r1
 800a376:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a37a:	1c7b      	adds	r3, r7, #1
 800a37c:	444b      	add	r3, r9
 800a37e:	106d      	asrs	r5, r5, #1
 800a380:	429d      	cmp	r5, r3
 800a382:	bf38      	it	cc
 800a384:	461d      	movcc	r5, r3
 800a386:	0553      	lsls	r3, r2, #21
 800a388:	d527      	bpl.n	800a3da <__ssputs_r+0x8e>
 800a38a:	4629      	mov	r1, r5
 800a38c:	f7fe fc24 	bl	8008bd8 <_malloc_r>
 800a390:	4606      	mov	r6, r0
 800a392:	b360      	cbz	r0, 800a3ee <__ssputs_r+0xa2>
 800a394:	6921      	ldr	r1, [r4, #16]
 800a396:	464a      	mov	r2, r9
 800a398:	f000 ff5e 	bl	800b258 <memcpy>
 800a39c:	89a3      	ldrh	r3, [r4, #12]
 800a39e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a3a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	6126      	str	r6, [r4, #16]
 800a3aa:	6165      	str	r5, [r4, #20]
 800a3ac:	444e      	add	r6, r9
 800a3ae:	eba5 0509 	sub.w	r5, r5, r9
 800a3b2:	6026      	str	r6, [r4, #0]
 800a3b4:	60a5      	str	r5, [r4, #8]
 800a3b6:	463e      	mov	r6, r7
 800a3b8:	42be      	cmp	r6, r7
 800a3ba:	d900      	bls.n	800a3be <__ssputs_r+0x72>
 800a3bc:	463e      	mov	r6, r7
 800a3be:	6820      	ldr	r0, [r4, #0]
 800a3c0:	4632      	mov	r2, r6
 800a3c2:	4641      	mov	r1, r8
 800a3c4:	f000 fefb 	bl	800b1be <memmove>
 800a3c8:	68a3      	ldr	r3, [r4, #8]
 800a3ca:	1b9b      	subs	r3, r3, r6
 800a3cc:	60a3      	str	r3, [r4, #8]
 800a3ce:	6823      	ldr	r3, [r4, #0]
 800a3d0:	4433      	add	r3, r6
 800a3d2:	6023      	str	r3, [r4, #0]
 800a3d4:	2000      	movs	r0, #0
 800a3d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3da:	462a      	mov	r2, r5
 800a3dc:	f001 fad1 	bl	800b982 <_realloc_r>
 800a3e0:	4606      	mov	r6, r0
 800a3e2:	2800      	cmp	r0, #0
 800a3e4:	d1e0      	bne.n	800a3a8 <__ssputs_r+0x5c>
 800a3e6:	6921      	ldr	r1, [r4, #16]
 800a3e8:	4650      	mov	r0, sl
 800a3ea:	f7fe fb81 	bl	8008af0 <_free_r>
 800a3ee:	230c      	movs	r3, #12
 800a3f0:	f8ca 3000 	str.w	r3, [sl]
 800a3f4:	89a3      	ldrh	r3, [r4, #12]
 800a3f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3fa:	81a3      	strh	r3, [r4, #12]
 800a3fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a400:	e7e9      	b.n	800a3d6 <__ssputs_r+0x8a>
	...

0800a404 <_svfiprintf_r>:
 800a404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a408:	4698      	mov	r8, r3
 800a40a:	898b      	ldrh	r3, [r1, #12]
 800a40c:	061b      	lsls	r3, r3, #24
 800a40e:	b09d      	sub	sp, #116	@ 0x74
 800a410:	4607      	mov	r7, r0
 800a412:	460d      	mov	r5, r1
 800a414:	4614      	mov	r4, r2
 800a416:	d510      	bpl.n	800a43a <_svfiprintf_r+0x36>
 800a418:	690b      	ldr	r3, [r1, #16]
 800a41a:	b973      	cbnz	r3, 800a43a <_svfiprintf_r+0x36>
 800a41c:	2140      	movs	r1, #64	@ 0x40
 800a41e:	f7fe fbdb 	bl	8008bd8 <_malloc_r>
 800a422:	6028      	str	r0, [r5, #0]
 800a424:	6128      	str	r0, [r5, #16]
 800a426:	b930      	cbnz	r0, 800a436 <_svfiprintf_r+0x32>
 800a428:	230c      	movs	r3, #12
 800a42a:	603b      	str	r3, [r7, #0]
 800a42c:	f04f 30ff 	mov.w	r0, #4294967295
 800a430:	b01d      	add	sp, #116	@ 0x74
 800a432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a436:	2340      	movs	r3, #64	@ 0x40
 800a438:	616b      	str	r3, [r5, #20]
 800a43a:	2300      	movs	r3, #0
 800a43c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a43e:	2320      	movs	r3, #32
 800a440:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a444:	f8cd 800c 	str.w	r8, [sp, #12]
 800a448:	2330      	movs	r3, #48	@ 0x30
 800a44a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a5e8 <_svfiprintf_r+0x1e4>
 800a44e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a452:	f04f 0901 	mov.w	r9, #1
 800a456:	4623      	mov	r3, r4
 800a458:	469a      	mov	sl, r3
 800a45a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a45e:	b10a      	cbz	r2, 800a464 <_svfiprintf_r+0x60>
 800a460:	2a25      	cmp	r2, #37	@ 0x25
 800a462:	d1f9      	bne.n	800a458 <_svfiprintf_r+0x54>
 800a464:	ebba 0b04 	subs.w	fp, sl, r4
 800a468:	d00b      	beq.n	800a482 <_svfiprintf_r+0x7e>
 800a46a:	465b      	mov	r3, fp
 800a46c:	4622      	mov	r2, r4
 800a46e:	4629      	mov	r1, r5
 800a470:	4638      	mov	r0, r7
 800a472:	f7ff ff6b 	bl	800a34c <__ssputs_r>
 800a476:	3001      	adds	r0, #1
 800a478:	f000 80a7 	beq.w	800a5ca <_svfiprintf_r+0x1c6>
 800a47c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a47e:	445a      	add	r2, fp
 800a480:	9209      	str	r2, [sp, #36]	@ 0x24
 800a482:	f89a 3000 	ldrb.w	r3, [sl]
 800a486:	2b00      	cmp	r3, #0
 800a488:	f000 809f 	beq.w	800a5ca <_svfiprintf_r+0x1c6>
 800a48c:	2300      	movs	r3, #0
 800a48e:	f04f 32ff 	mov.w	r2, #4294967295
 800a492:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a496:	f10a 0a01 	add.w	sl, sl, #1
 800a49a:	9304      	str	r3, [sp, #16]
 800a49c:	9307      	str	r3, [sp, #28]
 800a49e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a4a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a4a4:	4654      	mov	r4, sl
 800a4a6:	2205      	movs	r2, #5
 800a4a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4ac:	484e      	ldr	r0, [pc, #312]	@ (800a5e8 <_svfiprintf_r+0x1e4>)
 800a4ae:	f7f5 febf 	bl	8000230 <memchr>
 800a4b2:	9a04      	ldr	r2, [sp, #16]
 800a4b4:	b9d8      	cbnz	r0, 800a4ee <_svfiprintf_r+0xea>
 800a4b6:	06d0      	lsls	r0, r2, #27
 800a4b8:	bf44      	itt	mi
 800a4ba:	2320      	movmi	r3, #32
 800a4bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a4c0:	0711      	lsls	r1, r2, #28
 800a4c2:	bf44      	itt	mi
 800a4c4:	232b      	movmi	r3, #43	@ 0x2b
 800a4c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a4ca:	f89a 3000 	ldrb.w	r3, [sl]
 800a4ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4d0:	d015      	beq.n	800a4fe <_svfiprintf_r+0xfa>
 800a4d2:	9a07      	ldr	r2, [sp, #28]
 800a4d4:	4654      	mov	r4, sl
 800a4d6:	2000      	movs	r0, #0
 800a4d8:	f04f 0c0a 	mov.w	ip, #10
 800a4dc:	4621      	mov	r1, r4
 800a4de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4e2:	3b30      	subs	r3, #48	@ 0x30
 800a4e4:	2b09      	cmp	r3, #9
 800a4e6:	d94b      	bls.n	800a580 <_svfiprintf_r+0x17c>
 800a4e8:	b1b0      	cbz	r0, 800a518 <_svfiprintf_r+0x114>
 800a4ea:	9207      	str	r2, [sp, #28]
 800a4ec:	e014      	b.n	800a518 <_svfiprintf_r+0x114>
 800a4ee:	eba0 0308 	sub.w	r3, r0, r8
 800a4f2:	fa09 f303 	lsl.w	r3, r9, r3
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	9304      	str	r3, [sp, #16]
 800a4fa:	46a2      	mov	sl, r4
 800a4fc:	e7d2      	b.n	800a4a4 <_svfiprintf_r+0xa0>
 800a4fe:	9b03      	ldr	r3, [sp, #12]
 800a500:	1d19      	adds	r1, r3, #4
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	9103      	str	r1, [sp, #12]
 800a506:	2b00      	cmp	r3, #0
 800a508:	bfbb      	ittet	lt
 800a50a:	425b      	neglt	r3, r3
 800a50c:	f042 0202 	orrlt.w	r2, r2, #2
 800a510:	9307      	strge	r3, [sp, #28]
 800a512:	9307      	strlt	r3, [sp, #28]
 800a514:	bfb8      	it	lt
 800a516:	9204      	strlt	r2, [sp, #16]
 800a518:	7823      	ldrb	r3, [r4, #0]
 800a51a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a51c:	d10a      	bne.n	800a534 <_svfiprintf_r+0x130>
 800a51e:	7863      	ldrb	r3, [r4, #1]
 800a520:	2b2a      	cmp	r3, #42	@ 0x2a
 800a522:	d132      	bne.n	800a58a <_svfiprintf_r+0x186>
 800a524:	9b03      	ldr	r3, [sp, #12]
 800a526:	1d1a      	adds	r2, r3, #4
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	9203      	str	r2, [sp, #12]
 800a52c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a530:	3402      	adds	r4, #2
 800a532:	9305      	str	r3, [sp, #20]
 800a534:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a5f8 <_svfiprintf_r+0x1f4>
 800a538:	7821      	ldrb	r1, [r4, #0]
 800a53a:	2203      	movs	r2, #3
 800a53c:	4650      	mov	r0, sl
 800a53e:	f7f5 fe77 	bl	8000230 <memchr>
 800a542:	b138      	cbz	r0, 800a554 <_svfiprintf_r+0x150>
 800a544:	9b04      	ldr	r3, [sp, #16]
 800a546:	eba0 000a 	sub.w	r0, r0, sl
 800a54a:	2240      	movs	r2, #64	@ 0x40
 800a54c:	4082      	lsls	r2, r0
 800a54e:	4313      	orrs	r3, r2
 800a550:	3401      	adds	r4, #1
 800a552:	9304      	str	r3, [sp, #16]
 800a554:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a558:	4824      	ldr	r0, [pc, #144]	@ (800a5ec <_svfiprintf_r+0x1e8>)
 800a55a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a55e:	2206      	movs	r2, #6
 800a560:	f7f5 fe66 	bl	8000230 <memchr>
 800a564:	2800      	cmp	r0, #0
 800a566:	d036      	beq.n	800a5d6 <_svfiprintf_r+0x1d2>
 800a568:	4b21      	ldr	r3, [pc, #132]	@ (800a5f0 <_svfiprintf_r+0x1ec>)
 800a56a:	bb1b      	cbnz	r3, 800a5b4 <_svfiprintf_r+0x1b0>
 800a56c:	9b03      	ldr	r3, [sp, #12]
 800a56e:	3307      	adds	r3, #7
 800a570:	f023 0307 	bic.w	r3, r3, #7
 800a574:	3308      	adds	r3, #8
 800a576:	9303      	str	r3, [sp, #12]
 800a578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a57a:	4433      	add	r3, r6
 800a57c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a57e:	e76a      	b.n	800a456 <_svfiprintf_r+0x52>
 800a580:	fb0c 3202 	mla	r2, ip, r2, r3
 800a584:	460c      	mov	r4, r1
 800a586:	2001      	movs	r0, #1
 800a588:	e7a8      	b.n	800a4dc <_svfiprintf_r+0xd8>
 800a58a:	2300      	movs	r3, #0
 800a58c:	3401      	adds	r4, #1
 800a58e:	9305      	str	r3, [sp, #20]
 800a590:	4619      	mov	r1, r3
 800a592:	f04f 0c0a 	mov.w	ip, #10
 800a596:	4620      	mov	r0, r4
 800a598:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a59c:	3a30      	subs	r2, #48	@ 0x30
 800a59e:	2a09      	cmp	r2, #9
 800a5a0:	d903      	bls.n	800a5aa <_svfiprintf_r+0x1a6>
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d0c6      	beq.n	800a534 <_svfiprintf_r+0x130>
 800a5a6:	9105      	str	r1, [sp, #20]
 800a5a8:	e7c4      	b.n	800a534 <_svfiprintf_r+0x130>
 800a5aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	e7f0      	b.n	800a596 <_svfiprintf_r+0x192>
 800a5b4:	ab03      	add	r3, sp, #12
 800a5b6:	9300      	str	r3, [sp, #0]
 800a5b8:	462a      	mov	r2, r5
 800a5ba:	4b0e      	ldr	r3, [pc, #56]	@ (800a5f4 <_svfiprintf_r+0x1f0>)
 800a5bc:	a904      	add	r1, sp, #16
 800a5be:	4638      	mov	r0, r7
 800a5c0:	f7fc fb86 	bl	8006cd0 <_printf_float>
 800a5c4:	1c42      	adds	r2, r0, #1
 800a5c6:	4606      	mov	r6, r0
 800a5c8:	d1d6      	bne.n	800a578 <_svfiprintf_r+0x174>
 800a5ca:	89ab      	ldrh	r3, [r5, #12]
 800a5cc:	065b      	lsls	r3, r3, #25
 800a5ce:	f53f af2d 	bmi.w	800a42c <_svfiprintf_r+0x28>
 800a5d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a5d4:	e72c      	b.n	800a430 <_svfiprintf_r+0x2c>
 800a5d6:	ab03      	add	r3, sp, #12
 800a5d8:	9300      	str	r3, [sp, #0]
 800a5da:	462a      	mov	r2, r5
 800a5dc:	4b05      	ldr	r3, [pc, #20]	@ (800a5f4 <_svfiprintf_r+0x1f0>)
 800a5de:	a904      	add	r1, sp, #16
 800a5e0:	4638      	mov	r0, r7
 800a5e2:	f7fc fe0d 	bl	8007200 <_printf_i>
 800a5e6:	e7ed      	b.n	800a5c4 <_svfiprintf_r+0x1c0>
 800a5e8:	0800c167 	.word	0x0800c167
 800a5ec:	0800c171 	.word	0x0800c171
 800a5f0:	08006cd1 	.word	0x08006cd1
 800a5f4:	0800a34d 	.word	0x0800a34d
 800a5f8:	0800c16d 	.word	0x0800c16d

0800a5fc <_sungetc_r>:
 800a5fc:	b538      	push	{r3, r4, r5, lr}
 800a5fe:	1c4b      	adds	r3, r1, #1
 800a600:	4614      	mov	r4, r2
 800a602:	d103      	bne.n	800a60c <_sungetc_r+0x10>
 800a604:	f04f 35ff 	mov.w	r5, #4294967295
 800a608:	4628      	mov	r0, r5
 800a60a:	bd38      	pop	{r3, r4, r5, pc}
 800a60c:	8993      	ldrh	r3, [r2, #12]
 800a60e:	f023 0320 	bic.w	r3, r3, #32
 800a612:	8193      	strh	r3, [r2, #12]
 800a614:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a616:	6852      	ldr	r2, [r2, #4]
 800a618:	b2cd      	uxtb	r5, r1
 800a61a:	b18b      	cbz	r3, 800a640 <_sungetc_r+0x44>
 800a61c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a61e:	4293      	cmp	r3, r2
 800a620:	dd08      	ble.n	800a634 <_sungetc_r+0x38>
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	1e5a      	subs	r2, r3, #1
 800a626:	6022      	str	r2, [r4, #0]
 800a628:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a62c:	6863      	ldr	r3, [r4, #4]
 800a62e:	3301      	adds	r3, #1
 800a630:	6063      	str	r3, [r4, #4]
 800a632:	e7e9      	b.n	800a608 <_sungetc_r+0xc>
 800a634:	4621      	mov	r1, r4
 800a636:	f000 fd88 	bl	800b14a <__submore>
 800a63a:	2800      	cmp	r0, #0
 800a63c:	d0f1      	beq.n	800a622 <_sungetc_r+0x26>
 800a63e:	e7e1      	b.n	800a604 <_sungetc_r+0x8>
 800a640:	6921      	ldr	r1, [r4, #16]
 800a642:	6823      	ldr	r3, [r4, #0]
 800a644:	b151      	cbz	r1, 800a65c <_sungetc_r+0x60>
 800a646:	4299      	cmp	r1, r3
 800a648:	d208      	bcs.n	800a65c <_sungetc_r+0x60>
 800a64a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a64e:	42a9      	cmp	r1, r5
 800a650:	d104      	bne.n	800a65c <_sungetc_r+0x60>
 800a652:	3b01      	subs	r3, #1
 800a654:	3201      	adds	r2, #1
 800a656:	6023      	str	r3, [r4, #0]
 800a658:	6062      	str	r2, [r4, #4]
 800a65a:	e7d5      	b.n	800a608 <_sungetc_r+0xc>
 800a65c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800a660:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a664:	6363      	str	r3, [r4, #52]	@ 0x34
 800a666:	2303      	movs	r3, #3
 800a668:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a66a:	4623      	mov	r3, r4
 800a66c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a670:	6023      	str	r3, [r4, #0]
 800a672:	2301      	movs	r3, #1
 800a674:	e7dc      	b.n	800a630 <_sungetc_r+0x34>

0800a676 <__ssrefill_r>:
 800a676:	b510      	push	{r4, lr}
 800a678:	460c      	mov	r4, r1
 800a67a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a67c:	b169      	cbz	r1, 800a69a <__ssrefill_r+0x24>
 800a67e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a682:	4299      	cmp	r1, r3
 800a684:	d001      	beq.n	800a68a <__ssrefill_r+0x14>
 800a686:	f7fe fa33 	bl	8008af0 <_free_r>
 800a68a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a68c:	6063      	str	r3, [r4, #4]
 800a68e:	2000      	movs	r0, #0
 800a690:	6360      	str	r0, [r4, #52]	@ 0x34
 800a692:	b113      	cbz	r3, 800a69a <__ssrefill_r+0x24>
 800a694:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a696:	6023      	str	r3, [r4, #0]
 800a698:	bd10      	pop	{r4, pc}
 800a69a:	6923      	ldr	r3, [r4, #16]
 800a69c:	6023      	str	r3, [r4, #0]
 800a69e:	2300      	movs	r3, #0
 800a6a0:	6063      	str	r3, [r4, #4]
 800a6a2:	89a3      	ldrh	r3, [r4, #12]
 800a6a4:	f043 0320 	orr.w	r3, r3, #32
 800a6a8:	81a3      	strh	r3, [r4, #12]
 800a6aa:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ae:	e7f3      	b.n	800a698 <__ssrefill_r+0x22>

0800a6b0 <__ssvfiscanf_r>:
 800a6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6b4:	460c      	mov	r4, r1
 800a6b6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800a6ba:	2100      	movs	r1, #0
 800a6bc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a6c0:	49a6      	ldr	r1, [pc, #664]	@ (800a95c <__ssvfiscanf_r+0x2ac>)
 800a6c2:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a6c4:	f10d 0804 	add.w	r8, sp, #4
 800a6c8:	49a5      	ldr	r1, [pc, #660]	@ (800a960 <__ssvfiscanf_r+0x2b0>)
 800a6ca:	4fa6      	ldr	r7, [pc, #664]	@ (800a964 <__ssvfiscanf_r+0x2b4>)
 800a6cc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a6d0:	4606      	mov	r6, r0
 800a6d2:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	f892 9000 	ldrb.w	r9, [r2]
 800a6da:	f1b9 0f00 	cmp.w	r9, #0
 800a6de:	f000 8158 	beq.w	800a992 <__ssvfiscanf_r+0x2e2>
 800a6e2:	f817 3009 	ldrb.w	r3, [r7, r9]
 800a6e6:	f013 0308 	ands.w	r3, r3, #8
 800a6ea:	f102 0501 	add.w	r5, r2, #1
 800a6ee:	d019      	beq.n	800a724 <__ssvfiscanf_r+0x74>
 800a6f0:	6863      	ldr	r3, [r4, #4]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	dd0f      	ble.n	800a716 <__ssvfiscanf_r+0x66>
 800a6f6:	6823      	ldr	r3, [r4, #0]
 800a6f8:	781a      	ldrb	r2, [r3, #0]
 800a6fa:	5cba      	ldrb	r2, [r7, r2]
 800a6fc:	0712      	lsls	r2, r2, #28
 800a6fe:	d401      	bmi.n	800a704 <__ssvfiscanf_r+0x54>
 800a700:	462a      	mov	r2, r5
 800a702:	e7e8      	b.n	800a6d6 <__ssvfiscanf_r+0x26>
 800a704:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a706:	3201      	adds	r2, #1
 800a708:	9245      	str	r2, [sp, #276]	@ 0x114
 800a70a:	6862      	ldr	r2, [r4, #4]
 800a70c:	3301      	adds	r3, #1
 800a70e:	3a01      	subs	r2, #1
 800a710:	6062      	str	r2, [r4, #4]
 800a712:	6023      	str	r3, [r4, #0]
 800a714:	e7ec      	b.n	800a6f0 <__ssvfiscanf_r+0x40>
 800a716:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a718:	4621      	mov	r1, r4
 800a71a:	4630      	mov	r0, r6
 800a71c:	4798      	blx	r3
 800a71e:	2800      	cmp	r0, #0
 800a720:	d0e9      	beq.n	800a6f6 <__ssvfiscanf_r+0x46>
 800a722:	e7ed      	b.n	800a700 <__ssvfiscanf_r+0x50>
 800a724:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800a728:	f040 8085 	bne.w	800a836 <__ssvfiscanf_r+0x186>
 800a72c:	9341      	str	r3, [sp, #260]	@ 0x104
 800a72e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a730:	7853      	ldrb	r3, [r2, #1]
 800a732:	2b2a      	cmp	r3, #42	@ 0x2a
 800a734:	bf02      	ittt	eq
 800a736:	2310      	moveq	r3, #16
 800a738:	1c95      	addeq	r5, r2, #2
 800a73a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a73c:	220a      	movs	r2, #10
 800a73e:	46aa      	mov	sl, r5
 800a740:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a744:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a748:	2b09      	cmp	r3, #9
 800a74a:	d91e      	bls.n	800a78a <__ssvfiscanf_r+0xda>
 800a74c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800a968 <__ssvfiscanf_r+0x2b8>
 800a750:	2203      	movs	r2, #3
 800a752:	4658      	mov	r0, fp
 800a754:	f7f5 fd6c 	bl	8000230 <memchr>
 800a758:	b138      	cbz	r0, 800a76a <__ssvfiscanf_r+0xba>
 800a75a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a75c:	eba0 000b 	sub.w	r0, r0, fp
 800a760:	2301      	movs	r3, #1
 800a762:	4083      	lsls	r3, r0
 800a764:	4313      	orrs	r3, r2
 800a766:	9341      	str	r3, [sp, #260]	@ 0x104
 800a768:	4655      	mov	r5, sl
 800a76a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a76e:	2b78      	cmp	r3, #120	@ 0x78
 800a770:	d806      	bhi.n	800a780 <__ssvfiscanf_r+0xd0>
 800a772:	2b57      	cmp	r3, #87	@ 0x57
 800a774:	d810      	bhi.n	800a798 <__ssvfiscanf_r+0xe8>
 800a776:	2b25      	cmp	r3, #37	@ 0x25
 800a778:	d05d      	beq.n	800a836 <__ssvfiscanf_r+0x186>
 800a77a:	d857      	bhi.n	800a82c <__ssvfiscanf_r+0x17c>
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d075      	beq.n	800a86c <__ssvfiscanf_r+0x1bc>
 800a780:	2303      	movs	r3, #3
 800a782:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a784:	230a      	movs	r3, #10
 800a786:	9342      	str	r3, [sp, #264]	@ 0x108
 800a788:	e088      	b.n	800a89c <__ssvfiscanf_r+0x1ec>
 800a78a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a78c:	fb02 1103 	mla	r1, r2, r3, r1
 800a790:	3930      	subs	r1, #48	@ 0x30
 800a792:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a794:	4655      	mov	r5, sl
 800a796:	e7d2      	b.n	800a73e <__ssvfiscanf_r+0x8e>
 800a798:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a79c:	2a20      	cmp	r2, #32
 800a79e:	d8ef      	bhi.n	800a780 <__ssvfiscanf_r+0xd0>
 800a7a0:	a101      	add	r1, pc, #4	@ (adr r1, 800a7a8 <__ssvfiscanf_r+0xf8>)
 800a7a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a7a6:	bf00      	nop
 800a7a8:	0800a87b 	.word	0x0800a87b
 800a7ac:	0800a781 	.word	0x0800a781
 800a7b0:	0800a781 	.word	0x0800a781
 800a7b4:	0800a8d5 	.word	0x0800a8d5
 800a7b8:	0800a781 	.word	0x0800a781
 800a7bc:	0800a781 	.word	0x0800a781
 800a7c0:	0800a781 	.word	0x0800a781
 800a7c4:	0800a781 	.word	0x0800a781
 800a7c8:	0800a781 	.word	0x0800a781
 800a7cc:	0800a781 	.word	0x0800a781
 800a7d0:	0800a781 	.word	0x0800a781
 800a7d4:	0800a8eb 	.word	0x0800a8eb
 800a7d8:	0800a8d1 	.word	0x0800a8d1
 800a7dc:	0800a833 	.word	0x0800a833
 800a7e0:	0800a833 	.word	0x0800a833
 800a7e4:	0800a833 	.word	0x0800a833
 800a7e8:	0800a781 	.word	0x0800a781
 800a7ec:	0800a88d 	.word	0x0800a88d
 800a7f0:	0800a781 	.word	0x0800a781
 800a7f4:	0800a781 	.word	0x0800a781
 800a7f8:	0800a781 	.word	0x0800a781
 800a7fc:	0800a781 	.word	0x0800a781
 800a800:	0800a8fb 	.word	0x0800a8fb
 800a804:	0800a895 	.word	0x0800a895
 800a808:	0800a873 	.word	0x0800a873
 800a80c:	0800a781 	.word	0x0800a781
 800a810:	0800a781 	.word	0x0800a781
 800a814:	0800a8f7 	.word	0x0800a8f7
 800a818:	0800a781 	.word	0x0800a781
 800a81c:	0800a8d1 	.word	0x0800a8d1
 800a820:	0800a781 	.word	0x0800a781
 800a824:	0800a781 	.word	0x0800a781
 800a828:	0800a87b 	.word	0x0800a87b
 800a82c:	3b45      	subs	r3, #69	@ 0x45
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d8a6      	bhi.n	800a780 <__ssvfiscanf_r+0xd0>
 800a832:	2305      	movs	r3, #5
 800a834:	e031      	b.n	800a89a <__ssvfiscanf_r+0x1ea>
 800a836:	6863      	ldr	r3, [r4, #4]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	dd0d      	ble.n	800a858 <__ssvfiscanf_r+0x1a8>
 800a83c:	6823      	ldr	r3, [r4, #0]
 800a83e:	781a      	ldrb	r2, [r3, #0]
 800a840:	454a      	cmp	r2, r9
 800a842:	f040 80a6 	bne.w	800a992 <__ssvfiscanf_r+0x2e2>
 800a846:	3301      	adds	r3, #1
 800a848:	6862      	ldr	r2, [r4, #4]
 800a84a:	6023      	str	r3, [r4, #0]
 800a84c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a84e:	3a01      	subs	r2, #1
 800a850:	3301      	adds	r3, #1
 800a852:	6062      	str	r2, [r4, #4]
 800a854:	9345      	str	r3, [sp, #276]	@ 0x114
 800a856:	e753      	b.n	800a700 <__ssvfiscanf_r+0x50>
 800a858:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a85a:	4621      	mov	r1, r4
 800a85c:	4630      	mov	r0, r6
 800a85e:	4798      	blx	r3
 800a860:	2800      	cmp	r0, #0
 800a862:	d0eb      	beq.n	800a83c <__ssvfiscanf_r+0x18c>
 800a864:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a866:	2800      	cmp	r0, #0
 800a868:	f040 808b 	bne.w	800a982 <__ssvfiscanf_r+0x2d2>
 800a86c:	f04f 30ff 	mov.w	r0, #4294967295
 800a870:	e08b      	b.n	800a98a <__ssvfiscanf_r+0x2da>
 800a872:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a874:	f042 0220 	orr.w	r2, r2, #32
 800a878:	9241      	str	r2, [sp, #260]	@ 0x104
 800a87a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a87c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a880:	9241      	str	r2, [sp, #260]	@ 0x104
 800a882:	2210      	movs	r2, #16
 800a884:	2b6e      	cmp	r3, #110	@ 0x6e
 800a886:	9242      	str	r2, [sp, #264]	@ 0x108
 800a888:	d902      	bls.n	800a890 <__ssvfiscanf_r+0x1e0>
 800a88a:	e005      	b.n	800a898 <__ssvfiscanf_r+0x1e8>
 800a88c:	2300      	movs	r3, #0
 800a88e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a890:	2303      	movs	r3, #3
 800a892:	e002      	b.n	800a89a <__ssvfiscanf_r+0x1ea>
 800a894:	2308      	movs	r3, #8
 800a896:	9342      	str	r3, [sp, #264]	@ 0x108
 800a898:	2304      	movs	r3, #4
 800a89a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a89c:	6863      	ldr	r3, [r4, #4]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	dd39      	ble.n	800a916 <__ssvfiscanf_r+0x266>
 800a8a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a8a4:	0659      	lsls	r1, r3, #25
 800a8a6:	d404      	bmi.n	800a8b2 <__ssvfiscanf_r+0x202>
 800a8a8:	6823      	ldr	r3, [r4, #0]
 800a8aa:	781a      	ldrb	r2, [r3, #0]
 800a8ac:	5cba      	ldrb	r2, [r7, r2]
 800a8ae:	0712      	lsls	r2, r2, #28
 800a8b0:	d438      	bmi.n	800a924 <__ssvfiscanf_r+0x274>
 800a8b2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a8b4:	2b02      	cmp	r3, #2
 800a8b6:	dc47      	bgt.n	800a948 <__ssvfiscanf_r+0x298>
 800a8b8:	466b      	mov	r3, sp
 800a8ba:	4622      	mov	r2, r4
 800a8bc:	a941      	add	r1, sp, #260	@ 0x104
 800a8be:	4630      	mov	r0, r6
 800a8c0:	f000 f9ae 	bl	800ac20 <_scanf_chars>
 800a8c4:	2801      	cmp	r0, #1
 800a8c6:	d064      	beq.n	800a992 <__ssvfiscanf_r+0x2e2>
 800a8c8:	2802      	cmp	r0, #2
 800a8ca:	f47f af19 	bne.w	800a700 <__ssvfiscanf_r+0x50>
 800a8ce:	e7c9      	b.n	800a864 <__ssvfiscanf_r+0x1b4>
 800a8d0:	220a      	movs	r2, #10
 800a8d2:	e7d7      	b.n	800a884 <__ssvfiscanf_r+0x1d4>
 800a8d4:	4629      	mov	r1, r5
 800a8d6:	4640      	mov	r0, r8
 800a8d8:	f000 fbfe 	bl	800b0d8 <__sccl>
 800a8dc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a8de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8e2:	9341      	str	r3, [sp, #260]	@ 0x104
 800a8e4:	4605      	mov	r5, r0
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	e7d7      	b.n	800a89a <__ssvfiscanf_r+0x1ea>
 800a8ea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a8ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8f0:	9341      	str	r3, [sp, #260]	@ 0x104
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	e7d1      	b.n	800a89a <__ssvfiscanf_r+0x1ea>
 800a8f6:	2302      	movs	r3, #2
 800a8f8:	e7cf      	b.n	800a89a <__ssvfiscanf_r+0x1ea>
 800a8fa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a8fc:	06c3      	lsls	r3, r0, #27
 800a8fe:	f53f aeff 	bmi.w	800a700 <__ssvfiscanf_r+0x50>
 800a902:	9b00      	ldr	r3, [sp, #0]
 800a904:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a906:	1d19      	adds	r1, r3, #4
 800a908:	9100      	str	r1, [sp, #0]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	07c0      	lsls	r0, r0, #31
 800a90e:	bf4c      	ite	mi
 800a910:	801a      	strhmi	r2, [r3, #0]
 800a912:	601a      	strpl	r2, [r3, #0]
 800a914:	e6f4      	b.n	800a700 <__ssvfiscanf_r+0x50>
 800a916:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a918:	4621      	mov	r1, r4
 800a91a:	4630      	mov	r0, r6
 800a91c:	4798      	blx	r3
 800a91e:	2800      	cmp	r0, #0
 800a920:	d0bf      	beq.n	800a8a2 <__ssvfiscanf_r+0x1f2>
 800a922:	e79f      	b.n	800a864 <__ssvfiscanf_r+0x1b4>
 800a924:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a926:	3201      	adds	r2, #1
 800a928:	9245      	str	r2, [sp, #276]	@ 0x114
 800a92a:	6862      	ldr	r2, [r4, #4]
 800a92c:	3a01      	subs	r2, #1
 800a92e:	2a00      	cmp	r2, #0
 800a930:	6062      	str	r2, [r4, #4]
 800a932:	dd02      	ble.n	800a93a <__ssvfiscanf_r+0x28a>
 800a934:	3301      	adds	r3, #1
 800a936:	6023      	str	r3, [r4, #0]
 800a938:	e7b6      	b.n	800a8a8 <__ssvfiscanf_r+0x1f8>
 800a93a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a93c:	4621      	mov	r1, r4
 800a93e:	4630      	mov	r0, r6
 800a940:	4798      	blx	r3
 800a942:	2800      	cmp	r0, #0
 800a944:	d0b0      	beq.n	800a8a8 <__ssvfiscanf_r+0x1f8>
 800a946:	e78d      	b.n	800a864 <__ssvfiscanf_r+0x1b4>
 800a948:	2b04      	cmp	r3, #4
 800a94a:	dc0f      	bgt.n	800a96c <__ssvfiscanf_r+0x2bc>
 800a94c:	466b      	mov	r3, sp
 800a94e:	4622      	mov	r2, r4
 800a950:	a941      	add	r1, sp, #260	@ 0x104
 800a952:	4630      	mov	r0, r6
 800a954:	f000 f9be 	bl	800acd4 <_scanf_i>
 800a958:	e7b4      	b.n	800a8c4 <__ssvfiscanf_r+0x214>
 800a95a:	bf00      	nop
 800a95c:	0800a5fd 	.word	0x0800a5fd
 800a960:	0800a677 	.word	0x0800a677
 800a964:	0800c389 	.word	0x0800c389
 800a968:	0800c16d 	.word	0x0800c16d
 800a96c:	4b0a      	ldr	r3, [pc, #40]	@ (800a998 <__ssvfiscanf_r+0x2e8>)
 800a96e:	2b00      	cmp	r3, #0
 800a970:	f43f aec6 	beq.w	800a700 <__ssvfiscanf_r+0x50>
 800a974:	466b      	mov	r3, sp
 800a976:	4622      	mov	r2, r4
 800a978:	a941      	add	r1, sp, #260	@ 0x104
 800a97a:	4630      	mov	r0, r6
 800a97c:	f7fc fd5e 	bl	800743c <_scanf_float>
 800a980:	e7a0      	b.n	800a8c4 <__ssvfiscanf_r+0x214>
 800a982:	89a3      	ldrh	r3, [r4, #12]
 800a984:	065b      	lsls	r3, r3, #25
 800a986:	f53f af71 	bmi.w	800a86c <__ssvfiscanf_r+0x1bc>
 800a98a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800a98e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a992:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a994:	e7f9      	b.n	800a98a <__ssvfiscanf_r+0x2da>
 800a996:	bf00      	nop
 800a998:	0800743d 	.word	0x0800743d

0800a99c <__sfputc_r>:
 800a99c:	6893      	ldr	r3, [r2, #8]
 800a99e:	3b01      	subs	r3, #1
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	b410      	push	{r4}
 800a9a4:	6093      	str	r3, [r2, #8]
 800a9a6:	da08      	bge.n	800a9ba <__sfputc_r+0x1e>
 800a9a8:	6994      	ldr	r4, [r2, #24]
 800a9aa:	42a3      	cmp	r3, r4
 800a9ac:	db01      	blt.n	800a9b2 <__sfputc_r+0x16>
 800a9ae:	290a      	cmp	r1, #10
 800a9b0:	d103      	bne.n	800a9ba <__sfputc_r+0x1e>
 800a9b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9b6:	f7fd b914 	b.w	8007be2 <__swbuf_r>
 800a9ba:	6813      	ldr	r3, [r2, #0]
 800a9bc:	1c58      	adds	r0, r3, #1
 800a9be:	6010      	str	r0, [r2, #0]
 800a9c0:	7019      	strb	r1, [r3, #0]
 800a9c2:	4608      	mov	r0, r1
 800a9c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9c8:	4770      	bx	lr

0800a9ca <__sfputs_r>:
 800a9ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9cc:	4606      	mov	r6, r0
 800a9ce:	460f      	mov	r7, r1
 800a9d0:	4614      	mov	r4, r2
 800a9d2:	18d5      	adds	r5, r2, r3
 800a9d4:	42ac      	cmp	r4, r5
 800a9d6:	d101      	bne.n	800a9dc <__sfputs_r+0x12>
 800a9d8:	2000      	movs	r0, #0
 800a9da:	e007      	b.n	800a9ec <__sfputs_r+0x22>
 800a9dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9e0:	463a      	mov	r2, r7
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	f7ff ffda 	bl	800a99c <__sfputc_r>
 800a9e8:	1c43      	adds	r3, r0, #1
 800a9ea:	d1f3      	bne.n	800a9d4 <__sfputs_r+0xa>
 800a9ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a9f0 <_vfiprintf_r>:
 800a9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f4:	460d      	mov	r5, r1
 800a9f6:	b09d      	sub	sp, #116	@ 0x74
 800a9f8:	4614      	mov	r4, r2
 800a9fa:	4698      	mov	r8, r3
 800a9fc:	4606      	mov	r6, r0
 800a9fe:	b118      	cbz	r0, 800aa08 <_vfiprintf_r+0x18>
 800aa00:	6a03      	ldr	r3, [r0, #32]
 800aa02:	b90b      	cbnz	r3, 800aa08 <_vfiprintf_r+0x18>
 800aa04:	f7fc ffb4 	bl	8007970 <__sinit>
 800aa08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa0a:	07d9      	lsls	r1, r3, #31
 800aa0c:	d405      	bmi.n	800aa1a <_vfiprintf_r+0x2a>
 800aa0e:	89ab      	ldrh	r3, [r5, #12]
 800aa10:	059a      	lsls	r2, r3, #22
 800aa12:	d402      	bmi.n	800aa1a <_vfiprintf_r+0x2a>
 800aa14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa16:	f7fd fa08 	bl	8007e2a <__retarget_lock_acquire_recursive>
 800aa1a:	89ab      	ldrh	r3, [r5, #12]
 800aa1c:	071b      	lsls	r3, r3, #28
 800aa1e:	d501      	bpl.n	800aa24 <_vfiprintf_r+0x34>
 800aa20:	692b      	ldr	r3, [r5, #16]
 800aa22:	b99b      	cbnz	r3, 800aa4c <_vfiprintf_r+0x5c>
 800aa24:	4629      	mov	r1, r5
 800aa26:	4630      	mov	r0, r6
 800aa28:	f7fd f91a 	bl	8007c60 <__swsetup_r>
 800aa2c:	b170      	cbz	r0, 800aa4c <_vfiprintf_r+0x5c>
 800aa2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa30:	07dc      	lsls	r4, r3, #31
 800aa32:	d504      	bpl.n	800aa3e <_vfiprintf_r+0x4e>
 800aa34:	f04f 30ff 	mov.w	r0, #4294967295
 800aa38:	b01d      	add	sp, #116	@ 0x74
 800aa3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa3e:	89ab      	ldrh	r3, [r5, #12]
 800aa40:	0598      	lsls	r0, r3, #22
 800aa42:	d4f7      	bmi.n	800aa34 <_vfiprintf_r+0x44>
 800aa44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa46:	f7fd f9f1 	bl	8007e2c <__retarget_lock_release_recursive>
 800aa4a:	e7f3      	b.n	800aa34 <_vfiprintf_r+0x44>
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa50:	2320      	movs	r3, #32
 800aa52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aa56:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa5a:	2330      	movs	r3, #48	@ 0x30
 800aa5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ac0c <_vfiprintf_r+0x21c>
 800aa60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aa64:	f04f 0901 	mov.w	r9, #1
 800aa68:	4623      	mov	r3, r4
 800aa6a:	469a      	mov	sl, r3
 800aa6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa70:	b10a      	cbz	r2, 800aa76 <_vfiprintf_r+0x86>
 800aa72:	2a25      	cmp	r2, #37	@ 0x25
 800aa74:	d1f9      	bne.n	800aa6a <_vfiprintf_r+0x7a>
 800aa76:	ebba 0b04 	subs.w	fp, sl, r4
 800aa7a:	d00b      	beq.n	800aa94 <_vfiprintf_r+0xa4>
 800aa7c:	465b      	mov	r3, fp
 800aa7e:	4622      	mov	r2, r4
 800aa80:	4629      	mov	r1, r5
 800aa82:	4630      	mov	r0, r6
 800aa84:	f7ff ffa1 	bl	800a9ca <__sfputs_r>
 800aa88:	3001      	adds	r0, #1
 800aa8a:	f000 80a7 	beq.w	800abdc <_vfiprintf_r+0x1ec>
 800aa8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa90:	445a      	add	r2, fp
 800aa92:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa94:	f89a 3000 	ldrb.w	r3, [sl]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f000 809f 	beq.w	800abdc <_vfiprintf_r+0x1ec>
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	f04f 32ff 	mov.w	r2, #4294967295
 800aaa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aaa8:	f10a 0a01 	add.w	sl, sl, #1
 800aaac:	9304      	str	r3, [sp, #16]
 800aaae:	9307      	str	r3, [sp, #28]
 800aab0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aab4:	931a      	str	r3, [sp, #104]	@ 0x68
 800aab6:	4654      	mov	r4, sl
 800aab8:	2205      	movs	r2, #5
 800aaba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aabe:	4853      	ldr	r0, [pc, #332]	@ (800ac0c <_vfiprintf_r+0x21c>)
 800aac0:	f7f5 fbb6 	bl	8000230 <memchr>
 800aac4:	9a04      	ldr	r2, [sp, #16]
 800aac6:	b9d8      	cbnz	r0, 800ab00 <_vfiprintf_r+0x110>
 800aac8:	06d1      	lsls	r1, r2, #27
 800aaca:	bf44      	itt	mi
 800aacc:	2320      	movmi	r3, #32
 800aace:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aad2:	0713      	lsls	r3, r2, #28
 800aad4:	bf44      	itt	mi
 800aad6:	232b      	movmi	r3, #43	@ 0x2b
 800aad8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aadc:	f89a 3000 	ldrb.w	r3, [sl]
 800aae0:	2b2a      	cmp	r3, #42	@ 0x2a
 800aae2:	d015      	beq.n	800ab10 <_vfiprintf_r+0x120>
 800aae4:	9a07      	ldr	r2, [sp, #28]
 800aae6:	4654      	mov	r4, sl
 800aae8:	2000      	movs	r0, #0
 800aaea:	f04f 0c0a 	mov.w	ip, #10
 800aaee:	4621      	mov	r1, r4
 800aaf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aaf4:	3b30      	subs	r3, #48	@ 0x30
 800aaf6:	2b09      	cmp	r3, #9
 800aaf8:	d94b      	bls.n	800ab92 <_vfiprintf_r+0x1a2>
 800aafa:	b1b0      	cbz	r0, 800ab2a <_vfiprintf_r+0x13a>
 800aafc:	9207      	str	r2, [sp, #28]
 800aafe:	e014      	b.n	800ab2a <_vfiprintf_r+0x13a>
 800ab00:	eba0 0308 	sub.w	r3, r0, r8
 800ab04:	fa09 f303 	lsl.w	r3, r9, r3
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	9304      	str	r3, [sp, #16]
 800ab0c:	46a2      	mov	sl, r4
 800ab0e:	e7d2      	b.n	800aab6 <_vfiprintf_r+0xc6>
 800ab10:	9b03      	ldr	r3, [sp, #12]
 800ab12:	1d19      	adds	r1, r3, #4
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	9103      	str	r1, [sp, #12]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	bfbb      	ittet	lt
 800ab1c:	425b      	neglt	r3, r3
 800ab1e:	f042 0202 	orrlt.w	r2, r2, #2
 800ab22:	9307      	strge	r3, [sp, #28]
 800ab24:	9307      	strlt	r3, [sp, #28]
 800ab26:	bfb8      	it	lt
 800ab28:	9204      	strlt	r2, [sp, #16]
 800ab2a:	7823      	ldrb	r3, [r4, #0]
 800ab2c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab2e:	d10a      	bne.n	800ab46 <_vfiprintf_r+0x156>
 800ab30:	7863      	ldrb	r3, [r4, #1]
 800ab32:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab34:	d132      	bne.n	800ab9c <_vfiprintf_r+0x1ac>
 800ab36:	9b03      	ldr	r3, [sp, #12]
 800ab38:	1d1a      	adds	r2, r3, #4
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	9203      	str	r2, [sp, #12]
 800ab3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ab42:	3402      	adds	r4, #2
 800ab44:	9305      	str	r3, [sp, #20]
 800ab46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ac1c <_vfiprintf_r+0x22c>
 800ab4a:	7821      	ldrb	r1, [r4, #0]
 800ab4c:	2203      	movs	r2, #3
 800ab4e:	4650      	mov	r0, sl
 800ab50:	f7f5 fb6e 	bl	8000230 <memchr>
 800ab54:	b138      	cbz	r0, 800ab66 <_vfiprintf_r+0x176>
 800ab56:	9b04      	ldr	r3, [sp, #16]
 800ab58:	eba0 000a 	sub.w	r0, r0, sl
 800ab5c:	2240      	movs	r2, #64	@ 0x40
 800ab5e:	4082      	lsls	r2, r0
 800ab60:	4313      	orrs	r3, r2
 800ab62:	3401      	adds	r4, #1
 800ab64:	9304      	str	r3, [sp, #16]
 800ab66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab6a:	4829      	ldr	r0, [pc, #164]	@ (800ac10 <_vfiprintf_r+0x220>)
 800ab6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab70:	2206      	movs	r2, #6
 800ab72:	f7f5 fb5d 	bl	8000230 <memchr>
 800ab76:	2800      	cmp	r0, #0
 800ab78:	d03f      	beq.n	800abfa <_vfiprintf_r+0x20a>
 800ab7a:	4b26      	ldr	r3, [pc, #152]	@ (800ac14 <_vfiprintf_r+0x224>)
 800ab7c:	bb1b      	cbnz	r3, 800abc6 <_vfiprintf_r+0x1d6>
 800ab7e:	9b03      	ldr	r3, [sp, #12]
 800ab80:	3307      	adds	r3, #7
 800ab82:	f023 0307 	bic.w	r3, r3, #7
 800ab86:	3308      	adds	r3, #8
 800ab88:	9303      	str	r3, [sp, #12]
 800ab8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab8c:	443b      	add	r3, r7
 800ab8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab90:	e76a      	b.n	800aa68 <_vfiprintf_r+0x78>
 800ab92:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab96:	460c      	mov	r4, r1
 800ab98:	2001      	movs	r0, #1
 800ab9a:	e7a8      	b.n	800aaee <_vfiprintf_r+0xfe>
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	3401      	adds	r4, #1
 800aba0:	9305      	str	r3, [sp, #20]
 800aba2:	4619      	mov	r1, r3
 800aba4:	f04f 0c0a 	mov.w	ip, #10
 800aba8:	4620      	mov	r0, r4
 800abaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abae:	3a30      	subs	r2, #48	@ 0x30
 800abb0:	2a09      	cmp	r2, #9
 800abb2:	d903      	bls.n	800abbc <_vfiprintf_r+0x1cc>
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d0c6      	beq.n	800ab46 <_vfiprintf_r+0x156>
 800abb8:	9105      	str	r1, [sp, #20]
 800abba:	e7c4      	b.n	800ab46 <_vfiprintf_r+0x156>
 800abbc:	fb0c 2101 	mla	r1, ip, r1, r2
 800abc0:	4604      	mov	r4, r0
 800abc2:	2301      	movs	r3, #1
 800abc4:	e7f0      	b.n	800aba8 <_vfiprintf_r+0x1b8>
 800abc6:	ab03      	add	r3, sp, #12
 800abc8:	9300      	str	r3, [sp, #0]
 800abca:	462a      	mov	r2, r5
 800abcc:	4b12      	ldr	r3, [pc, #72]	@ (800ac18 <_vfiprintf_r+0x228>)
 800abce:	a904      	add	r1, sp, #16
 800abd0:	4630      	mov	r0, r6
 800abd2:	f7fc f87d 	bl	8006cd0 <_printf_float>
 800abd6:	4607      	mov	r7, r0
 800abd8:	1c78      	adds	r0, r7, #1
 800abda:	d1d6      	bne.n	800ab8a <_vfiprintf_r+0x19a>
 800abdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abde:	07d9      	lsls	r1, r3, #31
 800abe0:	d405      	bmi.n	800abee <_vfiprintf_r+0x1fe>
 800abe2:	89ab      	ldrh	r3, [r5, #12]
 800abe4:	059a      	lsls	r2, r3, #22
 800abe6:	d402      	bmi.n	800abee <_vfiprintf_r+0x1fe>
 800abe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abea:	f7fd f91f 	bl	8007e2c <__retarget_lock_release_recursive>
 800abee:	89ab      	ldrh	r3, [r5, #12]
 800abf0:	065b      	lsls	r3, r3, #25
 800abf2:	f53f af1f 	bmi.w	800aa34 <_vfiprintf_r+0x44>
 800abf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800abf8:	e71e      	b.n	800aa38 <_vfiprintf_r+0x48>
 800abfa:	ab03      	add	r3, sp, #12
 800abfc:	9300      	str	r3, [sp, #0]
 800abfe:	462a      	mov	r2, r5
 800ac00:	4b05      	ldr	r3, [pc, #20]	@ (800ac18 <_vfiprintf_r+0x228>)
 800ac02:	a904      	add	r1, sp, #16
 800ac04:	4630      	mov	r0, r6
 800ac06:	f7fc fafb 	bl	8007200 <_printf_i>
 800ac0a:	e7e4      	b.n	800abd6 <_vfiprintf_r+0x1e6>
 800ac0c:	0800c167 	.word	0x0800c167
 800ac10:	0800c171 	.word	0x0800c171
 800ac14:	08006cd1 	.word	0x08006cd1
 800ac18:	0800a9cb 	.word	0x0800a9cb
 800ac1c:	0800c16d 	.word	0x0800c16d

0800ac20 <_scanf_chars>:
 800ac20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac24:	4615      	mov	r5, r2
 800ac26:	688a      	ldr	r2, [r1, #8]
 800ac28:	4680      	mov	r8, r0
 800ac2a:	460c      	mov	r4, r1
 800ac2c:	b932      	cbnz	r2, 800ac3c <_scanf_chars+0x1c>
 800ac2e:	698a      	ldr	r2, [r1, #24]
 800ac30:	2a00      	cmp	r2, #0
 800ac32:	bf14      	ite	ne
 800ac34:	f04f 32ff 	movne.w	r2, #4294967295
 800ac38:	2201      	moveq	r2, #1
 800ac3a:	608a      	str	r2, [r1, #8]
 800ac3c:	6822      	ldr	r2, [r4, #0]
 800ac3e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800acd0 <_scanf_chars+0xb0>
 800ac42:	06d1      	lsls	r1, r2, #27
 800ac44:	bf5f      	itttt	pl
 800ac46:	681a      	ldrpl	r2, [r3, #0]
 800ac48:	1d11      	addpl	r1, r2, #4
 800ac4a:	6019      	strpl	r1, [r3, #0]
 800ac4c:	6816      	ldrpl	r6, [r2, #0]
 800ac4e:	2700      	movs	r7, #0
 800ac50:	69a0      	ldr	r0, [r4, #24]
 800ac52:	b188      	cbz	r0, 800ac78 <_scanf_chars+0x58>
 800ac54:	2801      	cmp	r0, #1
 800ac56:	d107      	bne.n	800ac68 <_scanf_chars+0x48>
 800ac58:	682b      	ldr	r3, [r5, #0]
 800ac5a:	781a      	ldrb	r2, [r3, #0]
 800ac5c:	6963      	ldr	r3, [r4, #20]
 800ac5e:	5c9b      	ldrb	r3, [r3, r2]
 800ac60:	b953      	cbnz	r3, 800ac78 <_scanf_chars+0x58>
 800ac62:	2f00      	cmp	r7, #0
 800ac64:	d031      	beq.n	800acca <_scanf_chars+0xaa>
 800ac66:	e022      	b.n	800acae <_scanf_chars+0x8e>
 800ac68:	2802      	cmp	r0, #2
 800ac6a:	d120      	bne.n	800acae <_scanf_chars+0x8e>
 800ac6c:	682b      	ldr	r3, [r5, #0]
 800ac6e:	781b      	ldrb	r3, [r3, #0]
 800ac70:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ac74:	071b      	lsls	r3, r3, #28
 800ac76:	d41a      	bmi.n	800acae <_scanf_chars+0x8e>
 800ac78:	6823      	ldr	r3, [r4, #0]
 800ac7a:	06da      	lsls	r2, r3, #27
 800ac7c:	bf5e      	ittt	pl
 800ac7e:	682b      	ldrpl	r3, [r5, #0]
 800ac80:	781b      	ldrbpl	r3, [r3, #0]
 800ac82:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ac86:	682a      	ldr	r2, [r5, #0]
 800ac88:	686b      	ldr	r3, [r5, #4]
 800ac8a:	3201      	adds	r2, #1
 800ac8c:	602a      	str	r2, [r5, #0]
 800ac8e:	68a2      	ldr	r2, [r4, #8]
 800ac90:	3b01      	subs	r3, #1
 800ac92:	3a01      	subs	r2, #1
 800ac94:	606b      	str	r3, [r5, #4]
 800ac96:	3701      	adds	r7, #1
 800ac98:	60a2      	str	r2, [r4, #8]
 800ac9a:	b142      	cbz	r2, 800acae <_scanf_chars+0x8e>
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	dcd7      	bgt.n	800ac50 <_scanf_chars+0x30>
 800aca0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800aca4:	4629      	mov	r1, r5
 800aca6:	4640      	mov	r0, r8
 800aca8:	4798      	blx	r3
 800acaa:	2800      	cmp	r0, #0
 800acac:	d0d0      	beq.n	800ac50 <_scanf_chars+0x30>
 800acae:	6823      	ldr	r3, [r4, #0]
 800acb0:	f013 0310 	ands.w	r3, r3, #16
 800acb4:	d105      	bne.n	800acc2 <_scanf_chars+0xa2>
 800acb6:	68e2      	ldr	r2, [r4, #12]
 800acb8:	3201      	adds	r2, #1
 800acba:	60e2      	str	r2, [r4, #12]
 800acbc:	69a2      	ldr	r2, [r4, #24]
 800acbe:	b102      	cbz	r2, 800acc2 <_scanf_chars+0xa2>
 800acc0:	7033      	strb	r3, [r6, #0]
 800acc2:	6923      	ldr	r3, [r4, #16]
 800acc4:	443b      	add	r3, r7
 800acc6:	6123      	str	r3, [r4, #16]
 800acc8:	2000      	movs	r0, #0
 800acca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acce:	bf00      	nop
 800acd0:	0800c389 	.word	0x0800c389

0800acd4 <_scanf_i>:
 800acd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acd8:	4698      	mov	r8, r3
 800acda:	4b74      	ldr	r3, [pc, #464]	@ (800aeac <_scanf_i+0x1d8>)
 800acdc:	460c      	mov	r4, r1
 800acde:	4682      	mov	sl, r0
 800ace0:	4616      	mov	r6, r2
 800ace2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ace6:	b087      	sub	sp, #28
 800ace8:	ab03      	add	r3, sp, #12
 800acea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800acee:	4b70      	ldr	r3, [pc, #448]	@ (800aeb0 <_scanf_i+0x1dc>)
 800acf0:	69a1      	ldr	r1, [r4, #24]
 800acf2:	4a70      	ldr	r2, [pc, #448]	@ (800aeb4 <_scanf_i+0x1e0>)
 800acf4:	2903      	cmp	r1, #3
 800acf6:	bf08      	it	eq
 800acf8:	461a      	moveq	r2, r3
 800acfa:	68a3      	ldr	r3, [r4, #8]
 800acfc:	9201      	str	r2, [sp, #4]
 800acfe:	1e5a      	subs	r2, r3, #1
 800ad00:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ad04:	bf88      	it	hi
 800ad06:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ad0a:	4627      	mov	r7, r4
 800ad0c:	bf82      	ittt	hi
 800ad0e:	eb03 0905 	addhi.w	r9, r3, r5
 800ad12:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ad16:	60a3      	strhi	r3, [r4, #8]
 800ad18:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ad1c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800ad20:	bf98      	it	ls
 800ad22:	f04f 0900 	movls.w	r9, #0
 800ad26:	6023      	str	r3, [r4, #0]
 800ad28:	463d      	mov	r5, r7
 800ad2a:	f04f 0b00 	mov.w	fp, #0
 800ad2e:	6831      	ldr	r1, [r6, #0]
 800ad30:	ab03      	add	r3, sp, #12
 800ad32:	7809      	ldrb	r1, [r1, #0]
 800ad34:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ad38:	2202      	movs	r2, #2
 800ad3a:	f7f5 fa79 	bl	8000230 <memchr>
 800ad3e:	b328      	cbz	r0, 800ad8c <_scanf_i+0xb8>
 800ad40:	f1bb 0f01 	cmp.w	fp, #1
 800ad44:	d159      	bne.n	800adfa <_scanf_i+0x126>
 800ad46:	6862      	ldr	r2, [r4, #4]
 800ad48:	b92a      	cbnz	r2, 800ad56 <_scanf_i+0x82>
 800ad4a:	6822      	ldr	r2, [r4, #0]
 800ad4c:	2108      	movs	r1, #8
 800ad4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ad52:	6061      	str	r1, [r4, #4]
 800ad54:	6022      	str	r2, [r4, #0]
 800ad56:	6822      	ldr	r2, [r4, #0]
 800ad58:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ad5c:	6022      	str	r2, [r4, #0]
 800ad5e:	68a2      	ldr	r2, [r4, #8]
 800ad60:	1e51      	subs	r1, r2, #1
 800ad62:	60a1      	str	r1, [r4, #8]
 800ad64:	b192      	cbz	r2, 800ad8c <_scanf_i+0xb8>
 800ad66:	6832      	ldr	r2, [r6, #0]
 800ad68:	1c51      	adds	r1, r2, #1
 800ad6a:	6031      	str	r1, [r6, #0]
 800ad6c:	7812      	ldrb	r2, [r2, #0]
 800ad6e:	f805 2b01 	strb.w	r2, [r5], #1
 800ad72:	6872      	ldr	r2, [r6, #4]
 800ad74:	3a01      	subs	r2, #1
 800ad76:	2a00      	cmp	r2, #0
 800ad78:	6072      	str	r2, [r6, #4]
 800ad7a:	dc07      	bgt.n	800ad8c <_scanf_i+0xb8>
 800ad7c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ad80:	4631      	mov	r1, r6
 800ad82:	4650      	mov	r0, sl
 800ad84:	4790      	blx	r2
 800ad86:	2800      	cmp	r0, #0
 800ad88:	f040 8085 	bne.w	800ae96 <_scanf_i+0x1c2>
 800ad8c:	f10b 0b01 	add.w	fp, fp, #1
 800ad90:	f1bb 0f03 	cmp.w	fp, #3
 800ad94:	d1cb      	bne.n	800ad2e <_scanf_i+0x5a>
 800ad96:	6863      	ldr	r3, [r4, #4]
 800ad98:	b90b      	cbnz	r3, 800ad9e <_scanf_i+0xca>
 800ad9a:	230a      	movs	r3, #10
 800ad9c:	6063      	str	r3, [r4, #4]
 800ad9e:	6863      	ldr	r3, [r4, #4]
 800ada0:	4945      	ldr	r1, [pc, #276]	@ (800aeb8 <_scanf_i+0x1e4>)
 800ada2:	6960      	ldr	r0, [r4, #20]
 800ada4:	1ac9      	subs	r1, r1, r3
 800ada6:	f000 f997 	bl	800b0d8 <__sccl>
 800adaa:	f04f 0b00 	mov.w	fp, #0
 800adae:	68a3      	ldr	r3, [r4, #8]
 800adb0:	6822      	ldr	r2, [r4, #0]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d03d      	beq.n	800ae32 <_scanf_i+0x15e>
 800adb6:	6831      	ldr	r1, [r6, #0]
 800adb8:	6960      	ldr	r0, [r4, #20]
 800adba:	f891 c000 	ldrb.w	ip, [r1]
 800adbe:	f810 000c 	ldrb.w	r0, [r0, ip]
 800adc2:	2800      	cmp	r0, #0
 800adc4:	d035      	beq.n	800ae32 <_scanf_i+0x15e>
 800adc6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800adca:	d124      	bne.n	800ae16 <_scanf_i+0x142>
 800adcc:	0510      	lsls	r0, r2, #20
 800adce:	d522      	bpl.n	800ae16 <_scanf_i+0x142>
 800add0:	f10b 0b01 	add.w	fp, fp, #1
 800add4:	f1b9 0f00 	cmp.w	r9, #0
 800add8:	d003      	beq.n	800ade2 <_scanf_i+0x10e>
 800adda:	3301      	adds	r3, #1
 800addc:	f109 39ff 	add.w	r9, r9, #4294967295
 800ade0:	60a3      	str	r3, [r4, #8]
 800ade2:	6873      	ldr	r3, [r6, #4]
 800ade4:	3b01      	subs	r3, #1
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	6073      	str	r3, [r6, #4]
 800adea:	dd1b      	ble.n	800ae24 <_scanf_i+0x150>
 800adec:	6833      	ldr	r3, [r6, #0]
 800adee:	3301      	adds	r3, #1
 800adf0:	6033      	str	r3, [r6, #0]
 800adf2:	68a3      	ldr	r3, [r4, #8]
 800adf4:	3b01      	subs	r3, #1
 800adf6:	60a3      	str	r3, [r4, #8]
 800adf8:	e7d9      	b.n	800adae <_scanf_i+0xda>
 800adfa:	f1bb 0f02 	cmp.w	fp, #2
 800adfe:	d1ae      	bne.n	800ad5e <_scanf_i+0x8a>
 800ae00:	6822      	ldr	r2, [r4, #0]
 800ae02:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ae06:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ae0a:	d1c4      	bne.n	800ad96 <_scanf_i+0xc2>
 800ae0c:	2110      	movs	r1, #16
 800ae0e:	6061      	str	r1, [r4, #4]
 800ae10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ae14:	e7a2      	b.n	800ad5c <_scanf_i+0x88>
 800ae16:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ae1a:	6022      	str	r2, [r4, #0]
 800ae1c:	780b      	ldrb	r3, [r1, #0]
 800ae1e:	f805 3b01 	strb.w	r3, [r5], #1
 800ae22:	e7de      	b.n	800ade2 <_scanf_i+0x10e>
 800ae24:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ae28:	4631      	mov	r1, r6
 800ae2a:	4650      	mov	r0, sl
 800ae2c:	4798      	blx	r3
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	d0df      	beq.n	800adf2 <_scanf_i+0x11e>
 800ae32:	6823      	ldr	r3, [r4, #0]
 800ae34:	05d9      	lsls	r1, r3, #23
 800ae36:	d50d      	bpl.n	800ae54 <_scanf_i+0x180>
 800ae38:	42bd      	cmp	r5, r7
 800ae3a:	d909      	bls.n	800ae50 <_scanf_i+0x17c>
 800ae3c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ae40:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae44:	4632      	mov	r2, r6
 800ae46:	4650      	mov	r0, sl
 800ae48:	4798      	blx	r3
 800ae4a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ae4e:	464d      	mov	r5, r9
 800ae50:	42bd      	cmp	r5, r7
 800ae52:	d028      	beq.n	800aea6 <_scanf_i+0x1d2>
 800ae54:	6822      	ldr	r2, [r4, #0]
 800ae56:	f012 0210 	ands.w	r2, r2, #16
 800ae5a:	d113      	bne.n	800ae84 <_scanf_i+0x1b0>
 800ae5c:	702a      	strb	r2, [r5, #0]
 800ae5e:	6863      	ldr	r3, [r4, #4]
 800ae60:	9e01      	ldr	r6, [sp, #4]
 800ae62:	4639      	mov	r1, r7
 800ae64:	4650      	mov	r0, sl
 800ae66:	47b0      	blx	r6
 800ae68:	f8d8 3000 	ldr.w	r3, [r8]
 800ae6c:	6821      	ldr	r1, [r4, #0]
 800ae6e:	1d1a      	adds	r2, r3, #4
 800ae70:	f8c8 2000 	str.w	r2, [r8]
 800ae74:	f011 0f20 	tst.w	r1, #32
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	d00f      	beq.n	800ae9c <_scanf_i+0x1c8>
 800ae7c:	6018      	str	r0, [r3, #0]
 800ae7e:	68e3      	ldr	r3, [r4, #12]
 800ae80:	3301      	adds	r3, #1
 800ae82:	60e3      	str	r3, [r4, #12]
 800ae84:	6923      	ldr	r3, [r4, #16]
 800ae86:	1bed      	subs	r5, r5, r7
 800ae88:	445d      	add	r5, fp
 800ae8a:	442b      	add	r3, r5
 800ae8c:	6123      	str	r3, [r4, #16]
 800ae8e:	2000      	movs	r0, #0
 800ae90:	b007      	add	sp, #28
 800ae92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae96:	f04f 0b00 	mov.w	fp, #0
 800ae9a:	e7ca      	b.n	800ae32 <_scanf_i+0x15e>
 800ae9c:	07ca      	lsls	r2, r1, #31
 800ae9e:	bf4c      	ite	mi
 800aea0:	8018      	strhmi	r0, [r3, #0]
 800aea2:	6018      	strpl	r0, [r3, #0]
 800aea4:	e7eb      	b.n	800ae7e <_scanf_i+0x1aa>
 800aea6:	2001      	movs	r0, #1
 800aea8:	e7f2      	b.n	800ae90 <_scanf_i+0x1bc>
 800aeaa:	bf00      	nop
 800aeac:	0800c024 	.word	0x0800c024
 800aeb0:	0800a349 	.word	0x0800a349
 800aeb4:	0800babd 	.word	0x0800babd
 800aeb8:	0800c188 	.word	0x0800c188

0800aebc <__sflush_r>:
 800aebc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aec4:	0716      	lsls	r6, r2, #28
 800aec6:	4605      	mov	r5, r0
 800aec8:	460c      	mov	r4, r1
 800aeca:	d454      	bmi.n	800af76 <__sflush_r+0xba>
 800aecc:	684b      	ldr	r3, [r1, #4]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	dc02      	bgt.n	800aed8 <__sflush_r+0x1c>
 800aed2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	dd48      	ble.n	800af6a <__sflush_r+0xae>
 800aed8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aeda:	2e00      	cmp	r6, #0
 800aedc:	d045      	beq.n	800af6a <__sflush_r+0xae>
 800aede:	2300      	movs	r3, #0
 800aee0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aee4:	682f      	ldr	r7, [r5, #0]
 800aee6:	6a21      	ldr	r1, [r4, #32]
 800aee8:	602b      	str	r3, [r5, #0]
 800aeea:	d030      	beq.n	800af4e <__sflush_r+0x92>
 800aeec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aeee:	89a3      	ldrh	r3, [r4, #12]
 800aef0:	0759      	lsls	r1, r3, #29
 800aef2:	d505      	bpl.n	800af00 <__sflush_r+0x44>
 800aef4:	6863      	ldr	r3, [r4, #4]
 800aef6:	1ad2      	subs	r2, r2, r3
 800aef8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aefa:	b10b      	cbz	r3, 800af00 <__sflush_r+0x44>
 800aefc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aefe:	1ad2      	subs	r2, r2, r3
 800af00:	2300      	movs	r3, #0
 800af02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af04:	6a21      	ldr	r1, [r4, #32]
 800af06:	4628      	mov	r0, r5
 800af08:	47b0      	blx	r6
 800af0a:	1c43      	adds	r3, r0, #1
 800af0c:	89a3      	ldrh	r3, [r4, #12]
 800af0e:	d106      	bne.n	800af1e <__sflush_r+0x62>
 800af10:	6829      	ldr	r1, [r5, #0]
 800af12:	291d      	cmp	r1, #29
 800af14:	d82b      	bhi.n	800af6e <__sflush_r+0xb2>
 800af16:	4a2a      	ldr	r2, [pc, #168]	@ (800afc0 <__sflush_r+0x104>)
 800af18:	40ca      	lsrs	r2, r1
 800af1a:	07d6      	lsls	r6, r2, #31
 800af1c:	d527      	bpl.n	800af6e <__sflush_r+0xb2>
 800af1e:	2200      	movs	r2, #0
 800af20:	6062      	str	r2, [r4, #4]
 800af22:	04d9      	lsls	r1, r3, #19
 800af24:	6922      	ldr	r2, [r4, #16]
 800af26:	6022      	str	r2, [r4, #0]
 800af28:	d504      	bpl.n	800af34 <__sflush_r+0x78>
 800af2a:	1c42      	adds	r2, r0, #1
 800af2c:	d101      	bne.n	800af32 <__sflush_r+0x76>
 800af2e:	682b      	ldr	r3, [r5, #0]
 800af30:	b903      	cbnz	r3, 800af34 <__sflush_r+0x78>
 800af32:	6560      	str	r0, [r4, #84]	@ 0x54
 800af34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af36:	602f      	str	r7, [r5, #0]
 800af38:	b1b9      	cbz	r1, 800af6a <__sflush_r+0xae>
 800af3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af3e:	4299      	cmp	r1, r3
 800af40:	d002      	beq.n	800af48 <__sflush_r+0x8c>
 800af42:	4628      	mov	r0, r5
 800af44:	f7fd fdd4 	bl	8008af0 <_free_r>
 800af48:	2300      	movs	r3, #0
 800af4a:	6363      	str	r3, [r4, #52]	@ 0x34
 800af4c:	e00d      	b.n	800af6a <__sflush_r+0xae>
 800af4e:	2301      	movs	r3, #1
 800af50:	4628      	mov	r0, r5
 800af52:	47b0      	blx	r6
 800af54:	4602      	mov	r2, r0
 800af56:	1c50      	adds	r0, r2, #1
 800af58:	d1c9      	bne.n	800aeee <__sflush_r+0x32>
 800af5a:	682b      	ldr	r3, [r5, #0]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d0c6      	beq.n	800aeee <__sflush_r+0x32>
 800af60:	2b1d      	cmp	r3, #29
 800af62:	d001      	beq.n	800af68 <__sflush_r+0xac>
 800af64:	2b16      	cmp	r3, #22
 800af66:	d11e      	bne.n	800afa6 <__sflush_r+0xea>
 800af68:	602f      	str	r7, [r5, #0]
 800af6a:	2000      	movs	r0, #0
 800af6c:	e022      	b.n	800afb4 <__sflush_r+0xf8>
 800af6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af72:	b21b      	sxth	r3, r3
 800af74:	e01b      	b.n	800afae <__sflush_r+0xf2>
 800af76:	690f      	ldr	r7, [r1, #16]
 800af78:	2f00      	cmp	r7, #0
 800af7a:	d0f6      	beq.n	800af6a <__sflush_r+0xae>
 800af7c:	0793      	lsls	r3, r2, #30
 800af7e:	680e      	ldr	r6, [r1, #0]
 800af80:	bf08      	it	eq
 800af82:	694b      	ldreq	r3, [r1, #20]
 800af84:	600f      	str	r7, [r1, #0]
 800af86:	bf18      	it	ne
 800af88:	2300      	movne	r3, #0
 800af8a:	eba6 0807 	sub.w	r8, r6, r7
 800af8e:	608b      	str	r3, [r1, #8]
 800af90:	f1b8 0f00 	cmp.w	r8, #0
 800af94:	dde9      	ble.n	800af6a <__sflush_r+0xae>
 800af96:	6a21      	ldr	r1, [r4, #32]
 800af98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800af9a:	4643      	mov	r3, r8
 800af9c:	463a      	mov	r2, r7
 800af9e:	4628      	mov	r0, r5
 800afa0:	47b0      	blx	r6
 800afa2:	2800      	cmp	r0, #0
 800afa4:	dc08      	bgt.n	800afb8 <__sflush_r+0xfc>
 800afa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afae:	81a3      	strh	r3, [r4, #12]
 800afb0:	f04f 30ff 	mov.w	r0, #4294967295
 800afb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afb8:	4407      	add	r7, r0
 800afba:	eba8 0800 	sub.w	r8, r8, r0
 800afbe:	e7e7      	b.n	800af90 <__sflush_r+0xd4>
 800afc0:	20400001 	.word	0x20400001

0800afc4 <_fflush_r>:
 800afc4:	b538      	push	{r3, r4, r5, lr}
 800afc6:	690b      	ldr	r3, [r1, #16]
 800afc8:	4605      	mov	r5, r0
 800afca:	460c      	mov	r4, r1
 800afcc:	b913      	cbnz	r3, 800afd4 <_fflush_r+0x10>
 800afce:	2500      	movs	r5, #0
 800afd0:	4628      	mov	r0, r5
 800afd2:	bd38      	pop	{r3, r4, r5, pc}
 800afd4:	b118      	cbz	r0, 800afde <_fflush_r+0x1a>
 800afd6:	6a03      	ldr	r3, [r0, #32]
 800afd8:	b90b      	cbnz	r3, 800afde <_fflush_r+0x1a>
 800afda:	f7fc fcc9 	bl	8007970 <__sinit>
 800afde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d0f3      	beq.n	800afce <_fflush_r+0xa>
 800afe6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800afe8:	07d0      	lsls	r0, r2, #31
 800afea:	d404      	bmi.n	800aff6 <_fflush_r+0x32>
 800afec:	0599      	lsls	r1, r3, #22
 800afee:	d402      	bmi.n	800aff6 <_fflush_r+0x32>
 800aff0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aff2:	f7fc ff1a 	bl	8007e2a <__retarget_lock_acquire_recursive>
 800aff6:	4628      	mov	r0, r5
 800aff8:	4621      	mov	r1, r4
 800affa:	f7ff ff5f 	bl	800aebc <__sflush_r>
 800affe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b000:	07da      	lsls	r2, r3, #31
 800b002:	4605      	mov	r5, r0
 800b004:	d4e4      	bmi.n	800afd0 <_fflush_r+0xc>
 800b006:	89a3      	ldrh	r3, [r4, #12]
 800b008:	059b      	lsls	r3, r3, #22
 800b00a:	d4e1      	bmi.n	800afd0 <_fflush_r+0xc>
 800b00c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b00e:	f7fc ff0d 	bl	8007e2c <__retarget_lock_release_recursive>
 800b012:	e7dd      	b.n	800afd0 <_fflush_r+0xc>

0800b014 <__swhatbuf_r>:
 800b014:	b570      	push	{r4, r5, r6, lr}
 800b016:	460c      	mov	r4, r1
 800b018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b01c:	2900      	cmp	r1, #0
 800b01e:	b096      	sub	sp, #88	@ 0x58
 800b020:	4615      	mov	r5, r2
 800b022:	461e      	mov	r6, r3
 800b024:	da0d      	bge.n	800b042 <__swhatbuf_r+0x2e>
 800b026:	89a3      	ldrh	r3, [r4, #12]
 800b028:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b02c:	f04f 0100 	mov.w	r1, #0
 800b030:	bf14      	ite	ne
 800b032:	2340      	movne	r3, #64	@ 0x40
 800b034:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b038:	2000      	movs	r0, #0
 800b03a:	6031      	str	r1, [r6, #0]
 800b03c:	602b      	str	r3, [r5, #0]
 800b03e:	b016      	add	sp, #88	@ 0x58
 800b040:	bd70      	pop	{r4, r5, r6, pc}
 800b042:	466a      	mov	r2, sp
 800b044:	f000 f8d6 	bl	800b1f4 <_fstat_r>
 800b048:	2800      	cmp	r0, #0
 800b04a:	dbec      	blt.n	800b026 <__swhatbuf_r+0x12>
 800b04c:	9901      	ldr	r1, [sp, #4]
 800b04e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b052:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b056:	4259      	negs	r1, r3
 800b058:	4159      	adcs	r1, r3
 800b05a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b05e:	e7eb      	b.n	800b038 <__swhatbuf_r+0x24>

0800b060 <__smakebuf_r>:
 800b060:	898b      	ldrh	r3, [r1, #12]
 800b062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b064:	079d      	lsls	r5, r3, #30
 800b066:	4606      	mov	r6, r0
 800b068:	460c      	mov	r4, r1
 800b06a:	d507      	bpl.n	800b07c <__smakebuf_r+0x1c>
 800b06c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b070:	6023      	str	r3, [r4, #0]
 800b072:	6123      	str	r3, [r4, #16]
 800b074:	2301      	movs	r3, #1
 800b076:	6163      	str	r3, [r4, #20]
 800b078:	b003      	add	sp, #12
 800b07a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b07c:	ab01      	add	r3, sp, #4
 800b07e:	466a      	mov	r2, sp
 800b080:	f7ff ffc8 	bl	800b014 <__swhatbuf_r>
 800b084:	9f00      	ldr	r7, [sp, #0]
 800b086:	4605      	mov	r5, r0
 800b088:	4639      	mov	r1, r7
 800b08a:	4630      	mov	r0, r6
 800b08c:	f7fd fda4 	bl	8008bd8 <_malloc_r>
 800b090:	b948      	cbnz	r0, 800b0a6 <__smakebuf_r+0x46>
 800b092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b096:	059a      	lsls	r2, r3, #22
 800b098:	d4ee      	bmi.n	800b078 <__smakebuf_r+0x18>
 800b09a:	f023 0303 	bic.w	r3, r3, #3
 800b09e:	f043 0302 	orr.w	r3, r3, #2
 800b0a2:	81a3      	strh	r3, [r4, #12]
 800b0a4:	e7e2      	b.n	800b06c <__smakebuf_r+0xc>
 800b0a6:	89a3      	ldrh	r3, [r4, #12]
 800b0a8:	6020      	str	r0, [r4, #0]
 800b0aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0ae:	81a3      	strh	r3, [r4, #12]
 800b0b0:	9b01      	ldr	r3, [sp, #4]
 800b0b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b0b6:	b15b      	cbz	r3, 800b0d0 <__smakebuf_r+0x70>
 800b0b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0bc:	4630      	mov	r0, r6
 800b0be:	f000 f8ab 	bl	800b218 <_isatty_r>
 800b0c2:	b128      	cbz	r0, 800b0d0 <__smakebuf_r+0x70>
 800b0c4:	89a3      	ldrh	r3, [r4, #12]
 800b0c6:	f023 0303 	bic.w	r3, r3, #3
 800b0ca:	f043 0301 	orr.w	r3, r3, #1
 800b0ce:	81a3      	strh	r3, [r4, #12]
 800b0d0:	89a3      	ldrh	r3, [r4, #12]
 800b0d2:	431d      	orrs	r5, r3
 800b0d4:	81a5      	strh	r5, [r4, #12]
 800b0d6:	e7cf      	b.n	800b078 <__smakebuf_r+0x18>

0800b0d8 <__sccl>:
 800b0d8:	b570      	push	{r4, r5, r6, lr}
 800b0da:	780b      	ldrb	r3, [r1, #0]
 800b0dc:	4604      	mov	r4, r0
 800b0de:	2b5e      	cmp	r3, #94	@ 0x5e
 800b0e0:	bf0b      	itete	eq
 800b0e2:	784b      	ldrbeq	r3, [r1, #1]
 800b0e4:	1c4a      	addne	r2, r1, #1
 800b0e6:	1c8a      	addeq	r2, r1, #2
 800b0e8:	2100      	movne	r1, #0
 800b0ea:	bf08      	it	eq
 800b0ec:	2101      	moveq	r1, #1
 800b0ee:	3801      	subs	r0, #1
 800b0f0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800b0f4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800b0f8:	42a8      	cmp	r0, r5
 800b0fa:	d1fb      	bne.n	800b0f4 <__sccl+0x1c>
 800b0fc:	b90b      	cbnz	r3, 800b102 <__sccl+0x2a>
 800b0fe:	1e50      	subs	r0, r2, #1
 800b100:	bd70      	pop	{r4, r5, r6, pc}
 800b102:	f081 0101 	eor.w	r1, r1, #1
 800b106:	54e1      	strb	r1, [r4, r3]
 800b108:	4610      	mov	r0, r2
 800b10a:	4602      	mov	r2, r0
 800b10c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b110:	2d2d      	cmp	r5, #45	@ 0x2d
 800b112:	d005      	beq.n	800b120 <__sccl+0x48>
 800b114:	2d5d      	cmp	r5, #93	@ 0x5d
 800b116:	d016      	beq.n	800b146 <__sccl+0x6e>
 800b118:	2d00      	cmp	r5, #0
 800b11a:	d0f1      	beq.n	800b100 <__sccl+0x28>
 800b11c:	462b      	mov	r3, r5
 800b11e:	e7f2      	b.n	800b106 <__sccl+0x2e>
 800b120:	7846      	ldrb	r6, [r0, #1]
 800b122:	2e5d      	cmp	r6, #93	@ 0x5d
 800b124:	d0fa      	beq.n	800b11c <__sccl+0x44>
 800b126:	42b3      	cmp	r3, r6
 800b128:	dcf8      	bgt.n	800b11c <__sccl+0x44>
 800b12a:	3002      	adds	r0, #2
 800b12c:	461a      	mov	r2, r3
 800b12e:	3201      	adds	r2, #1
 800b130:	4296      	cmp	r6, r2
 800b132:	54a1      	strb	r1, [r4, r2]
 800b134:	dcfb      	bgt.n	800b12e <__sccl+0x56>
 800b136:	1af2      	subs	r2, r6, r3
 800b138:	3a01      	subs	r2, #1
 800b13a:	1c5d      	adds	r5, r3, #1
 800b13c:	42b3      	cmp	r3, r6
 800b13e:	bfa8      	it	ge
 800b140:	2200      	movge	r2, #0
 800b142:	18ab      	adds	r3, r5, r2
 800b144:	e7e1      	b.n	800b10a <__sccl+0x32>
 800b146:	4610      	mov	r0, r2
 800b148:	e7da      	b.n	800b100 <__sccl+0x28>

0800b14a <__submore>:
 800b14a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b14e:	460c      	mov	r4, r1
 800b150:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b152:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b156:	4299      	cmp	r1, r3
 800b158:	d11d      	bne.n	800b196 <__submore+0x4c>
 800b15a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b15e:	f7fd fd3b 	bl	8008bd8 <_malloc_r>
 800b162:	b918      	cbnz	r0, 800b16c <__submore+0x22>
 800b164:	f04f 30ff 	mov.w	r0, #4294967295
 800b168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b16c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b170:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b172:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800b176:	6360      	str	r0, [r4, #52]	@ 0x34
 800b178:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800b17c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b180:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800b184:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b188:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800b18c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800b190:	6020      	str	r0, [r4, #0]
 800b192:	2000      	movs	r0, #0
 800b194:	e7e8      	b.n	800b168 <__submore+0x1e>
 800b196:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800b198:	0077      	lsls	r7, r6, #1
 800b19a:	463a      	mov	r2, r7
 800b19c:	f000 fbf1 	bl	800b982 <_realloc_r>
 800b1a0:	4605      	mov	r5, r0
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d0de      	beq.n	800b164 <__submore+0x1a>
 800b1a6:	eb00 0806 	add.w	r8, r0, r6
 800b1aa:	4601      	mov	r1, r0
 800b1ac:	4632      	mov	r2, r6
 800b1ae:	4640      	mov	r0, r8
 800b1b0:	f000 f852 	bl	800b258 <memcpy>
 800b1b4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800b1b8:	f8c4 8000 	str.w	r8, [r4]
 800b1bc:	e7e9      	b.n	800b192 <__submore+0x48>

0800b1be <memmove>:
 800b1be:	4288      	cmp	r0, r1
 800b1c0:	b510      	push	{r4, lr}
 800b1c2:	eb01 0402 	add.w	r4, r1, r2
 800b1c6:	d902      	bls.n	800b1ce <memmove+0x10>
 800b1c8:	4284      	cmp	r4, r0
 800b1ca:	4623      	mov	r3, r4
 800b1cc:	d807      	bhi.n	800b1de <memmove+0x20>
 800b1ce:	1e43      	subs	r3, r0, #1
 800b1d0:	42a1      	cmp	r1, r4
 800b1d2:	d008      	beq.n	800b1e6 <memmove+0x28>
 800b1d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1dc:	e7f8      	b.n	800b1d0 <memmove+0x12>
 800b1de:	4402      	add	r2, r0
 800b1e0:	4601      	mov	r1, r0
 800b1e2:	428a      	cmp	r2, r1
 800b1e4:	d100      	bne.n	800b1e8 <memmove+0x2a>
 800b1e6:	bd10      	pop	{r4, pc}
 800b1e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1f0:	e7f7      	b.n	800b1e2 <memmove+0x24>
	...

0800b1f4 <_fstat_r>:
 800b1f4:	b538      	push	{r3, r4, r5, lr}
 800b1f6:	4d07      	ldr	r5, [pc, #28]	@ (800b214 <_fstat_r+0x20>)
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	4604      	mov	r4, r0
 800b1fc:	4608      	mov	r0, r1
 800b1fe:	4611      	mov	r1, r2
 800b200:	602b      	str	r3, [r5, #0]
 800b202:	f7f7 fa63 	bl	80026cc <_fstat>
 800b206:	1c43      	adds	r3, r0, #1
 800b208:	d102      	bne.n	800b210 <_fstat_r+0x1c>
 800b20a:	682b      	ldr	r3, [r5, #0]
 800b20c:	b103      	cbz	r3, 800b210 <_fstat_r+0x1c>
 800b20e:	6023      	str	r3, [r4, #0]
 800b210:	bd38      	pop	{r3, r4, r5, pc}
 800b212:	bf00      	nop
 800b214:	20000498 	.word	0x20000498

0800b218 <_isatty_r>:
 800b218:	b538      	push	{r3, r4, r5, lr}
 800b21a:	4d06      	ldr	r5, [pc, #24]	@ (800b234 <_isatty_r+0x1c>)
 800b21c:	2300      	movs	r3, #0
 800b21e:	4604      	mov	r4, r0
 800b220:	4608      	mov	r0, r1
 800b222:	602b      	str	r3, [r5, #0]
 800b224:	f7f7 fa62 	bl	80026ec <_isatty>
 800b228:	1c43      	adds	r3, r0, #1
 800b22a:	d102      	bne.n	800b232 <_isatty_r+0x1a>
 800b22c:	682b      	ldr	r3, [r5, #0]
 800b22e:	b103      	cbz	r3, 800b232 <_isatty_r+0x1a>
 800b230:	6023      	str	r3, [r4, #0]
 800b232:	bd38      	pop	{r3, r4, r5, pc}
 800b234:	20000498 	.word	0x20000498

0800b238 <_sbrk_r>:
 800b238:	b538      	push	{r3, r4, r5, lr}
 800b23a:	4d06      	ldr	r5, [pc, #24]	@ (800b254 <_sbrk_r+0x1c>)
 800b23c:	2300      	movs	r3, #0
 800b23e:	4604      	mov	r4, r0
 800b240:	4608      	mov	r0, r1
 800b242:	602b      	str	r3, [r5, #0]
 800b244:	f7f7 fa6a 	bl	800271c <_sbrk>
 800b248:	1c43      	adds	r3, r0, #1
 800b24a:	d102      	bne.n	800b252 <_sbrk_r+0x1a>
 800b24c:	682b      	ldr	r3, [r5, #0]
 800b24e:	b103      	cbz	r3, 800b252 <_sbrk_r+0x1a>
 800b250:	6023      	str	r3, [r4, #0]
 800b252:	bd38      	pop	{r3, r4, r5, pc}
 800b254:	20000498 	.word	0x20000498

0800b258 <memcpy>:
 800b258:	440a      	add	r2, r1
 800b25a:	4291      	cmp	r1, r2
 800b25c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b260:	d100      	bne.n	800b264 <memcpy+0xc>
 800b262:	4770      	bx	lr
 800b264:	b510      	push	{r4, lr}
 800b266:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b26a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b26e:	4291      	cmp	r1, r2
 800b270:	d1f9      	bne.n	800b266 <memcpy+0xe>
 800b272:	bd10      	pop	{r4, pc}
 800b274:	0000      	movs	r0, r0
	...

0800b278 <nan>:
 800b278:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b280 <nan+0x8>
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	00000000 	.word	0x00000000
 800b284:	7ff80000 	.word	0x7ff80000

0800b288 <__assert_func>:
 800b288:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b28a:	4614      	mov	r4, r2
 800b28c:	461a      	mov	r2, r3
 800b28e:	4b09      	ldr	r3, [pc, #36]	@ (800b2b4 <__assert_func+0x2c>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4605      	mov	r5, r0
 800b294:	68d8      	ldr	r0, [r3, #12]
 800b296:	b14c      	cbz	r4, 800b2ac <__assert_func+0x24>
 800b298:	4b07      	ldr	r3, [pc, #28]	@ (800b2b8 <__assert_func+0x30>)
 800b29a:	9100      	str	r1, [sp, #0]
 800b29c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2a0:	4906      	ldr	r1, [pc, #24]	@ (800b2bc <__assert_func+0x34>)
 800b2a2:	462b      	mov	r3, r5
 800b2a4:	f000 fc1a 	bl	800badc <fiprintf>
 800b2a8:	f000 fc2a 	bl	800bb00 <abort>
 800b2ac:	4b04      	ldr	r3, [pc, #16]	@ (800b2c0 <__assert_func+0x38>)
 800b2ae:	461c      	mov	r4, r3
 800b2b0:	e7f3      	b.n	800b29a <__assert_func+0x12>
 800b2b2:	bf00      	nop
 800b2b4:	2000001c 	.word	0x2000001c
 800b2b8:	0800c19b 	.word	0x0800c19b
 800b2bc:	0800c1a8 	.word	0x0800c1a8
 800b2c0:	0800c1d6 	.word	0x0800c1d6

0800b2c4 <_calloc_r>:
 800b2c4:	b570      	push	{r4, r5, r6, lr}
 800b2c6:	fba1 5402 	umull	r5, r4, r1, r2
 800b2ca:	b934      	cbnz	r4, 800b2da <_calloc_r+0x16>
 800b2cc:	4629      	mov	r1, r5
 800b2ce:	f7fd fc83 	bl	8008bd8 <_malloc_r>
 800b2d2:	4606      	mov	r6, r0
 800b2d4:	b928      	cbnz	r0, 800b2e2 <_calloc_r+0x1e>
 800b2d6:	4630      	mov	r0, r6
 800b2d8:	bd70      	pop	{r4, r5, r6, pc}
 800b2da:	220c      	movs	r2, #12
 800b2dc:	6002      	str	r2, [r0, #0]
 800b2de:	2600      	movs	r6, #0
 800b2e0:	e7f9      	b.n	800b2d6 <_calloc_r+0x12>
 800b2e2:	462a      	mov	r2, r5
 800b2e4:	4621      	mov	r1, r4
 800b2e6:	f7fc fd11 	bl	8007d0c <memset>
 800b2ea:	e7f4      	b.n	800b2d6 <_calloc_r+0x12>

0800b2ec <rshift>:
 800b2ec:	6903      	ldr	r3, [r0, #16]
 800b2ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b2f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b2f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b2fa:	f100 0414 	add.w	r4, r0, #20
 800b2fe:	dd45      	ble.n	800b38c <rshift+0xa0>
 800b300:	f011 011f 	ands.w	r1, r1, #31
 800b304:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b308:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b30c:	d10c      	bne.n	800b328 <rshift+0x3c>
 800b30e:	f100 0710 	add.w	r7, r0, #16
 800b312:	4629      	mov	r1, r5
 800b314:	42b1      	cmp	r1, r6
 800b316:	d334      	bcc.n	800b382 <rshift+0x96>
 800b318:	1a9b      	subs	r3, r3, r2
 800b31a:	009b      	lsls	r3, r3, #2
 800b31c:	1eea      	subs	r2, r5, #3
 800b31e:	4296      	cmp	r6, r2
 800b320:	bf38      	it	cc
 800b322:	2300      	movcc	r3, #0
 800b324:	4423      	add	r3, r4
 800b326:	e015      	b.n	800b354 <rshift+0x68>
 800b328:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b32c:	f1c1 0820 	rsb	r8, r1, #32
 800b330:	40cf      	lsrs	r7, r1
 800b332:	f105 0e04 	add.w	lr, r5, #4
 800b336:	46a1      	mov	r9, r4
 800b338:	4576      	cmp	r6, lr
 800b33a:	46f4      	mov	ip, lr
 800b33c:	d815      	bhi.n	800b36a <rshift+0x7e>
 800b33e:	1a9a      	subs	r2, r3, r2
 800b340:	0092      	lsls	r2, r2, #2
 800b342:	3a04      	subs	r2, #4
 800b344:	3501      	adds	r5, #1
 800b346:	42ae      	cmp	r6, r5
 800b348:	bf38      	it	cc
 800b34a:	2200      	movcc	r2, #0
 800b34c:	18a3      	adds	r3, r4, r2
 800b34e:	50a7      	str	r7, [r4, r2]
 800b350:	b107      	cbz	r7, 800b354 <rshift+0x68>
 800b352:	3304      	adds	r3, #4
 800b354:	1b1a      	subs	r2, r3, r4
 800b356:	42a3      	cmp	r3, r4
 800b358:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b35c:	bf08      	it	eq
 800b35e:	2300      	moveq	r3, #0
 800b360:	6102      	str	r2, [r0, #16]
 800b362:	bf08      	it	eq
 800b364:	6143      	streq	r3, [r0, #20]
 800b366:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b36a:	f8dc c000 	ldr.w	ip, [ip]
 800b36e:	fa0c fc08 	lsl.w	ip, ip, r8
 800b372:	ea4c 0707 	orr.w	r7, ip, r7
 800b376:	f849 7b04 	str.w	r7, [r9], #4
 800b37a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b37e:	40cf      	lsrs	r7, r1
 800b380:	e7da      	b.n	800b338 <rshift+0x4c>
 800b382:	f851 cb04 	ldr.w	ip, [r1], #4
 800b386:	f847 cf04 	str.w	ip, [r7, #4]!
 800b38a:	e7c3      	b.n	800b314 <rshift+0x28>
 800b38c:	4623      	mov	r3, r4
 800b38e:	e7e1      	b.n	800b354 <rshift+0x68>

0800b390 <__hexdig_fun>:
 800b390:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b394:	2b09      	cmp	r3, #9
 800b396:	d802      	bhi.n	800b39e <__hexdig_fun+0xe>
 800b398:	3820      	subs	r0, #32
 800b39a:	b2c0      	uxtb	r0, r0
 800b39c:	4770      	bx	lr
 800b39e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b3a2:	2b05      	cmp	r3, #5
 800b3a4:	d801      	bhi.n	800b3aa <__hexdig_fun+0x1a>
 800b3a6:	3847      	subs	r0, #71	@ 0x47
 800b3a8:	e7f7      	b.n	800b39a <__hexdig_fun+0xa>
 800b3aa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b3ae:	2b05      	cmp	r3, #5
 800b3b0:	d801      	bhi.n	800b3b6 <__hexdig_fun+0x26>
 800b3b2:	3827      	subs	r0, #39	@ 0x27
 800b3b4:	e7f1      	b.n	800b39a <__hexdig_fun+0xa>
 800b3b6:	2000      	movs	r0, #0
 800b3b8:	4770      	bx	lr
	...

0800b3bc <__gethex>:
 800b3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3c0:	b085      	sub	sp, #20
 800b3c2:	468a      	mov	sl, r1
 800b3c4:	9302      	str	r3, [sp, #8]
 800b3c6:	680b      	ldr	r3, [r1, #0]
 800b3c8:	9001      	str	r0, [sp, #4]
 800b3ca:	4690      	mov	r8, r2
 800b3cc:	1c9c      	adds	r4, r3, #2
 800b3ce:	46a1      	mov	r9, r4
 800b3d0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b3d4:	2830      	cmp	r0, #48	@ 0x30
 800b3d6:	d0fa      	beq.n	800b3ce <__gethex+0x12>
 800b3d8:	eba9 0303 	sub.w	r3, r9, r3
 800b3dc:	f1a3 0b02 	sub.w	fp, r3, #2
 800b3e0:	f7ff ffd6 	bl	800b390 <__hexdig_fun>
 800b3e4:	4605      	mov	r5, r0
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d168      	bne.n	800b4bc <__gethex+0x100>
 800b3ea:	49a0      	ldr	r1, [pc, #640]	@ (800b66c <__gethex+0x2b0>)
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	4648      	mov	r0, r9
 800b3f0:	f7fc fc94 	bl	8007d1c <strncmp>
 800b3f4:	4607      	mov	r7, r0
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	d167      	bne.n	800b4ca <__gethex+0x10e>
 800b3fa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b3fe:	4626      	mov	r6, r4
 800b400:	f7ff ffc6 	bl	800b390 <__hexdig_fun>
 800b404:	2800      	cmp	r0, #0
 800b406:	d062      	beq.n	800b4ce <__gethex+0x112>
 800b408:	4623      	mov	r3, r4
 800b40a:	7818      	ldrb	r0, [r3, #0]
 800b40c:	2830      	cmp	r0, #48	@ 0x30
 800b40e:	4699      	mov	r9, r3
 800b410:	f103 0301 	add.w	r3, r3, #1
 800b414:	d0f9      	beq.n	800b40a <__gethex+0x4e>
 800b416:	f7ff ffbb 	bl	800b390 <__hexdig_fun>
 800b41a:	fab0 f580 	clz	r5, r0
 800b41e:	096d      	lsrs	r5, r5, #5
 800b420:	f04f 0b01 	mov.w	fp, #1
 800b424:	464a      	mov	r2, r9
 800b426:	4616      	mov	r6, r2
 800b428:	3201      	adds	r2, #1
 800b42a:	7830      	ldrb	r0, [r6, #0]
 800b42c:	f7ff ffb0 	bl	800b390 <__hexdig_fun>
 800b430:	2800      	cmp	r0, #0
 800b432:	d1f8      	bne.n	800b426 <__gethex+0x6a>
 800b434:	498d      	ldr	r1, [pc, #564]	@ (800b66c <__gethex+0x2b0>)
 800b436:	2201      	movs	r2, #1
 800b438:	4630      	mov	r0, r6
 800b43a:	f7fc fc6f 	bl	8007d1c <strncmp>
 800b43e:	2800      	cmp	r0, #0
 800b440:	d13f      	bne.n	800b4c2 <__gethex+0x106>
 800b442:	b944      	cbnz	r4, 800b456 <__gethex+0x9a>
 800b444:	1c74      	adds	r4, r6, #1
 800b446:	4622      	mov	r2, r4
 800b448:	4616      	mov	r6, r2
 800b44a:	3201      	adds	r2, #1
 800b44c:	7830      	ldrb	r0, [r6, #0]
 800b44e:	f7ff ff9f 	bl	800b390 <__hexdig_fun>
 800b452:	2800      	cmp	r0, #0
 800b454:	d1f8      	bne.n	800b448 <__gethex+0x8c>
 800b456:	1ba4      	subs	r4, r4, r6
 800b458:	00a7      	lsls	r7, r4, #2
 800b45a:	7833      	ldrb	r3, [r6, #0]
 800b45c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b460:	2b50      	cmp	r3, #80	@ 0x50
 800b462:	d13e      	bne.n	800b4e2 <__gethex+0x126>
 800b464:	7873      	ldrb	r3, [r6, #1]
 800b466:	2b2b      	cmp	r3, #43	@ 0x2b
 800b468:	d033      	beq.n	800b4d2 <__gethex+0x116>
 800b46a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b46c:	d034      	beq.n	800b4d8 <__gethex+0x11c>
 800b46e:	1c71      	adds	r1, r6, #1
 800b470:	2400      	movs	r4, #0
 800b472:	7808      	ldrb	r0, [r1, #0]
 800b474:	f7ff ff8c 	bl	800b390 <__hexdig_fun>
 800b478:	1e43      	subs	r3, r0, #1
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	2b18      	cmp	r3, #24
 800b47e:	d830      	bhi.n	800b4e2 <__gethex+0x126>
 800b480:	f1a0 0210 	sub.w	r2, r0, #16
 800b484:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b488:	f7ff ff82 	bl	800b390 <__hexdig_fun>
 800b48c:	f100 3cff 	add.w	ip, r0, #4294967295
 800b490:	fa5f fc8c 	uxtb.w	ip, ip
 800b494:	f1bc 0f18 	cmp.w	ip, #24
 800b498:	f04f 030a 	mov.w	r3, #10
 800b49c:	d91e      	bls.n	800b4dc <__gethex+0x120>
 800b49e:	b104      	cbz	r4, 800b4a2 <__gethex+0xe6>
 800b4a0:	4252      	negs	r2, r2
 800b4a2:	4417      	add	r7, r2
 800b4a4:	f8ca 1000 	str.w	r1, [sl]
 800b4a8:	b1ed      	cbz	r5, 800b4e6 <__gethex+0x12a>
 800b4aa:	f1bb 0f00 	cmp.w	fp, #0
 800b4ae:	bf0c      	ite	eq
 800b4b0:	2506      	moveq	r5, #6
 800b4b2:	2500      	movne	r5, #0
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	b005      	add	sp, #20
 800b4b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4bc:	2500      	movs	r5, #0
 800b4be:	462c      	mov	r4, r5
 800b4c0:	e7b0      	b.n	800b424 <__gethex+0x68>
 800b4c2:	2c00      	cmp	r4, #0
 800b4c4:	d1c7      	bne.n	800b456 <__gethex+0x9a>
 800b4c6:	4627      	mov	r7, r4
 800b4c8:	e7c7      	b.n	800b45a <__gethex+0x9e>
 800b4ca:	464e      	mov	r6, r9
 800b4cc:	462f      	mov	r7, r5
 800b4ce:	2501      	movs	r5, #1
 800b4d0:	e7c3      	b.n	800b45a <__gethex+0x9e>
 800b4d2:	2400      	movs	r4, #0
 800b4d4:	1cb1      	adds	r1, r6, #2
 800b4d6:	e7cc      	b.n	800b472 <__gethex+0xb6>
 800b4d8:	2401      	movs	r4, #1
 800b4da:	e7fb      	b.n	800b4d4 <__gethex+0x118>
 800b4dc:	fb03 0002 	mla	r0, r3, r2, r0
 800b4e0:	e7ce      	b.n	800b480 <__gethex+0xc4>
 800b4e2:	4631      	mov	r1, r6
 800b4e4:	e7de      	b.n	800b4a4 <__gethex+0xe8>
 800b4e6:	eba6 0309 	sub.w	r3, r6, r9
 800b4ea:	3b01      	subs	r3, #1
 800b4ec:	4629      	mov	r1, r5
 800b4ee:	2b07      	cmp	r3, #7
 800b4f0:	dc0a      	bgt.n	800b508 <__gethex+0x14c>
 800b4f2:	9801      	ldr	r0, [sp, #4]
 800b4f4:	f7fd fbfc 	bl	8008cf0 <_Balloc>
 800b4f8:	4604      	mov	r4, r0
 800b4fa:	b940      	cbnz	r0, 800b50e <__gethex+0x152>
 800b4fc:	4b5c      	ldr	r3, [pc, #368]	@ (800b670 <__gethex+0x2b4>)
 800b4fe:	4602      	mov	r2, r0
 800b500:	21e4      	movs	r1, #228	@ 0xe4
 800b502:	485c      	ldr	r0, [pc, #368]	@ (800b674 <__gethex+0x2b8>)
 800b504:	f7ff fec0 	bl	800b288 <__assert_func>
 800b508:	3101      	adds	r1, #1
 800b50a:	105b      	asrs	r3, r3, #1
 800b50c:	e7ef      	b.n	800b4ee <__gethex+0x132>
 800b50e:	f100 0a14 	add.w	sl, r0, #20
 800b512:	2300      	movs	r3, #0
 800b514:	4655      	mov	r5, sl
 800b516:	469b      	mov	fp, r3
 800b518:	45b1      	cmp	r9, r6
 800b51a:	d337      	bcc.n	800b58c <__gethex+0x1d0>
 800b51c:	f845 bb04 	str.w	fp, [r5], #4
 800b520:	eba5 050a 	sub.w	r5, r5, sl
 800b524:	10ad      	asrs	r5, r5, #2
 800b526:	6125      	str	r5, [r4, #16]
 800b528:	4658      	mov	r0, fp
 800b52a:	f7fd fcd3 	bl	8008ed4 <__hi0bits>
 800b52e:	016d      	lsls	r5, r5, #5
 800b530:	f8d8 6000 	ldr.w	r6, [r8]
 800b534:	1a2d      	subs	r5, r5, r0
 800b536:	42b5      	cmp	r5, r6
 800b538:	dd54      	ble.n	800b5e4 <__gethex+0x228>
 800b53a:	1bad      	subs	r5, r5, r6
 800b53c:	4629      	mov	r1, r5
 800b53e:	4620      	mov	r0, r4
 800b540:	f7fe f85f 	bl	8009602 <__any_on>
 800b544:	4681      	mov	r9, r0
 800b546:	b178      	cbz	r0, 800b568 <__gethex+0x1ac>
 800b548:	1e6b      	subs	r3, r5, #1
 800b54a:	1159      	asrs	r1, r3, #5
 800b54c:	f003 021f 	and.w	r2, r3, #31
 800b550:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b554:	f04f 0901 	mov.w	r9, #1
 800b558:	fa09 f202 	lsl.w	r2, r9, r2
 800b55c:	420a      	tst	r2, r1
 800b55e:	d003      	beq.n	800b568 <__gethex+0x1ac>
 800b560:	454b      	cmp	r3, r9
 800b562:	dc36      	bgt.n	800b5d2 <__gethex+0x216>
 800b564:	f04f 0902 	mov.w	r9, #2
 800b568:	4629      	mov	r1, r5
 800b56a:	4620      	mov	r0, r4
 800b56c:	f7ff febe 	bl	800b2ec <rshift>
 800b570:	442f      	add	r7, r5
 800b572:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b576:	42bb      	cmp	r3, r7
 800b578:	da42      	bge.n	800b600 <__gethex+0x244>
 800b57a:	9801      	ldr	r0, [sp, #4]
 800b57c:	4621      	mov	r1, r4
 800b57e:	f7fd fbf7 	bl	8008d70 <_Bfree>
 800b582:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b584:	2300      	movs	r3, #0
 800b586:	6013      	str	r3, [r2, #0]
 800b588:	25a3      	movs	r5, #163	@ 0xa3
 800b58a:	e793      	b.n	800b4b4 <__gethex+0xf8>
 800b58c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b590:	2a2e      	cmp	r2, #46	@ 0x2e
 800b592:	d012      	beq.n	800b5ba <__gethex+0x1fe>
 800b594:	2b20      	cmp	r3, #32
 800b596:	d104      	bne.n	800b5a2 <__gethex+0x1e6>
 800b598:	f845 bb04 	str.w	fp, [r5], #4
 800b59c:	f04f 0b00 	mov.w	fp, #0
 800b5a0:	465b      	mov	r3, fp
 800b5a2:	7830      	ldrb	r0, [r6, #0]
 800b5a4:	9303      	str	r3, [sp, #12]
 800b5a6:	f7ff fef3 	bl	800b390 <__hexdig_fun>
 800b5aa:	9b03      	ldr	r3, [sp, #12]
 800b5ac:	f000 000f 	and.w	r0, r0, #15
 800b5b0:	4098      	lsls	r0, r3
 800b5b2:	ea4b 0b00 	orr.w	fp, fp, r0
 800b5b6:	3304      	adds	r3, #4
 800b5b8:	e7ae      	b.n	800b518 <__gethex+0x15c>
 800b5ba:	45b1      	cmp	r9, r6
 800b5bc:	d8ea      	bhi.n	800b594 <__gethex+0x1d8>
 800b5be:	492b      	ldr	r1, [pc, #172]	@ (800b66c <__gethex+0x2b0>)
 800b5c0:	9303      	str	r3, [sp, #12]
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	4630      	mov	r0, r6
 800b5c6:	f7fc fba9 	bl	8007d1c <strncmp>
 800b5ca:	9b03      	ldr	r3, [sp, #12]
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	d1e1      	bne.n	800b594 <__gethex+0x1d8>
 800b5d0:	e7a2      	b.n	800b518 <__gethex+0x15c>
 800b5d2:	1ea9      	subs	r1, r5, #2
 800b5d4:	4620      	mov	r0, r4
 800b5d6:	f7fe f814 	bl	8009602 <__any_on>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	d0c2      	beq.n	800b564 <__gethex+0x1a8>
 800b5de:	f04f 0903 	mov.w	r9, #3
 800b5e2:	e7c1      	b.n	800b568 <__gethex+0x1ac>
 800b5e4:	da09      	bge.n	800b5fa <__gethex+0x23e>
 800b5e6:	1b75      	subs	r5, r6, r5
 800b5e8:	4621      	mov	r1, r4
 800b5ea:	9801      	ldr	r0, [sp, #4]
 800b5ec:	462a      	mov	r2, r5
 800b5ee:	f7fd fdcf 	bl	8009190 <__lshift>
 800b5f2:	1b7f      	subs	r7, r7, r5
 800b5f4:	4604      	mov	r4, r0
 800b5f6:	f100 0a14 	add.w	sl, r0, #20
 800b5fa:	f04f 0900 	mov.w	r9, #0
 800b5fe:	e7b8      	b.n	800b572 <__gethex+0x1b6>
 800b600:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b604:	42bd      	cmp	r5, r7
 800b606:	dd6f      	ble.n	800b6e8 <__gethex+0x32c>
 800b608:	1bed      	subs	r5, r5, r7
 800b60a:	42ae      	cmp	r6, r5
 800b60c:	dc34      	bgt.n	800b678 <__gethex+0x2bc>
 800b60e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b612:	2b02      	cmp	r3, #2
 800b614:	d022      	beq.n	800b65c <__gethex+0x2a0>
 800b616:	2b03      	cmp	r3, #3
 800b618:	d024      	beq.n	800b664 <__gethex+0x2a8>
 800b61a:	2b01      	cmp	r3, #1
 800b61c:	d115      	bne.n	800b64a <__gethex+0x28e>
 800b61e:	42ae      	cmp	r6, r5
 800b620:	d113      	bne.n	800b64a <__gethex+0x28e>
 800b622:	2e01      	cmp	r6, #1
 800b624:	d10b      	bne.n	800b63e <__gethex+0x282>
 800b626:	9a02      	ldr	r2, [sp, #8]
 800b628:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b62c:	6013      	str	r3, [r2, #0]
 800b62e:	2301      	movs	r3, #1
 800b630:	6123      	str	r3, [r4, #16]
 800b632:	f8ca 3000 	str.w	r3, [sl]
 800b636:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b638:	2562      	movs	r5, #98	@ 0x62
 800b63a:	601c      	str	r4, [r3, #0]
 800b63c:	e73a      	b.n	800b4b4 <__gethex+0xf8>
 800b63e:	1e71      	subs	r1, r6, #1
 800b640:	4620      	mov	r0, r4
 800b642:	f7fd ffde 	bl	8009602 <__any_on>
 800b646:	2800      	cmp	r0, #0
 800b648:	d1ed      	bne.n	800b626 <__gethex+0x26a>
 800b64a:	9801      	ldr	r0, [sp, #4]
 800b64c:	4621      	mov	r1, r4
 800b64e:	f7fd fb8f 	bl	8008d70 <_Bfree>
 800b652:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b654:	2300      	movs	r3, #0
 800b656:	6013      	str	r3, [r2, #0]
 800b658:	2550      	movs	r5, #80	@ 0x50
 800b65a:	e72b      	b.n	800b4b4 <__gethex+0xf8>
 800b65c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d1f3      	bne.n	800b64a <__gethex+0x28e>
 800b662:	e7e0      	b.n	800b626 <__gethex+0x26a>
 800b664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b666:	2b00      	cmp	r3, #0
 800b668:	d1dd      	bne.n	800b626 <__gethex+0x26a>
 800b66a:	e7ee      	b.n	800b64a <__gethex+0x28e>
 800b66c:	0800c165 	.word	0x0800c165
 800b670:	0800c0fb 	.word	0x0800c0fb
 800b674:	0800c1d7 	.word	0x0800c1d7
 800b678:	1e6f      	subs	r7, r5, #1
 800b67a:	f1b9 0f00 	cmp.w	r9, #0
 800b67e:	d130      	bne.n	800b6e2 <__gethex+0x326>
 800b680:	b127      	cbz	r7, 800b68c <__gethex+0x2d0>
 800b682:	4639      	mov	r1, r7
 800b684:	4620      	mov	r0, r4
 800b686:	f7fd ffbc 	bl	8009602 <__any_on>
 800b68a:	4681      	mov	r9, r0
 800b68c:	117a      	asrs	r2, r7, #5
 800b68e:	2301      	movs	r3, #1
 800b690:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b694:	f007 071f 	and.w	r7, r7, #31
 800b698:	40bb      	lsls	r3, r7
 800b69a:	4213      	tst	r3, r2
 800b69c:	4629      	mov	r1, r5
 800b69e:	4620      	mov	r0, r4
 800b6a0:	bf18      	it	ne
 800b6a2:	f049 0902 	orrne.w	r9, r9, #2
 800b6a6:	f7ff fe21 	bl	800b2ec <rshift>
 800b6aa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b6ae:	1b76      	subs	r6, r6, r5
 800b6b0:	2502      	movs	r5, #2
 800b6b2:	f1b9 0f00 	cmp.w	r9, #0
 800b6b6:	d047      	beq.n	800b748 <__gethex+0x38c>
 800b6b8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	d015      	beq.n	800b6ec <__gethex+0x330>
 800b6c0:	2b03      	cmp	r3, #3
 800b6c2:	d017      	beq.n	800b6f4 <__gethex+0x338>
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d109      	bne.n	800b6dc <__gethex+0x320>
 800b6c8:	f019 0f02 	tst.w	r9, #2
 800b6cc:	d006      	beq.n	800b6dc <__gethex+0x320>
 800b6ce:	f8da 3000 	ldr.w	r3, [sl]
 800b6d2:	ea49 0903 	orr.w	r9, r9, r3
 800b6d6:	f019 0f01 	tst.w	r9, #1
 800b6da:	d10e      	bne.n	800b6fa <__gethex+0x33e>
 800b6dc:	f045 0510 	orr.w	r5, r5, #16
 800b6e0:	e032      	b.n	800b748 <__gethex+0x38c>
 800b6e2:	f04f 0901 	mov.w	r9, #1
 800b6e6:	e7d1      	b.n	800b68c <__gethex+0x2d0>
 800b6e8:	2501      	movs	r5, #1
 800b6ea:	e7e2      	b.n	800b6b2 <__gethex+0x2f6>
 800b6ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6ee:	f1c3 0301 	rsb	r3, r3, #1
 800b6f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b6f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d0f0      	beq.n	800b6dc <__gethex+0x320>
 800b6fa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b6fe:	f104 0314 	add.w	r3, r4, #20
 800b702:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b706:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b70a:	f04f 0c00 	mov.w	ip, #0
 800b70e:	4618      	mov	r0, r3
 800b710:	f853 2b04 	ldr.w	r2, [r3], #4
 800b714:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b718:	d01b      	beq.n	800b752 <__gethex+0x396>
 800b71a:	3201      	adds	r2, #1
 800b71c:	6002      	str	r2, [r0, #0]
 800b71e:	2d02      	cmp	r5, #2
 800b720:	f104 0314 	add.w	r3, r4, #20
 800b724:	d13c      	bne.n	800b7a0 <__gethex+0x3e4>
 800b726:	f8d8 2000 	ldr.w	r2, [r8]
 800b72a:	3a01      	subs	r2, #1
 800b72c:	42b2      	cmp	r2, r6
 800b72e:	d109      	bne.n	800b744 <__gethex+0x388>
 800b730:	1171      	asrs	r1, r6, #5
 800b732:	2201      	movs	r2, #1
 800b734:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b738:	f006 061f 	and.w	r6, r6, #31
 800b73c:	fa02 f606 	lsl.w	r6, r2, r6
 800b740:	421e      	tst	r6, r3
 800b742:	d13a      	bne.n	800b7ba <__gethex+0x3fe>
 800b744:	f045 0520 	orr.w	r5, r5, #32
 800b748:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b74a:	601c      	str	r4, [r3, #0]
 800b74c:	9b02      	ldr	r3, [sp, #8]
 800b74e:	601f      	str	r7, [r3, #0]
 800b750:	e6b0      	b.n	800b4b4 <__gethex+0xf8>
 800b752:	4299      	cmp	r1, r3
 800b754:	f843 cc04 	str.w	ip, [r3, #-4]
 800b758:	d8d9      	bhi.n	800b70e <__gethex+0x352>
 800b75a:	68a3      	ldr	r3, [r4, #8]
 800b75c:	459b      	cmp	fp, r3
 800b75e:	db17      	blt.n	800b790 <__gethex+0x3d4>
 800b760:	6861      	ldr	r1, [r4, #4]
 800b762:	9801      	ldr	r0, [sp, #4]
 800b764:	3101      	adds	r1, #1
 800b766:	f7fd fac3 	bl	8008cf0 <_Balloc>
 800b76a:	4681      	mov	r9, r0
 800b76c:	b918      	cbnz	r0, 800b776 <__gethex+0x3ba>
 800b76e:	4b1a      	ldr	r3, [pc, #104]	@ (800b7d8 <__gethex+0x41c>)
 800b770:	4602      	mov	r2, r0
 800b772:	2184      	movs	r1, #132	@ 0x84
 800b774:	e6c5      	b.n	800b502 <__gethex+0x146>
 800b776:	6922      	ldr	r2, [r4, #16]
 800b778:	3202      	adds	r2, #2
 800b77a:	f104 010c 	add.w	r1, r4, #12
 800b77e:	0092      	lsls	r2, r2, #2
 800b780:	300c      	adds	r0, #12
 800b782:	f7ff fd69 	bl	800b258 <memcpy>
 800b786:	4621      	mov	r1, r4
 800b788:	9801      	ldr	r0, [sp, #4]
 800b78a:	f7fd faf1 	bl	8008d70 <_Bfree>
 800b78e:	464c      	mov	r4, r9
 800b790:	6923      	ldr	r3, [r4, #16]
 800b792:	1c5a      	adds	r2, r3, #1
 800b794:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b798:	6122      	str	r2, [r4, #16]
 800b79a:	2201      	movs	r2, #1
 800b79c:	615a      	str	r2, [r3, #20]
 800b79e:	e7be      	b.n	800b71e <__gethex+0x362>
 800b7a0:	6922      	ldr	r2, [r4, #16]
 800b7a2:	455a      	cmp	r2, fp
 800b7a4:	dd0b      	ble.n	800b7be <__gethex+0x402>
 800b7a6:	2101      	movs	r1, #1
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	f7ff fd9f 	bl	800b2ec <rshift>
 800b7ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7b2:	3701      	adds	r7, #1
 800b7b4:	42bb      	cmp	r3, r7
 800b7b6:	f6ff aee0 	blt.w	800b57a <__gethex+0x1be>
 800b7ba:	2501      	movs	r5, #1
 800b7bc:	e7c2      	b.n	800b744 <__gethex+0x388>
 800b7be:	f016 061f 	ands.w	r6, r6, #31
 800b7c2:	d0fa      	beq.n	800b7ba <__gethex+0x3fe>
 800b7c4:	4453      	add	r3, sl
 800b7c6:	f1c6 0620 	rsb	r6, r6, #32
 800b7ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b7ce:	f7fd fb81 	bl	8008ed4 <__hi0bits>
 800b7d2:	42b0      	cmp	r0, r6
 800b7d4:	dbe7      	blt.n	800b7a6 <__gethex+0x3ea>
 800b7d6:	e7f0      	b.n	800b7ba <__gethex+0x3fe>
 800b7d8:	0800c0fb 	.word	0x0800c0fb

0800b7dc <L_shift>:
 800b7dc:	f1c2 0208 	rsb	r2, r2, #8
 800b7e0:	0092      	lsls	r2, r2, #2
 800b7e2:	b570      	push	{r4, r5, r6, lr}
 800b7e4:	f1c2 0620 	rsb	r6, r2, #32
 800b7e8:	6843      	ldr	r3, [r0, #4]
 800b7ea:	6804      	ldr	r4, [r0, #0]
 800b7ec:	fa03 f506 	lsl.w	r5, r3, r6
 800b7f0:	432c      	orrs	r4, r5
 800b7f2:	40d3      	lsrs	r3, r2
 800b7f4:	6004      	str	r4, [r0, #0]
 800b7f6:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7fa:	4288      	cmp	r0, r1
 800b7fc:	d3f4      	bcc.n	800b7e8 <L_shift+0xc>
 800b7fe:	bd70      	pop	{r4, r5, r6, pc}

0800b800 <__match>:
 800b800:	b530      	push	{r4, r5, lr}
 800b802:	6803      	ldr	r3, [r0, #0]
 800b804:	3301      	adds	r3, #1
 800b806:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b80a:	b914      	cbnz	r4, 800b812 <__match+0x12>
 800b80c:	6003      	str	r3, [r0, #0]
 800b80e:	2001      	movs	r0, #1
 800b810:	bd30      	pop	{r4, r5, pc}
 800b812:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b816:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b81a:	2d19      	cmp	r5, #25
 800b81c:	bf98      	it	ls
 800b81e:	3220      	addls	r2, #32
 800b820:	42a2      	cmp	r2, r4
 800b822:	d0f0      	beq.n	800b806 <__match+0x6>
 800b824:	2000      	movs	r0, #0
 800b826:	e7f3      	b.n	800b810 <__match+0x10>

0800b828 <__hexnan>:
 800b828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b82c:	680b      	ldr	r3, [r1, #0]
 800b82e:	6801      	ldr	r1, [r0, #0]
 800b830:	115e      	asrs	r6, r3, #5
 800b832:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b836:	f013 031f 	ands.w	r3, r3, #31
 800b83a:	b087      	sub	sp, #28
 800b83c:	bf18      	it	ne
 800b83e:	3604      	addne	r6, #4
 800b840:	2500      	movs	r5, #0
 800b842:	1f37      	subs	r7, r6, #4
 800b844:	4682      	mov	sl, r0
 800b846:	4690      	mov	r8, r2
 800b848:	9301      	str	r3, [sp, #4]
 800b84a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b84e:	46b9      	mov	r9, r7
 800b850:	463c      	mov	r4, r7
 800b852:	9502      	str	r5, [sp, #8]
 800b854:	46ab      	mov	fp, r5
 800b856:	784a      	ldrb	r2, [r1, #1]
 800b858:	1c4b      	adds	r3, r1, #1
 800b85a:	9303      	str	r3, [sp, #12]
 800b85c:	b342      	cbz	r2, 800b8b0 <__hexnan+0x88>
 800b85e:	4610      	mov	r0, r2
 800b860:	9105      	str	r1, [sp, #20]
 800b862:	9204      	str	r2, [sp, #16]
 800b864:	f7ff fd94 	bl	800b390 <__hexdig_fun>
 800b868:	2800      	cmp	r0, #0
 800b86a:	d151      	bne.n	800b910 <__hexnan+0xe8>
 800b86c:	9a04      	ldr	r2, [sp, #16]
 800b86e:	9905      	ldr	r1, [sp, #20]
 800b870:	2a20      	cmp	r2, #32
 800b872:	d818      	bhi.n	800b8a6 <__hexnan+0x7e>
 800b874:	9b02      	ldr	r3, [sp, #8]
 800b876:	459b      	cmp	fp, r3
 800b878:	dd13      	ble.n	800b8a2 <__hexnan+0x7a>
 800b87a:	454c      	cmp	r4, r9
 800b87c:	d206      	bcs.n	800b88c <__hexnan+0x64>
 800b87e:	2d07      	cmp	r5, #7
 800b880:	dc04      	bgt.n	800b88c <__hexnan+0x64>
 800b882:	462a      	mov	r2, r5
 800b884:	4649      	mov	r1, r9
 800b886:	4620      	mov	r0, r4
 800b888:	f7ff ffa8 	bl	800b7dc <L_shift>
 800b88c:	4544      	cmp	r4, r8
 800b88e:	d952      	bls.n	800b936 <__hexnan+0x10e>
 800b890:	2300      	movs	r3, #0
 800b892:	f1a4 0904 	sub.w	r9, r4, #4
 800b896:	f844 3c04 	str.w	r3, [r4, #-4]
 800b89a:	f8cd b008 	str.w	fp, [sp, #8]
 800b89e:	464c      	mov	r4, r9
 800b8a0:	461d      	mov	r5, r3
 800b8a2:	9903      	ldr	r1, [sp, #12]
 800b8a4:	e7d7      	b.n	800b856 <__hexnan+0x2e>
 800b8a6:	2a29      	cmp	r2, #41	@ 0x29
 800b8a8:	d157      	bne.n	800b95a <__hexnan+0x132>
 800b8aa:	3102      	adds	r1, #2
 800b8ac:	f8ca 1000 	str.w	r1, [sl]
 800b8b0:	f1bb 0f00 	cmp.w	fp, #0
 800b8b4:	d051      	beq.n	800b95a <__hexnan+0x132>
 800b8b6:	454c      	cmp	r4, r9
 800b8b8:	d206      	bcs.n	800b8c8 <__hexnan+0xa0>
 800b8ba:	2d07      	cmp	r5, #7
 800b8bc:	dc04      	bgt.n	800b8c8 <__hexnan+0xa0>
 800b8be:	462a      	mov	r2, r5
 800b8c0:	4649      	mov	r1, r9
 800b8c2:	4620      	mov	r0, r4
 800b8c4:	f7ff ff8a 	bl	800b7dc <L_shift>
 800b8c8:	4544      	cmp	r4, r8
 800b8ca:	d936      	bls.n	800b93a <__hexnan+0x112>
 800b8cc:	f1a8 0204 	sub.w	r2, r8, #4
 800b8d0:	4623      	mov	r3, r4
 800b8d2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b8d6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b8da:	429f      	cmp	r7, r3
 800b8dc:	d2f9      	bcs.n	800b8d2 <__hexnan+0xaa>
 800b8de:	1b3b      	subs	r3, r7, r4
 800b8e0:	f023 0303 	bic.w	r3, r3, #3
 800b8e4:	3304      	adds	r3, #4
 800b8e6:	3401      	adds	r4, #1
 800b8e8:	3e03      	subs	r6, #3
 800b8ea:	42b4      	cmp	r4, r6
 800b8ec:	bf88      	it	hi
 800b8ee:	2304      	movhi	r3, #4
 800b8f0:	4443      	add	r3, r8
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f843 2b04 	str.w	r2, [r3], #4
 800b8f8:	429f      	cmp	r7, r3
 800b8fa:	d2fb      	bcs.n	800b8f4 <__hexnan+0xcc>
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	b91b      	cbnz	r3, 800b908 <__hexnan+0xe0>
 800b900:	4547      	cmp	r7, r8
 800b902:	d128      	bne.n	800b956 <__hexnan+0x12e>
 800b904:	2301      	movs	r3, #1
 800b906:	603b      	str	r3, [r7, #0]
 800b908:	2005      	movs	r0, #5
 800b90a:	b007      	add	sp, #28
 800b90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b910:	3501      	adds	r5, #1
 800b912:	2d08      	cmp	r5, #8
 800b914:	f10b 0b01 	add.w	fp, fp, #1
 800b918:	dd06      	ble.n	800b928 <__hexnan+0x100>
 800b91a:	4544      	cmp	r4, r8
 800b91c:	d9c1      	bls.n	800b8a2 <__hexnan+0x7a>
 800b91e:	2300      	movs	r3, #0
 800b920:	f844 3c04 	str.w	r3, [r4, #-4]
 800b924:	2501      	movs	r5, #1
 800b926:	3c04      	subs	r4, #4
 800b928:	6822      	ldr	r2, [r4, #0]
 800b92a:	f000 000f 	and.w	r0, r0, #15
 800b92e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b932:	6020      	str	r0, [r4, #0]
 800b934:	e7b5      	b.n	800b8a2 <__hexnan+0x7a>
 800b936:	2508      	movs	r5, #8
 800b938:	e7b3      	b.n	800b8a2 <__hexnan+0x7a>
 800b93a:	9b01      	ldr	r3, [sp, #4]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d0dd      	beq.n	800b8fc <__hexnan+0xd4>
 800b940:	f1c3 0320 	rsb	r3, r3, #32
 800b944:	f04f 32ff 	mov.w	r2, #4294967295
 800b948:	40da      	lsrs	r2, r3
 800b94a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b94e:	4013      	ands	r3, r2
 800b950:	f846 3c04 	str.w	r3, [r6, #-4]
 800b954:	e7d2      	b.n	800b8fc <__hexnan+0xd4>
 800b956:	3f04      	subs	r7, #4
 800b958:	e7d0      	b.n	800b8fc <__hexnan+0xd4>
 800b95a:	2004      	movs	r0, #4
 800b95c:	e7d5      	b.n	800b90a <__hexnan+0xe2>

0800b95e <__ascii_mbtowc>:
 800b95e:	b082      	sub	sp, #8
 800b960:	b901      	cbnz	r1, 800b964 <__ascii_mbtowc+0x6>
 800b962:	a901      	add	r1, sp, #4
 800b964:	b142      	cbz	r2, 800b978 <__ascii_mbtowc+0x1a>
 800b966:	b14b      	cbz	r3, 800b97c <__ascii_mbtowc+0x1e>
 800b968:	7813      	ldrb	r3, [r2, #0]
 800b96a:	600b      	str	r3, [r1, #0]
 800b96c:	7812      	ldrb	r2, [r2, #0]
 800b96e:	1e10      	subs	r0, r2, #0
 800b970:	bf18      	it	ne
 800b972:	2001      	movne	r0, #1
 800b974:	b002      	add	sp, #8
 800b976:	4770      	bx	lr
 800b978:	4610      	mov	r0, r2
 800b97a:	e7fb      	b.n	800b974 <__ascii_mbtowc+0x16>
 800b97c:	f06f 0001 	mvn.w	r0, #1
 800b980:	e7f8      	b.n	800b974 <__ascii_mbtowc+0x16>

0800b982 <_realloc_r>:
 800b982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b986:	4607      	mov	r7, r0
 800b988:	4614      	mov	r4, r2
 800b98a:	460d      	mov	r5, r1
 800b98c:	b921      	cbnz	r1, 800b998 <_realloc_r+0x16>
 800b98e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b992:	4611      	mov	r1, r2
 800b994:	f7fd b920 	b.w	8008bd8 <_malloc_r>
 800b998:	b92a      	cbnz	r2, 800b9a6 <_realloc_r+0x24>
 800b99a:	f7fd f8a9 	bl	8008af0 <_free_r>
 800b99e:	4625      	mov	r5, r4
 800b9a0:	4628      	mov	r0, r5
 800b9a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9a6:	f000 f8b2 	bl	800bb0e <_malloc_usable_size_r>
 800b9aa:	4284      	cmp	r4, r0
 800b9ac:	4606      	mov	r6, r0
 800b9ae:	d802      	bhi.n	800b9b6 <_realloc_r+0x34>
 800b9b0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9b4:	d8f4      	bhi.n	800b9a0 <_realloc_r+0x1e>
 800b9b6:	4621      	mov	r1, r4
 800b9b8:	4638      	mov	r0, r7
 800b9ba:	f7fd f90d 	bl	8008bd8 <_malloc_r>
 800b9be:	4680      	mov	r8, r0
 800b9c0:	b908      	cbnz	r0, 800b9c6 <_realloc_r+0x44>
 800b9c2:	4645      	mov	r5, r8
 800b9c4:	e7ec      	b.n	800b9a0 <_realloc_r+0x1e>
 800b9c6:	42b4      	cmp	r4, r6
 800b9c8:	4622      	mov	r2, r4
 800b9ca:	4629      	mov	r1, r5
 800b9cc:	bf28      	it	cs
 800b9ce:	4632      	movcs	r2, r6
 800b9d0:	f7ff fc42 	bl	800b258 <memcpy>
 800b9d4:	4629      	mov	r1, r5
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	f7fd f88a 	bl	8008af0 <_free_r>
 800b9dc:	e7f1      	b.n	800b9c2 <_realloc_r+0x40>
	...

0800b9e0 <_strtoul_l.isra.0>:
 800b9e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9e4:	4e34      	ldr	r6, [pc, #208]	@ (800bab8 <_strtoul_l.isra.0+0xd8>)
 800b9e6:	4686      	mov	lr, r0
 800b9e8:	460d      	mov	r5, r1
 800b9ea:	4628      	mov	r0, r5
 800b9ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b9f0:	5d37      	ldrb	r7, [r6, r4]
 800b9f2:	f017 0708 	ands.w	r7, r7, #8
 800b9f6:	d1f8      	bne.n	800b9ea <_strtoul_l.isra.0+0xa>
 800b9f8:	2c2d      	cmp	r4, #45	@ 0x2d
 800b9fa:	d110      	bne.n	800ba1e <_strtoul_l.isra.0+0x3e>
 800b9fc:	782c      	ldrb	r4, [r5, #0]
 800b9fe:	2701      	movs	r7, #1
 800ba00:	1c85      	adds	r5, r0, #2
 800ba02:	f033 0010 	bics.w	r0, r3, #16
 800ba06:	d115      	bne.n	800ba34 <_strtoul_l.isra.0+0x54>
 800ba08:	2c30      	cmp	r4, #48	@ 0x30
 800ba0a:	d10d      	bne.n	800ba28 <_strtoul_l.isra.0+0x48>
 800ba0c:	7828      	ldrb	r0, [r5, #0]
 800ba0e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800ba12:	2858      	cmp	r0, #88	@ 0x58
 800ba14:	d108      	bne.n	800ba28 <_strtoul_l.isra.0+0x48>
 800ba16:	786c      	ldrb	r4, [r5, #1]
 800ba18:	3502      	adds	r5, #2
 800ba1a:	2310      	movs	r3, #16
 800ba1c:	e00a      	b.n	800ba34 <_strtoul_l.isra.0+0x54>
 800ba1e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ba20:	bf04      	itt	eq
 800ba22:	782c      	ldrbeq	r4, [r5, #0]
 800ba24:	1c85      	addeq	r5, r0, #2
 800ba26:	e7ec      	b.n	800ba02 <_strtoul_l.isra.0+0x22>
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d1f6      	bne.n	800ba1a <_strtoul_l.isra.0+0x3a>
 800ba2c:	2c30      	cmp	r4, #48	@ 0x30
 800ba2e:	bf14      	ite	ne
 800ba30:	230a      	movne	r3, #10
 800ba32:	2308      	moveq	r3, #8
 800ba34:	f04f 38ff 	mov.w	r8, #4294967295
 800ba38:	2600      	movs	r6, #0
 800ba3a:	fbb8 f8f3 	udiv	r8, r8, r3
 800ba3e:	fb03 f908 	mul.w	r9, r3, r8
 800ba42:	ea6f 0909 	mvn.w	r9, r9
 800ba46:	4630      	mov	r0, r6
 800ba48:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ba4c:	f1bc 0f09 	cmp.w	ip, #9
 800ba50:	d810      	bhi.n	800ba74 <_strtoul_l.isra.0+0x94>
 800ba52:	4664      	mov	r4, ip
 800ba54:	42a3      	cmp	r3, r4
 800ba56:	dd1e      	ble.n	800ba96 <_strtoul_l.isra.0+0xb6>
 800ba58:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ba5c:	d007      	beq.n	800ba6e <_strtoul_l.isra.0+0x8e>
 800ba5e:	4580      	cmp	r8, r0
 800ba60:	d316      	bcc.n	800ba90 <_strtoul_l.isra.0+0xb0>
 800ba62:	d101      	bne.n	800ba68 <_strtoul_l.isra.0+0x88>
 800ba64:	45a1      	cmp	r9, r4
 800ba66:	db13      	blt.n	800ba90 <_strtoul_l.isra.0+0xb0>
 800ba68:	fb00 4003 	mla	r0, r0, r3, r4
 800ba6c:	2601      	movs	r6, #1
 800ba6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba72:	e7e9      	b.n	800ba48 <_strtoul_l.isra.0+0x68>
 800ba74:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ba78:	f1bc 0f19 	cmp.w	ip, #25
 800ba7c:	d801      	bhi.n	800ba82 <_strtoul_l.isra.0+0xa2>
 800ba7e:	3c37      	subs	r4, #55	@ 0x37
 800ba80:	e7e8      	b.n	800ba54 <_strtoul_l.isra.0+0x74>
 800ba82:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ba86:	f1bc 0f19 	cmp.w	ip, #25
 800ba8a:	d804      	bhi.n	800ba96 <_strtoul_l.isra.0+0xb6>
 800ba8c:	3c57      	subs	r4, #87	@ 0x57
 800ba8e:	e7e1      	b.n	800ba54 <_strtoul_l.isra.0+0x74>
 800ba90:	f04f 36ff 	mov.w	r6, #4294967295
 800ba94:	e7eb      	b.n	800ba6e <_strtoul_l.isra.0+0x8e>
 800ba96:	1c73      	adds	r3, r6, #1
 800ba98:	d106      	bne.n	800baa8 <_strtoul_l.isra.0+0xc8>
 800ba9a:	2322      	movs	r3, #34	@ 0x22
 800ba9c:	f8ce 3000 	str.w	r3, [lr]
 800baa0:	4630      	mov	r0, r6
 800baa2:	b932      	cbnz	r2, 800bab2 <_strtoul_l.isra.0+0xd2>
 800baa4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800baa8:	b107      	cbz	r7, 800baac <_strtoul_l.isra.0+0xcc>
 800baaa:	4240      	negs	r0, r0
 800baac:	2a00      	cmp	r2, #0
 800baae:	d0f9      	beq.n	800baa4 <_strtoul_l.isra.0+0xc4>
 800bab0:	b106      	cbz	r6, 800bab4 <_strtoul_l.isra.0+0xd4>
 800bab2:	1e69      	subs	r1, r5, #1
 800bab4:	6011      	str	r1, [r2, #0]
 800bab6:	e7f5      	b.n	800baa4 <_strtoul_l.isra.0+0xc4>
 800bab8:	0800c389 	.word	0x0800c389

0800babc <_strtoul_r>:
 800babc:	f7ff bf90 	b.w	800b9e0 <_strtoul_l.isra.0>

0800bac0 <__ascii_wctomb>:
 800bac0:	4603      	mov	r3, r0
 800bac2:	4608      	mov	r0, r1
 800bac4:	b141      	cbz	r1, 800bad8 <__ascii_wctomb+0x18>
 800bac6:	2aff      	cmp	r2, #255	@ 0xff
 800bac8:	d904      	bls.n	800bad4 <__ascii_wctomb+0x14>
 800baca:	228a      	movs	r2, #138	@ 0x8a
 800bacc:	601a      	str	r2, [r3, #0]
 800bace:	f04f 30ff 	mov.w	r0, #4294967295
 800bad2:	4770      	bx	lr
 800bad4:	700a      	strb	r2, [r1, #0]
 800bad6:	2001      	movs	r0, #1
 800bad8:	4770      	bx	lr
	...

0800badc <fiprintf>:
 800badc:	b40e      	push	{r1, r2, r3}
 800bade:	b503      	push	{r0, r1, lr}
 800bae0:	4601      	mov	r1, r0
 800bae2:	ab03      	add	r3, sp, #12
 800bae4:	4805      	ldr	r0, [pc, #20]	@ (800bafc <fiprintf+0x20>)
 800bae6:	f853 2b04 	ldr.w	r2, [r3], #4
 800baea:	6800      	ldr	r0, [r0, #0]
 800baec:	9301      	str	r3, [sp, #4]
 800baee:	f7fe ff7f 	bl	800a9f0 <_vfiprintf_r>
 800baf2:	b002      	add	sp, #8
 800baf4:	f85d eb04 	ldr.w	lr, [sp], #4
 800baf8:	b003      	add	sp, #12
 800bafa:	4770      	bx	lr
 800bafc:	2000001c 	.word	0x2000001c

0800bb00 <abort>:
 800bb00:	b508      	push	{r3, lr}
 800bb02:	2006      	movs	r0, #6
 800bb04:	f000 f834 	bl	800bb70 <raise>
 800bb08:	2001      	movs	r0, #1
 800bb0a:	f7f6 fd8f 	bl	800262c <_exit>

0800bb0e <_malloc_usable_size_r>:
 800bb0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb12:	1f18      	subs	r0, r3, #4
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	bfbc      	itt	lt
 800bb18:	580b      	ldrlt	r3, [r1, r0]
 800bb1a:	18c0      	addlt	r0, r0, r3
 800bb1c:	4770      	bx	lr

0800bb1e <_raise_r>:
 800bb1e:	291f      	cmp	r1, #31
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	4605      	mov	r5, r0
 800bb24:	460c      	mov	r4, r1
 800bb26:	d904      	bls.n	800bb32 <_raise_r+0x14>
 800bb28:	2316      	movs	r3, #22
 800bb2a:	6003      	str	r3, [r0, #0]
 800bb2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb30:	bd38      	pop	{r3, r4, r5, pc}
 800bb32:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bb34:	b112      	cbz	r2, 800bb3c <_raise_r+0x1e>
 800bb36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bb3a:	b94b      	cbnz	r3, 800bb50 <_raise_r+0x32>
 800bb3c:	4628      	mov	r0, r5
 800bb3e:	f000 f831 	bl	800bba4 <_getpid_r>
 800bb42:	4622      	mov	r2, r4
 800bb44:	4601      	mov	r1, r0
 800bb46:	4628      	mov	r0, r5
 800bb48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb4c:	f000 b818 	b.w	800bb80 <_kill_r>
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	d00a      	beq.n	800bb6a <_raise_r+0x4c>
 800bb54:	1c59      	adds	r1, r3, #1
 800bb56:	d103      	bne.n	800bb60 <_raise_r+0x42>
 800bb58:	2316      	movs	r3, #22
 800bb5a:	6003      	str	r3, [r0, #0]
 800bb5c:	2001      	movs	r0, #1
 800bb5e:	e7e7      	b.n	800bb30 <_raise_r+0x12>
 800bb60:	2100      	movs	r1, #0
 800bb62:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bb66:	4620      	mov	r0, r4
 800bb68:	4798      	blx	r3
 800bb6a:	2000      	movs	r0, #0
 800bb6c:	e7e0      	b.n	800bb30 <_raise_r+0x12>
	...

0800bb70 <raise>:
 800bb70:	4b02      	ldr	r3, [pc, #8]	@ (800bb7c <raise+0xc>)
 800bb72:	4601      	mov	r1, r0
 800bb74:	6818      	ldr	r0, [r3, #0]
 800bb76:	f7ff bfd2 	b.w	800bb1e <_raise_r>
 800bb7a:	bf00      	nop
 800bb7c:	2000001c 	.word	0x2000001c

0800bb80 <_kill_r>:
 800bb80:	b538      	push	{r3, r4, r5, lr}
 800bb82:	4d07      	ldr	r5, [pc, #28]	@ (800bba0 <_kill_r+0x20>)
 800bb84:	2300      	movs	r3, #0
 800bb86:	4604      	mov	r4, r0
 800bb88:	4608      	mov	r0, r1
 800bb8a:	4611      	mov	r1, r2
 800bb8c:	602b      	str	r3, [r5, #0]
 800bb8e:	f7f6 fd3d 	bl	800260c <_kill>
 800bb92:	1c43      	adds	r3, r0, #1
 800bb94:	d102      	bne.n	800bb9c <_kill_r+0x1c>
 800bb96:	682b      	ldr	r3, [r5, #0]
 800bb98:	b103      	cbz	r3, 800bb9c <_kill_r+0x1c>
 800bb9a:	6023      	str	r3, [r4, #0]
 800bb9c:	bd38      	pop	{r3, r4, r5, pc}
 800bb9e:	bf00      	nop
 800bba0:	20000498 	.word	0x20000498

0800bba4 <_getpid_r>:
 800bba4:	f7f6 bd2a 	b.w	80025fc <_getpid>

0800bba8 <atan2f>:
 800bba8:	f000 b822 	b.w	800bbf0 <__ieee754_atan2f>

0800bbac <sqrtf>:
 800bbac:	b508      	push	{r3, lr}
 800bbae:	ed2d 8b02 	vpush	{d8}
 800bbb2:	eeb0 8a40 	vmov.f32	s16, s0
 800bbb6:	f000 f817 	bl	800bbe8 <__ieee754_sqrtf>
 800bbba:	eeb4 8a48 	vcmp.f32	s16, s16
 800bbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbc2:	d60c      	bvs.n	800bbde <sqrtf+0x32>
 800bbc4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800bbe4 <sqrtf+0x38>
 800bbc8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bbcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbd0:	d505      	bpl.n	800bbde <sqrtf+0x32>
 800bbd2:	f7fc f8ff 	bl	8007dd4 <__errno>
 800bbd6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bbda:	2321      	movs	r3, #33	@ 0x21
 800bbdc:	6003      	str	r3, [r0, #0]
 800bbde:	ecbd 8b02 	vpop	{d8}
 800bbe2:	bd08      	pop	{r3, pc}
 800bbe4:	00000000 	.word	0x00000000

0800bbe8 <__ieee754_sqrtf>:
 800bbe8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bbec:	4770      	bx	lr
	...

0800bbf0 <__ieee754_atan2f>:
 800bbf0:	ee10 2a90 	vmov	r2, s1
 800bbf4:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800bbf8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bbfc:	b510      	push	{r4, lr}
 800bbfe:	eef0 7a40 	vmov.f32	s15, s0
 800bc02:	d806      	bhi.n	800bc12 <__ieee754_atan2f+0x22>
 800bc04:	ee10 0a10 	vmov	r0, s0
 800bc08:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800bc0c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bc10:	d904      	bls.n	800bc1c <__ieee754_atan2f+0x2c>
 800bc12:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800bc16:	eeb0 0a67 	vmov.f32	s0, s15
 800bc1a:	bd10      	pop	{r4, pc}
 800bc1c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800bc20:	d103      	bne.n	800bc2a <__ieee754_atan2f+0x3a>
 800bc22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc26:	f000 b883 	b.w	800bd30 <atanf>
 800bc2a:	1794      	asrs	r4, r2, #30
 800bc2c:	f004 0402 	and.w	r4, r4, #2
 800bc30:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800bc34:	b943      	cbnz	r3, 800bc48 <__ieee754_atan2f+0x58>
 800bc36:	2c02      	cmp	r4, #2
 800bc38:	d05e      	beq.n	800bcf8 <__ieee754_atan2f+0x108>
 800bc3a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800bd0c <__ieee754_atan2f+0x11c>
 800bc3e:	2c03      	cmp	r4, #3
 800bc40:	bf08      	it	eq
 800bc42:	eef0 7a47 	vmoveq.f32	s15, s14
 800bc46:	e7e6      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bc48:	b941      	cbnz	r1, 800bc5c <__ieee754_atan2f+0x6c>
 800bc4a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800bd10 <__ieee754_atan2f+0x120>
 800bc4e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800bd14 <__ieee754_atan2f+0x124>
 800bc52:	2800      	cmp	r0, #0
 800bc54:	bfa8      	it	ge
 800bc56:	eef0 7a47 	vmovge.f32	s15, s14
 800bc5a:	e7dc      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bc5c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bc60:	d110      	bne.n	800bc84 <__ieee754_atan2f+0x94>
 800bc62:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bc66:	f104 34ff 	add.w	r4, r4, #4294967295
 800bc6a:	d107      	bne.n	800bc7c <__ieee754_atan2f+0x8c>
 800bc6c:	2c02      	cmp	r4, #2
 800bc6e:	d846      	bhi.n	800bcfe <__ieee754_atan2f+0x10e>
 800bc70:	4b29      	ldr	r3, [pc, #164]	@ (800bd18 <__ieee754_atan2f+0x128>)
 800bc72:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bc76:	edd3 7a00 	vldr	s15, [r3]
 800bc7a:	e7cc      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bc7c:	2c02      	cmp	r4, #2
 800bc7e:	d841      	bhi.n	800bd04 <__ieee754_atan2f+0x114>
 800bc80:	4b26      	ldr	r3, [pc, #152]	@ (800bd1c <__ieee754_atan2f+0x12c>)
 800bc82:	e7f6      	b.n	800bc72 <__ieee754_atan2f+0x82>
 800bc84:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bc88:	d0df      	beq.n	800bc4a <__ieee754_atan2f+0x5a>
 800bc8a:	1a5b      	subs	r3, r3, r1
 800bc8c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800bc90:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800bc94:	da1a      	bge.n	800bccc <__ieee754_atan2f+0xdc>
 800bc96:	2a00      	cmp	r2, #0
 800bc98:	da01      	bge.n	800bc9e <__ieee754_atan2f+0xae>
 800bc9a:	313c      	adds	r1, #60	@ 0x3c
 800bc9c:	db19      	blt.n	800bcd2 <__ieee754_atan2f+0xe2>
 800bc9e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800bca2:	f000 f919 	bl	800bed8 <fabsf>
 800bca6:	f000 f843 	bl	800bd30 <atanf>
 800bcaa:	eef0 7a40 	vmov.f32	s15, s0
 800bcae:	2c01      	cmp	r4, #1
 800bcb0:	d012      	beq.n	800bcd8 <__ieee754_atan2f+0xe8>
 800bcb2:	2c02      	cmp	r4, #2
 800bcb4:	d017      	beq.n	800bce6 <__ieee754_atan2f+0xf6>
 800bcb6:	2c00      	cmp	r4, #0
 800bcb8:	d0ad      	beq.n	800bc16 <__ieee754_atan2f+0x26>
 800bcba:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800bd20 <__ieee754_atan2f+0x130>
 800bcbe:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bcc2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800bd24 <__ieee754_atan2f+0x134>
 800bcc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bcca:	e7a4      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bccc:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800bd14 <__ieee754_atan2f+0x124>
 800bcd0:	e7ed      	b.n	800bcae <__ieee754_atan2f+0xbe>
 800bcd2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bd28 <__ieee754_atan2f+0x138>
 800bcd6:	e7ea      	b.n	800bcae <__ieee754_atan2f+0xbe>
 800bcd8:	ee17 3a90 	vmov	r3, s15
 800bcdc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800bce0:	ee07 3a90 	vmov	s15, r3
 800bce4:	e797      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bce6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800bd20 <__ieee754_atan2f+0x130>
 800bcea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bcee:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800bd24 <__ieee754_atan2f+0x134>
 800bcf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bcf6:	e78e      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bcf8:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800bd24 <__ieee754_atan2f+0x134>
 800bcfc:	e78b      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bcfe:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800bd2c <__ieee754_atan2f+0x13c>
 800bd02:	e788      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bd04:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800bd28 <__ieee754_atan2f+0x138>
 800bd08:	e785      	b.n	800bc16 <__ieee754_atan2f+0x26>
 800bd0a:	bf00      	nop
 800bd0c:	c0490fdb 	.word	0xc0490fdb
 800bd10:	bfc90fdb 	.word	0xbfc90fdb
 800bd14:	3fc90fdb 	.word	0x3fc90fdb
 800bd18:	0800c498 	.word	0x0800c498
 800bd1c:	0800c48c 	.word	0x0800c48c
 800bd20:	33bbbd2e 	.word	0x33bbbd2e
 800bd24:	40490fdb 	.word	0x40490fdb
 800bd28:	00000000 	.word	0x00000000
 800bd2c:	3f490fdb 	.word	0x3f490fdb

0800bd30 <atanf>:
 800bd30:	b538      	push	{r3, r4, r5, lr}
 800bd32:	ee10 5a10 	vmov	r5, s0
 800bd36:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800bd3a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800bd3e:	eef0 7a40 	vmov.f32	s15, s0
 800bd42:	d310      	bcc.n	800bd66 <atanf+0x36>
 800bd44:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800bd48:	d904      	bls.n	800bd54 <atanf+0x24>
 800bd4a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800bd4e:	eeb0 0a67 	vmov.f32	s0, s15
 800bd52:	bd38      	pop	{r3, r4, r5, pc}
 800bd54:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800be8c <atanf+0x15c>
 800bd58:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800be90 <atanf+0x160>
 800bd5c:	2d00      	cmp	r5, #0
 800bd5e:	bfc8      	it	gt
 800bd60:	eef0 7a47 	vmovgt.f32	s15, s14
 800bd64:	e7f3      	b.n	800bd4e <atanf+0x1e>
 800bd66:	4b4b      	ldr	r3, [pc, #300]	@ (800be94 <atanf+0x164>)
 800bd68:	429c      	cmp	r4, r3
 800bd6a:	d810      	bhi.n	800bd8e <atanf+0x5e>
 800bd6c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800bd70:	d20a      	bcs.n	800bd88 <atanf+0x58>
 800bd72:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800be98 <atanf+0x168>
 800bd76:	ee30 7a07 	vadd.f32	s14, s0, s14
 800bd7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bd7e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800bd82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd86:	dce2      	bgt.n	800bd4e <atanf+0x1e>
 800bd88:	f04f 33ff 	mov.w	r3, #4294967295
 800bd8c:	e013      	b.n	800bdb6 <atanf+0x86>
 800bd8e:	f000 f8a3 	bl	800bed8 <fabsf>
 800bd92:	4b42      	ldr	r3, [pc, #264]	@ (800be9c <atanf+0x16c>)
 800bd94:	429c      	cmp	r4, r3
 800bd96:	d84f      	bhi.n	800be38 <atanf+0x108>
 800bd98:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800bd9c:	429c      	cmp	r4, r3
 800bd9e:	d841      	bhi.n	800be24 <atanf+0xf4>
 800bda0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800bda4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800bda8:	eea0 7a27 	vfma.f32	s14, s0, s15
 800bdac:	2300      	movs	r3, #0
 800bdae:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bdb2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800bdb6:	1c5a      	adds	r2, r3, #1
 800bdb8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800bdbc:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800bea0 <atanf+0x170>
 800bdc0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800bea4 <atanf+0x174>
 800bdc4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800bea8 <atanf+0x178>
 800bdc8:	ee66 6a06 	vmul.f32	s13, s12, s12
 800bdcc:	eee6 5a87 	vfma.f32	s11, s13, s14
 800bdd0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800beac <atanf+0x17c>
 800bdd4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800bdd8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800beb0 <atanf+0x180>
 800bddc:	eee7 5a26 	vfma.f32	s11, s14, s13
 800bde0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800beb4 <atanf+0x184>
 800bde4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800bde8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800beb8 <atanf+0x188>
 800bdec:	eee7 5a26 	vfma.f32	s11, s14, s13
 800bdf0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800bebc <atanf+0x18c>
 800bdf4:	eea6 5a87 	vfma.f32	s10, s13, s14
 800bdf8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800bec0 <atanf+0x190>
 800bdfc:	eea5 7a26 	vfma.f32	s14, s10, s13
 800be00:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800bec4 <atanf+0x194>
 800be04:	eea7 5a26 	vfma.f32	s10, s14, s13
 800be08:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800bec8 <atanf+0x198>
 800be0c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800be10:	ee27 7a26 	vmul.f32	s14, s14, s13
 800be14:	eea5 7a86 	vfma.f32	s14, s11, s12
 800be18:	ee27 7a87 	vmul.f32	s14, s15, s14
 800be1c:	d121      	bne.n	800be62 <atanf+0x132>
 800be1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800be22:	e794      	b.n	800bd4e <atanf+0x1e>
 800be24:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800be28:	ee30 7a67 	vsub.f32	s14, s0, s15
 800be2c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800be30:	2301      	movs	r3, #1
 800be32:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800be36:	e7be      	b.n	800bdb6 <atanf+0x86>
 800be38:	4b24      	ldr	r3, [pc, #144]	@ (800becc <atanf+0x19c>)
 800be3a:	429c      	cmp	r4, r3
 800be3c:	d80b      	bhi.n	800be56 <atanf+0x126>
 800be3e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800be42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800be46:	eea0 7a27 	vfma.f32	s14, s0, s15
 800be4a:	2302      	movs	r3, #2
 800be4c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800be50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be54:	e7af      	b.n	800bdb6 <atanf+0x86>
 800be56:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800be5a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800be5e:	2303      	movs	r3, #3
 800be60:	e7a9      	b.n	800bdb6 <atanf+0x86>
 800be62:	4a1b      	ldr	r2, [pc, #108]	@ (800bed0 <atanf+0x1a0>)
 800be64:	491b      	ldr	r1, [pc, #108]	@ (800bed4 <atanf+0x1a4>)
 800be66:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800be6a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800be6e:	edd3 6a00 	vldr	s13, [r3]
 800be72:	ee37 7a66 	vsub.f32	s14, s14, s13
 800be76:	2d00      	cmp	r5, #0
 800be78:	ee37 7a67 	vsub.f32	s14, s14, s15
 800be7c:	edd2 7a00 	vldr	s15, [r2]
 800be80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800be84:	bfb8      	it	lt
 800be86:	eef1 7a67 	vneglt.f32	s15, s15
 800be8a:	e760      	b.n	800bd4e <atanf+0x1e>
 800be8c:	bfc90fdb 	.word	0xbfc90fdb
 800be90:	3fc90fdb 	.word	0x3fc90fdb
 800be94:	3edfffff 	.word	0x3edfffff
 800be98:	7149f2ca 	.word	0x7149f2ca
 800be9c:	3f97ffff 	.word	0x3f97ffff
 800bea0:	3c8569d7 	.word	0x3c8569d7
 800bea4:	3d4bda59 	.word	0x3d4bda59
 800bea8:	bd6ef16b 	.word	0xbd6ef16b
 800beac:	3d886b35 	.word	0x3d886b35
 800beb0:	3dba2e6e 	.word	0x3dba2e6e
 800beb4:	3e124925 	.word	0x3e124925
 800beb8:	3eaaaaab 	.word	0x3eaaaaab
 800bebc:	bd15a221 	.word	0xbd15a221
 800bec0:	bd9d8795 	.word	0xbd9d8795
 800bec4:	bde38e38 	.word	0xbde38e38
 800bec8:	be4ccccd 	.word	0xbe4ccccd
 800becc:	401bffff 	.word	0x401bffff
 800bed0:	0800c4b4 	.word	0x0800c4b4
 800bed4:	0800c4a4 	.word	0x0800c4a4

0800bed8 <fabsf>:
 800bed8:	ee10 3a10 	vmov	r3, s0
 800bedc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bee0:	ee00 3a10 	vmov	s0, r3
 800bee4:	4770      	bx	lr
	...

0800bee8 <_init>:
 800bee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beea:	bf00      	nop
 800beec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beee:	bc08      	pop	{r3}
 800bef0:	469e      	mov	lr, r3
 800bef2:	4770      	bx	lr

0800bef4 <_fini>:
 800bef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bef6:	bf00      	nop
 800bef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800befa:	bc08      	pop	{r3}
 800befc:	469e      	mov	lr, r3
 800befe:	4770      	bx	lr
