// Seed: 4136499424
module module_0 (
    input tri0  id_0,
    input wor   id_1,
    input uwire id_2
);
  tri0 id_4;
  assign id_4 = id_4;
  wire id_5;
  assign id_4 = 1;
  assign id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output tri id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output supply1 id_7
    , id_27,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    output tri id_13,
    input tri1 id_14
    , id_28,
    input supply0 id_15,
    input supply0 id_16,
    input wor id_17,
    input wor id_18,
    input logic id_19,
    output supply0 id_20,
    input wor id_21,
    input wor id_22,
    input wire id_23,
    input tri0 id_24,
    input wand id_25
);
  always id_27 = id_28;
  assign id_11 = id_5 == 1;
  initial begin
    {id_19, 1} <= 1'h0;
  end
  wor id_29 = 1;
  module_0(
      id_8, id_5, id_5
  );
  assign id_7 = id_3;
endmodule
