module ltl2dba_alpha(q, p, acc);
  input q;
  input p;
  output acc;
  reg [2:0] state;

  assign acc = ((state == 6) && 1 || (state == 3) && (p && q)) ? 1 : 0;

  initial
  begin
    state = 0;
  end
  always @($global_clock)
  begin
    case(state)
      6: 
           state = 6;

      1: if ((p && q))
           state = 2;
         else 
           state = 7;

      4: if ((p && q))
           state = 5;
         else 
           state = 1;

      7: if ((p && q))
           state = 2;
         else 
           state = 7;

      5: if (!(p && q))
           state = 7;
         else 
           state = 3;

      0: if ((p && q))
           state = 2;
         else 
           state = 1;

      2: if (!(p && q))
           state = 7;
         else 
           state = 4;

      3: if ((p && q))
           state = 6;
         else 
           state = 7;

    endcase
  end
endmodule
