$date
	Tue May 15 15:52:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_my_2inmux $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module ma1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! R $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1!
0#
1"
#30
1#
#40
0!
0#
0"
1$
#50
1!
1#
#60
0!
0#
1"
#70
1!
1#
#80
