-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "12/04/2018 16:21:15"

-- 
-- Device: Altera EP3C16U484C8 Package UFBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	master IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	spi_0_MISO : IN std_logic;
	spi_0_MOSI : BUFFER std_logic;
	spi_0_SCLK : BUFFER std_logic;
	spi_0_SS_n : BUFFER std_logic;
	led_export : BUFFER std_logic_vector(7 DOWNTO 0);
	spi_can_int_n_export : IN std_logic;
	pb_1_export : IN std_logic;
	pb_2_export : IN std_logic;
	test_export : BUFFER std_logic_vector(2 DOWNTO 0)
	);
END master;

-- Design Ports Information
-- spi_0_MOSI	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- spi_0_SCLK	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- spi_0_SS_n	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- led_export[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_export[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_export[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_export[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_export[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_export[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_export[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_export[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- test_export[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- test_export[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- test_export[2]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- clk_clk	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- spi_can_int_n_export	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- pb_1_export	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pb_2_export	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- spi_0_MISO	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF master IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_spi_0_MISO : std_logic;
SIGNAL ww_spi_0_MOSI : std_logic;
SIGNAL ww_spi_0_SCLK : std_logic;
SIGNAL ww_spi_0_SS_n : std_logic;
SIGNAL ww_led_export : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_spi_can_int_n_export : std_logic;
SIGNAL ww_pb_1_export : std_logic;
SIGNAL ww_pb_2_export : std_logic;
SIGNAL ww_test_export : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ienable_reg[2]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[0]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[31]~50_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal8~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal7~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal8~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal8~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[5]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[0]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \timer_0|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \timer_0|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \timer_0|force_reload~0_combout\ : std_logic;
SIGNAL \timer_0|force_reload~q\ : std_logic;
SIGNAL \timer_0|internal_counter[5]~28\ : std_logic;
SIGNAL \timer_0|internal_counter[6]~29_combout\ : std_logic;
SIGNAL \timer_0|Equal4~0_combout\ : std_logic;
SIGNAL \timer_0|control_wr_strobe~combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[0]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[0]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[0]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[1]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_new_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[3]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[10]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \spi_0|data_to_cpu[6]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \spi_0|p1_wr_strobe~0_combout\ : std_logic;
SIGNAL \spi_0|p1_wr_strobe~1_combout\ : std_logic;
SIGNAL \spi_0|wr_strobe~q\ : std_logic;
SIGNAL \spi_0|endofpacketvalue_wr_strobe~combout\ : std_logic;
SIGNAL \spi_0|p1_rd_strobe~1_combout\ : std_logic;
SIGNAL \spi_0|rd_strobe~q\ : std_logic;
SIGNAL \spi_0|p1_rd_strobe~0_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~0_combout\ : std_logic;
SIGNAL \spi_0|p1_data_rd_strobe~0_combout\ : std_logic;
SIGNAL \spi_0|EOP~5_combout\ : std_logic;
SIGNAL \spi_0|EOP~7_combout\ : std_logic;
SIGNAL \spi_0|EOP~6_combout\ : std_logic;
SIGNAL \spi_0|EOP~8_combout\ : std_logic;
SIGNAL \spi_0|EOP~9_combout\ : std_logic;
SIGNAL \spi_0|tx_holding_reg[1]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_wr_strobe~combout\ : std_logic;
SIGNAL \spi_0|data_wr_strobe~q\ : std_logic;
SIGNAL \spi_0|p1_slowcount[0]~0_combout\ : std_logic;
SIGNAL \spi_0|slowcount[1]~7_combout\ : std_logic;
SIGNAL \spi_0|Equal2~0_combout\ : std_logic;
SIGNAL \spi_0|p1_slowcount~1_combout\ : std_logic;
SIGNAL \spi_0|slowcount[1]~8\ : std_logic;
SIGNAL \spi_0|slowcount[2]~9_combout\ : std_logic;
SIGNAL \spi_0|slowcount[2]~10\ : std_logic;
SIGNAL \spi_0|slowcount[3]~11_combout\ : std_logic;
SIGNAL \spi_0|slowcount[3]~12\ : std_logic;
SIGNAL \spi_0|slowcount[4]~13_combout\ : std_logic;
SIGNAL \spi_0|slowcount[4]~14\ : std_logic;
SIGNAL \spi_0|slowcount[5]~15_combout\ : std_logic;
SIGNAL \spi_0|slowcount[5]~16\ : std_logic;
SIGNAL \spi_0|slowcount[6]~17_combout\ : std_logic;
SIGNAL \spi_0|slowcount[6]~18\ : std_logic;
SIGNAL \spi_0|slowcount[7]~19_combout\ : std_logic;
SIGNAL \spi_0|Equal2~1_combout\ : std_logic;
SIGNAL \spi_0|Equal2~2_combout\ : std_logic;
SIGNAL \spi_0|Add1~0_combout\ : std_logic;
SIGNAL \spi_0|always11~0_combout\ : std_logic;
SIGNAL \spi_0|Add1~1\ : std_logic;
SIGNAL \spi_0|Add1~2_combout\ : std_logic;
SIGNAL \spi_0|Equal9~0_combout\ : std_logic;
SIGNAL \spi_0|state~1_combout\ : std_logic;
SIGNAL \spi_0|Add1~3\ : std_logic;
SIGNAL \spi_0|Add1~4_combout\ : std_logic;
SIGNAL \spi_0|Add1~5\ : std_logic;
SIGNAL \spi_0|Add1~6_combout\ : std_logic;
SIGNAL \spi_0|Add1~7\ : std_logic;
SIGNAL \spi_0|Add1~8_combout\ : std_logic;
SIGNAL \spi_0|state~0_combout\ : std_logic;
SIGNAL \spi_0|Equal9~1_combout\ : std_logic;
SIGNAL \spi_0|transmitting~4_combout\ : std_logic;
SIGNAL \spi_0|transmitting~q\ : std_logic;
SIGNAL \spi_0|tx_holding_primed~0_combout\ : std_logic;
SIGNAL \spi_0|tx_holding_primed~q\ : std_logic;
SIGNAL \spi_0|write_tx_holding~combout\ : std_logic;
SIGNAL \spi_0|SCLK_reg~0_combout\ : std_logic;
SIGNAL \spi_0|SCLK_reg~1_combout\ : std_logic;
SIGNAL \spi_0|SCLK_reg~q\ : std_logic;
SIGNAL \spi_0|shift_reg[0]~0_combout\ : std_logic;
SIGNAL \spi_0_MISO~input_o\ : std_logic;
SIGNAL \spi_0|MISO_reg~0_combout\ : std_logic;
SIGNAL \spi_0|MISO_reg~q\ : std_logic;
SIGNAL \spi_0|tx_holding_reg[0]~feeder_combout\ : std_logic;
SIGNAL \spi_0|shift_reg~9_combout\ : std_logic;
SIGNAL \spi_0|write_shift_reg~0_combout\ : std_logic;
SIGNAL \spi_0|shift_reg[0]~2_combout\ : std_logic;
SIGNAL \spi_0|shift_reg~8_combout\ : std_logic;
SIGNAL \spi_0|rx_holding_reg[1]~feeder_combout\ : std_logic;
SIGNAL \spi_0|transmitting~5_combout\ : std_logic;
SIGNAL \spi_0|EOP~0_combout\ : std_logic;
SIGNAL \spi_0|tx_holding_reg[3]~feeder_combout\ : std_logic;
SIGNAL \spi_0|tx_holding_reg[2]~feeder_combout\ : std_logic;
SIGNAL \spi_0|shift_reg~7_combout\ : std_logic;
SIGNAL \spi_0|shift_reg~6_combout\ : std_logic;
SIGNAL \spi_0|shift_reg~5_combout\ : std_logic;
SIGNAL \spi_0|tx_holding_reg[5]~feeder_combout\ : std_logic;
SIGNAL \spi_0|shift_reg~4_combout\ : std_logic;
SIGNAL \spi_0|EOP~2_combout\ : std_logic;
SIGNAL \spi_0|EOP~3_combout\ : std_logic;
SIGNAL \spi_0|rx_holding_reg[2]~feeder_combout\ : std_logic;
SIGNAL \spi_0|EOP~1_combout\ : std_logic;
SIGNAL \spi_0|EOP~4_combout\ : std_logic;
SIGNAL \spi_0|EOP~10_combout\ : std_logic;
SIGNAL \spi_0|status_wr_strobe~combout\ : std_logic;
SIGNAL \spi_0|endofpacketvalue_reg[10]~feeder_combout\ : std_logic;
SIGNAL \spi_0|EOP~12_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[7]~32\ : std_logic;
SIGNAL \timer_0|internal_counter[8]~33_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[8]~34\ : std_logic;
SIGNAL \timer_0|internal_counter[9]~35_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[9]~36\ : std_logic;
SIGNAL \timer_0|internal_counter[10]~37_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[10]~1_combout\ : std_logic;
SIGNAL \timer_0|snap_strobe~0_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~1_combout\ : std_logic;
SIGNAL \spi_0|slaveselect_wr_strobe~0_combout\ : std_logic;
SIGNAL \spi_0|control_wr_strobe~combout\ : std_logic;
SIGNAL \spi_0|SSO_reg~q\ : std_logic;
SIGNAL \spi_0|always6~0_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[10]~3_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[10]~2_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[10]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[10]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~83_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~9_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[10]~38\ : std_logic;
SIGNAL \timer_0|internal_counter[11]~39_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[11]~feeder_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_reg[11]~feeder_combout\ : std_logic;
SIGNAL \spi_0|data_to_cpu[14]~2_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[11]~33_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal7~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal7~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \pio_0|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal5~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_getting_data~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_getting_data~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_getting_data~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_getting_data~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_aligning_data~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_reg[12]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[12]~32_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[11]~40\ : std_logic;
SIGNAL \timer_0|internal_counter[12]~41_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[4]~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[12]~11_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_reg[13]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[13]~31_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[12]~42\ : std_logic;
SIGNAL \timer_0|internal_counter[13]~43_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[5]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[14]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[26]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[26]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[28]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[31]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi[15]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[30]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[29]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[19]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[27]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[26]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[26]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[25]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[24]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[23]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[23]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[22]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[21]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[20]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[19]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[9]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[18]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[18]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[17]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[16]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[16]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[15]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~25\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~27\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~29\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~31\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~33\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~35\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~37\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~39\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~41\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~43\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~45\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~47\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~49\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~51\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~53\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~55\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~57\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~59\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~61\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[9]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[8]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[7]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[7]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[5]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[7]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[1]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~1\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~3\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~5\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~7\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~9\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~11\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~13\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~15\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~17\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~19\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~21\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~23\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~25\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~27\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~29\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~31\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~33\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~35\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~37\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~39\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~41\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~43\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~45\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~47\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~49\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~51\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~53\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~55\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~57\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~59\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~61\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[31]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[31]~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[31]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[30]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[30]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[30]~70_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[30]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[29]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[29]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[29]~71_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[29]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[28]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[28]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[28]~72_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[28]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[27]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[27]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[27]~73_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[27]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[23]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[26]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[26]~74_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[26]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[25]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[25]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[25]~75_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[25]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[24]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[24]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[24]~76_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[24]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[21]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[23]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[23]~77_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[23]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[22]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[22]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[22]~78_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[6]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[22]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[21]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[21]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[21]~79_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[21]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[20]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[20]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[20]~80_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[20]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[19]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[19]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[19]~81_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[19]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[19]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[18]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[18]~82_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[18]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[18]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[18]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~38_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[21]~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src2[17]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[17]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[17]~83_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[17]~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[22]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[16]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[16]~84_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[16]~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[15]~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[15]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~68_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_result[15]~85_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[15]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[14]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[14]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[12]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[14]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[14]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[14]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[14]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[14]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[13]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[13]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[13]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[13]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[13]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[5]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data_en~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[13]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[11]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~1\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~3\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~5\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~7\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~9\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~11\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~13\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~15\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~17\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~19\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~21\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~23\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[10]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte2_data[4]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[12]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[17]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[17]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_pending~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[17]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[11]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[11]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[11]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[11]~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[13]~44\ : std_logic;
SIGNAL \timer_0|internal_counter[14]~45_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[14]~46\ : std_logic;
SIGNAL \timer_0|internal_counter[15]~47_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[15]~8_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[15]~feeder_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_reg[15]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[15]~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[11]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[9]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[10]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \spi_0|EOP~11_combout\ : std_logic;
SIGNAL \spi_0|EOP~13_combout\ : std_logic;
SIGNAL \spi_0|EOP~14_combout\ : std_logic;
SIGNAL \spi_0|EOP~q\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[9]~34_combout\ : std_logic;
SIGNAL \spi_0|data_to_cpu[8]~3_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[9]~35_combout\ : std_logic;
SIGNAL \spi_0|iEOP_reg~q\ : std_logic;
SIGNAL \pio_4|Equal0~0_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[9]~36_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[9]~9_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[9]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[10]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[8]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \spi_0|data_rd_strobe~q\ : std_logic;
SIGNAL \spi_0|RRDY~0_combout\ : std_logic;
SIGNAL \spi_0|RRDY~q\ : std_logic;
SIGNAL \spi_0|ROE~0_combout\ : std_logic;
SIGNAL \spi_0|ROE~q\ : std_logic;
SIGNAL \spi_0|TRDY~0_combout\ : std_logic;
SIGNAL \spi_0|TOE~0_combout\ : std_logic;
SIGNAL \spi_0|TOE~q\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[8]~26_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[8]~27_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[8]~feeder_combout\ : std_logic;
SIGNAL \spi_0|iE_reg~feeder_combout\ : std_logic;
SIGNAL \spi_0|iE_reg~q\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[8]~28_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[8]~29_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[8]~feeder_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[8]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[3]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[7]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[8]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[9]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[10]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[11]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[12]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[13]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[14]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[15]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[16]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[17]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[18]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[19]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[20]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[21]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[22]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[23]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[24]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[25]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[26]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[27]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[28]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[29]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[30]~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[31]~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_result_nxt[0]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \spi_0|data_to_cpu[0]~0_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[7]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[7]~22_combout\ : std_logic;
SIGNAL \spi_0|iRRDY_reg~q\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[7]~23_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[7]~24_combout\ : std_logic;
SIGNAL \pio_0|always0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~54_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[7]~7_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[7]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[7]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[7]~13_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[14]~feeder_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_reg[14]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[14]~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte1_data[6]~3_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[6]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[6]~19_combout\ : std_logic;
SIGNAL \spi_0|iTRDY_reg~q\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[6]~20_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[6]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~52_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[6]~7_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[6]~feeder_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[6]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[6]~12_combout\ : std_logic;
SIGNAL \timer_0|counter_is_running~0_combout\ : std_logic;
SIGNAL \timer_0|counter_is_running~1_combout\ : std_logic;
SIGNAL \timer_0|counter_is_running~q\ : std_logic;
SIGNAL \timer_0|always0~1_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[6]~30\ : std_logic;
SIGNAL \timer_0|internal_counter[7]~31_combout\ : std_logic;
SIGNAL \timer_0|Equal0~1_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[15]~48\ : std_logic;
SIGNAL \timer_0|internal_counter[16]~49_combout\ : std_logic;
SIGNAL \timer_0|Equal0~0_combout\ : std_logic;
SIGNAL \timer_0|Equal0~3_combout\ : std_logic;
SIGNAL \timer_0|Equal0~2_combout\ : std_logic;
SIGNAL \timer_0|Equal0~4_combout\ : std_logic;
SIGNAL \timer_0|Equal0~5_combout\ : std_logic;
SIGNAL \timer_0|always0~0_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[0]~18\ : std_logic;
SIGNAL \timer_0|internal_counter[1]~19_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[1]~20\ : std_logic;
SIGNAL \timer_0|internal_counter[2]~21_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[2]~22\ : std_logic;
SIGNAL \timer_0|internal_counter[3]~23_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[3]~24\ : std_logic;
SIGNAL \timer_0|internal_counter[4]~25_combout\ : std_logic;
SIGNAL \timer_0|internal_counter[4]~26\ : std_logic;
SIGNAL \timer_0|internal_counter[5]~27_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[5]~feeder_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[5]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~51_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[5]~17_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[5]~16_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[5]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[5]~15_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[5]~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[5]~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[5]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[4]~12_combout\ : std_logic;
SIGNAL \spi_0|iTOE_reg~q\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[4]~13_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[4]~14_combout\ : std_logic;
SIGNAL \pio_0|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~48_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[4]~6_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~35_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[4]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[4]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[8]~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[8]~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[2]~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ienable_reg[3]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ipending_reg_nxt[3]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[3]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[3]~9_combout\ : std_logic;
SIGNAL \spi_0|iROE_reg~feeder_combout\ : std_logic;
SIGNAL \spi_0|iROE_reg~q\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[3]~10_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[3]~11_combout\ : std_logic;
SIGNAL \pio_0|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~46_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[3]~5_combout\ : std_logic;
SIGNAL \timer_0|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \timer_0|Equal4~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[3]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[3]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[31]~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[1]~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[1]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[30]~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[30]~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src1[0]~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[15]~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal127~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \pio_2|always1~0_combout\ : std_logic;
SIGNAL \pio_2|always1~1_combout\ : std_logic;
SIGNAL \spi_can_int_n_export~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in~feeder_combout\ : std_logic;
SIGNAL \pio_2|d1_data_in~q\ : std_logic;
SIGNAL \pio_2|d2_data_in~q\ : std_logic;
SIGNAL \pio_2|edge_capture~0_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~1_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~1_combout\ : std_logic;
SIGNAL \pio_2|irq_mask~0_combout\ : std_logic;
SIGNAL \pio_2|irq_mask~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_ipending_reg_nxt[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[2]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~20_combout\ : std_logic;
SIGNAL \pio_0|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[2]~0_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~21_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[2]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout\ : std_logic;
SIGNAL \pio_1|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \pio_1|always0~0_combout\ : std_logic;
SIGNAL \pio_1|always0~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[9]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[7]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[9]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[9]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[11]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_logic~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[1]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[1]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ienable_reg[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~2_combout\ : std_logic;
SIGNAL \spi_0|irq_reg~2_combout\ : std_logic;
SIGNAL \spi_0|irq_reg~1_combout\ : std_logic;
SIGNAL \spi_0|irq_reg~0_combout\ : std_logic;
SIGNAL \spi_0|irq_reg~3_combout\ : std_logic;
SIGNAL \spi_0|irq_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_ipending_reg_nxt[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[1]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[1]~6_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[1]~feeder_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[1]~7_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[1]~8_combout\ : std_logic;
SIGNAL \pio_0|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~27_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[1]~3_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out[1]~5_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[1]~4_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out[1]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~28_combout\ : std_logic;
SIGNAL \pio_1|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[26]~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[26]~35_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[29]~46_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[29]~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[8]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[6]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[8]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[8]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[16]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_exception~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[25]~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[25]~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[20]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[23]~28_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[23]~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[13]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal101~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~63\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~63\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[3]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[12]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[7]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[5]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal122~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_cmp_result~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_cmp_result~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_no_crst_nxt[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[6]~23_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[22]~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[22]~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[12]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[12]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[6]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[4]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[28]~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[28]~45_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[5]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_arith_result[5]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[5]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[27]~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[27]~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[4]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[2]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~54_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[5]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[10]~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[10]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[20]~36_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[3]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[24]~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[24]~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[4]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal6~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[2]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[2]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_use_imm~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[13]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~26_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[11]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router|Equal0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[3]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_src2_lo[3]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[1]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[3]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[18]~37_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[18]~38_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[4]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal133~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[12]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[12]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[12]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[12]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal5~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \pb_2_export~input_o\ : std_logic;
SIGNAL \pio_5|read_mux_out~combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~7_combout\ : std_logic;
SIGNAL \spi_0|spi_slave_select_holding_reg[0]~0_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[0]~5_combout\ : std_logic;
SIGNAL \spi_0|p1_data_to_cpu[0]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[0]~2_combout\ : std_logic;
SIGNAL \pb_1_export~input_o\ : std_logic;
SIGNAL \pio_4|read_mux_out~combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out~0_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \timer_0|status_wr_strobe~0_combout\ : std_logic;
SIGNAL \timer_0|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \timer_0|timeout_occurred~0_combout\ : std_logic;
SIGNAL \timer_0|timeout_occurred~q\ : std_logic;
SIGNAL \timer_0|counter_snapshot[16]~3_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out[0]~3_combout\ : std_logic;
SIGNAL \timer_0|counter_snapshot[0]~2_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out[0]~2_combout\ : std_logic;
SIGNAL \timer_0|read_mux_out[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_byte0_data_nxt[0]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal127~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_crst~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal127~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_estatus_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_status_reg_pie~q\ : std_logic;
SIGNAL \nios2_qsys_0|Equal127~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_bstatus_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_ipending_reg_nxt[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_control_rd_data[0]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wr_data[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_data[16]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~10_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[10]~24_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[10]~25_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_src1[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_logic_result[6]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[6]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[1]~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_ld~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_stall~5_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|i_read~q\ : std_logic;
SIGNAL \nios2_qsys_0|F_valid~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|R_valid~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_alu_sub~q\ : std_logic;
SIGNAL \nios2_qsys_0|Add2~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Add1~14_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_pc[5]~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|W_alu_result[7]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|av_ld_getting_data~6_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_read_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_stall~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_stall~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_st~q\ : std_logic;
SIGNAL \nios2_qsys_0|E_st_stall~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|d_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~12_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[14]~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_ctrl_break~q\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|hbreak_enabled~q\ : std_logic;
SIGNAL \nios2_qsys_0|D_iw[17]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_iw[17]~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~3_combout\ : std_logic;
SIGNAL \nios2_qsys_0|F_iw[0]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \nios2_qsys_0|Equal2~13_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \nios2_qsys_0|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \nios2_qsys_0|R_wr_dst_reg~q\ : std_logic;
SIGNAL \nios2_qsys_0|W_rf_wren~combout\ : std_logic;
SIGNAL \spi_0|shift_reg~3_combout\ : std_logic;
SIGNAL \spi_0|shift_reg~1_combout\ : std_logic;
SIGNAL \spi_0|stateZero~q\ : std_logic;
SIGNAL \spi_0|SS_n~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \pio_5|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_5_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_qsys_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|F_pc\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pio_0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pio_0|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \spi_0|tx_holding_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \spi_0|state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \spi_0|spi_slave_select_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \spi_0|spi_slave_select_holding_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \spi_0|slowcount\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \spi_0|shift_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \spi_0|rx_holding_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \spi_0|endofpacketvalue_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \spi_0|data_to_cpu\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \timer_0|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \timer_0|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \timer_0|internal_counter\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \timer_0|counter_snapshot\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \timer_0|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pio_2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \pio_4|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pio_1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pio_1|data_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
ww_spi_0_MISO <= spi_0_MISO;
spi_0_MOSI <= ww_spi_0_MOSI;
spi_0_SCLK <= ww_spi_0_SCLK;
spi_0_SS_n <= ww_spi_0_SS_n;
led_export <= ww_led_export;
ww_spi_can_int_n_export <= spi_can_int_n_export;
ww_pb_1_export <= pb_1_export;
ww_pb_2_export <= pb_2_export;
test_export <= ww_test_export;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_qsys_0|W_rf_wr_data[31]~20_combout\ & \nios2_qsys_0|W_rf_wr_data[30]~21_combout\ & 
\nios2_qsys_0|W_rf_wr_data[29]~22_combout\ & \nios2_qsys_0|W_rf_wr_data[28]~23_combout\ & \nios2_qsys_0|W_rf_wr_data[27]~24_combout\ & \nios2_qsys_0|W_rf_wr_data[26]~25_combout\ & \nios2_qsys_0|W_rf_wr_data[25]~26_combout\ & 
\nios2_qsys_0|W_rf_wr_data[24]~27_combout\ & \nios2_qsys_0|W_rf_wr_data[23]~28_combout\ & \nios2_qsys_0|W_rf_wr_data[22]~29_combout\ & \nios2_qsys_0|W_rf_wr_data[21]~30_combout\ & \nios2_qsys_0|W_rf_wr_data[20]~31_combout\ & 
\nios2_qsys_0|W_rf_wr_data[19]~32_combout\ & \nios2_qsys_0|W_rf_wr_data[18]~33_combout\ & \nios2_qsys_0|W_rf_wr_data[17]~34_combout\ & \nios2_qsys_0|W_rf_wr_data[16]~35_combout\ & \nios2_qsys_0|W_rf_wr_data[15]~36_combout\ & 
\nios2_qsys_0|W_rf_wr_data[14]~14_combout\ & \nios2_qsys_0|W_rf_wr_data[13]~15_combout\ & \nios2_qsys_0|W_rf_wr_data[12]~16_combout\ & \nios2_qsys_0|W_rf_wr_data[11]~17_combout\ & \nios2_qsys_0|W_rf_wr_data[10]~2_combout\ & 
\nios2_qsys_0|W_rf_wr_data[9]~18_combout\ & \nios2_qsys_0|W_rf_wr_data[8]~19_combout\ & \nios2_qsys_0|W_rf_wr_data[7]~13_combout\ & \nios2_qsys_0|W_rf_wr_data[6]~12_combout\ & \nios2_qsys_0|W_rf_wr_data[5]~11_combout\ & 
\nios2_qsys_0|W_rf_wr_data[4]~10_combout\ & \nios2_qsys_0|W_rf_wr_data[3]~9_combout\ & \nios2_qsys_0|W_rf_wr_data[2]~1_combout\ & \nios2_qsys_0|W_rf_wr_data[1]~7_combout\ & \nios2_qsys_0|W_rf_wr_data[0]~5_combout\);

\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_qsys_0|R_dst_regnum\(4) & \nios2_qsys_0|R_dst_regnum\(3) & \nios2_qsys_0|R_dst_regnum\(2) & \nios2_qsys_0|R_dst_regnum\(1) & 
\nios2_qsys_0|R_dst_regnum\(0));

\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_qsys_0|D_iw\(26) & \nios2_qsys_0|D_iw\(25) & \nios2_qsys_0|D_iw\(24) & \nios2_qsys_0|D_iw\(23) & \nios2_qsys_0|D_iw\(22));

\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_qsys_0|W_rf_wr_data[31]~20_combout\ & \nios2_qsys_0|W_rf_wr_data[30]~21_combout\ & 
\nios2_qsys_0|W_rf_wr_data[29]~22_combout\ & \nios2_qsys_0|W_rf_wr_data[28]~23_combout\ & \nios2_qsys_0|W_rf_wr_data[27]~24_combout\ & \nios2_qsys_0|W_rf_wr_data[26]~25_combout\ & \nios2_qsys_0|W_rf_wr_data[25]~26_combout\ & 
\nios2_qsys_0|W_rf_wr_data[24]~27_combout\ & \nios2_qsys_0|W_rf_wr_data[23]~28_combout\ & \nios2_qsys_0|W_rf_wr_data[22]~29_combout\ & \nios2_qsys_0|W_rf_wr_data[21]~30_combout\ & \nios2_qsys_0|W_rf_wr_data[20]~31_combout\ & 
\nios2_qsys_0|W_rf_wr_data[19]~32_combout\ & \nios2_qsys_0|W_rf_wr_data[18]~33_combout\ & \nios2_qsys_0|W_rf_wr_data[17]~34_combout\ & \nios2_qsys_0|W_rf_wr_data[16]~35_combout\ & \nios2_qsys_0|W_rf_wr_data[15]~36_combout\ & 
\nios2_qsys_0|W_rf_wr_data[14]~14_combout\ & \nios2_qsys_0|W_rf_wr_data[13]~15_combout\ & \nios2_qsys_0|W_rf_wr_data[12]~16_combout\ & \nios2_qsys_0|W_rf_wr_data[11]~17_combout\ & \nios2_qsys_0|W_rf_wr_data[10]~2_combout\ & 
\nios2_qsys_0|W_rf_wr_data[9]~18_combout\ & \nios2_qsys_0|W_rf_wr_data[8]~19_combout\ & \nios2_qsys_0|W_rf_wr_data[7]~13_combout\ & \nios2_qsys_0|W_rf_wr_data[6]~12_combout\ & \nios2_qsys_0|W_rf_wr_data[5]~11_combout\ & 
\nios2_qsys_0|W_rf_wr_data[4]~10_combout\ & \nios2_qsys_0|W_rf_wr_data[3]~9_combout\ & \nios2_qsys_0|W_rf_wr_data[2]~1_combout\ & \nios2_qsys_0|W_rf_wr_data[1]~7_combout\ & \nios2_qsys_0|W_rf_wr_data[0]~5_combout\);

\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_qsys_0|R_dst_regnum\(4) & \nios2_qsys_0|R_dst_regnum\(3) & \nios2_qsys_0|R_dst_regnum\(2) & \nios2_qsys_0|R_dst_regnum\(1) & 
\nios2_qsys_0|R_dst_regnum\(0));

\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_qsys_0|D_iw\(31) & \nios2_qsys_0|D_iw\(30) & \nios2_qsys_0|D_iw\(29) & \nios2_qsys_0|D_iw\(28) & \nios2_qsys_0|D_iw\(27));

\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~11_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~9_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~6_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~7_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~5_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~16_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~12_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~14_combout\ & gnd & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~13_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~15_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~2_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~4_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~1_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & 
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(1)
& \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \nios2_qsys_0|d_writedata\(7) & \nios2_qsys_0|d_writedata\(6) & \nios2_qsys_0|d_writedata\(5) & \nios2_qsys_0|d_writedata\(4) & \nios2_qsys_0|d_writedata\(3) & \nios2_qsys_0|d_writedata\(2) & 
\nios2_qsys_0|d_writedata\(1) & \nios2_qsys_0|d_writedata\(0));

\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~30_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~29_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~28_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~27_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~26_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~21_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~20_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~19_combout\ & gnd & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~18_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~17_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~22_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~24_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~23_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~25_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~10_combout\);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~2_combout\);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);

\rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~q\);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ <= NOT \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \rst_controller|r_sync_rst~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\rst_controller|ALT_INV_r_early_rst~q\ <= NOT \rst_controller|r_early_rst~q\;
\nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \nios2_qsys_0|av_ld_rshift8~1_combout\;
\nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\;
\nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ <= NOT \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\;
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\;
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\;
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;

-- Location: FF_X29_Y25_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X29_Y25_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X29_Y25_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X31_Y25_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X31_Y25_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X31_Y25_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X31_Y25_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X29_Y25_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X29_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X29_Y25_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X29_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X29_Y25_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X29_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: FF_X31_Y25_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X31_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X31_Y25_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X31_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X31_Y25_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X31_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: FF_X31_Y25_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X31_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCCOMB_X29_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X29_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X29_Y25_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X31_Y25_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X31_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X31_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X31_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: IOOBUF_X28_Y0_N23
\spi_0_MOSI~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \spi_0|shift_reg\(7),
	devoe => ww_devoe,
	o => ww_spi_0_MOSI);

-- Location: IOOBUF_X26_Y0_N16
\spi_0_SCLK~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \spi_0|SCLK_reg~q\,
	devoe => ww_devoe,
	o => ww_spi_0_SCLK);

-- Location: IOOBUF_X26_Y0_N9
\spi_0_SS_n~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \spi_0|SS_n~0_combout\,
	devoe => ww_devoe,
	o => ww_spi_0_SS_n);

-- Location: IOOBUF_X0_Y20_N9
\led_export[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(0),
	devoe => ww_devoe,
	o => ww_led_export(0));

-- Location: IOOBUF_X0_Y20_N2
\led_export[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(1),
	devoe => ww_devoe,
	o => ww_led_export(1));

-- Location: IOOBUF_X0_Y21_N23
\led_export[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(2),
	devoe => ww_devoe,
	o => ww_led_export(2));

-- Location: IOOBUF_X0_Y21_N16
\led_export[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(3),
	devoe => ww_devoe,
	o => ww_led_export(3));

-- Location: IOOBUF_X0_Y24_N23
\led_export[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(4),
	devoe => ww_devoe,
	o => ww_led_export(4));

-- Location: IOOBUF_X0_Y24_N16
\led_export[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(5),
	devoe => ww_devoe,
	o => ww_led_export(5));

-- Location: IOOBUF_X0_Y26_N23
\led_export[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(6),
	devoe => ww_devoe,
	o => ww_led_export(6));

-- Location: IOOBUF_X0_Y26_N16
\led_export[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(7),
	devoe => ww_devoe,
	o => ww_led_export(7));

-- Location: IOOBUF_X37_Y0_N23
\test_export[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_1|data_out\(0),
	devoe => ww_devoe,
	o => ww_test_export(0));

-- Location: IOOBUF_X37_Y0_N16
\test_export[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_1|data_out\(1),
	devoe => ww_devoe,
	o => ww_test_export(1));

-- Location: IOOBUF_X35_Y0_N16
\test_export[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_1|data_out\(2),
	devoe => ww_devoe,
	o => ww_test_export(2));

-- Location: IOOBUF_X0_Y15_N15
\altera_reserved_tdo~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X41_Y15_N1
\clk_clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G9
\clk_clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X28_Y14_N8
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCCOMB_X20_Y23_N30
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y16_N1
\altera_reserved_tms~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y17_N1
\altera_reserved_tck~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y18_N1
\altera_reserved_tdi~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y15_N0
altera_internal_jtag : cycloneiii_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X30_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X30_Y24_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X30_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X30_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X29_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X29_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X30_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X30_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X30_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X30_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X30_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X30_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X30_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X30_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X30_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X30_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X30_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X30_Y24_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X30_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X30_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X30_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X30_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X30_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X30_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X30_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X30_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X30_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X30_Y24_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X30_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X30_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X31_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X31_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X31_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X31_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X31_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X31_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X30_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X30_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X29_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: FF_X29_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X29_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X29_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X29_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X29_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X29_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X29_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X29_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: FF_X29_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X29_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X29_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X29_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X29_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X29_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X29_Y24_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X29_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X29_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X29_Y19_N16
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X20_Y23_N12
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X28_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \~GND~combout\,
	datac => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\);

-- Location: LCCOMB_X28_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X29_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X30_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X29_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X29_Y23_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X30_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X30_Y25_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\);

-- Location: FF_X30_Y25_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X30_Y25_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: FF_X28_Y23_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_qsys_0|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X28_Y23_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X28_Y23_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X28_Y23_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X29_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\);

-- Location: LCCOMB_X29_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\);

-- Location: LCCOMB_X29_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X29_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\);

-- Location: LCCOMB_X29_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\);

-- Location: LCCOMB_X29_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X29_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: FF_X29_Y23_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X29_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X29_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X29_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X29_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X29_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X29_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\);

-- Location: LCCOMB_X29_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X29_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X29_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X28_Y25_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X28_Y25_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X28_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X28_Y25_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X30_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X30_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X30_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X30_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X30_Y22_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X31_Y25_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X30_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X30_Y25_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X31_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X31_Y25_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X31_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: LCCOMB_X30_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X29_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X30_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\);

-- Location: FF_X31_Y25_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X22_Y20_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\ & (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~0_combout\);

-- Location: FF_X22_Y20_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\);

-- Location: LCCOMB_X30_Y25_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X30_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X30_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X30_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X29_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X29_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X30_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X30_Y25_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X30_Y25_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X28_Y23_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X29_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X30_Y25_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X29_Y25_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X29_Y25_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X29_Y25_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: LCCOMB_X30_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\);

-- Location: FF_X29_Y25_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X29_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: FF_X29_Y25_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X29_Y25_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: FF_X29_Y25_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X22_Y24_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X22_Y15_N30
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X21_Y15_N12
\mm_interconnect_0|cmd_xbar_mux|update_grant~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X21_Y15_N6
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X21_Y15_N7
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X21_Y15_N16
\mm_interconnect_0|cmd_xbar_mux|update_grant~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & (\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\)) # (!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X22_Y15_N0
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\) # (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X22_Y15_N31
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: FF_X22_Y15_N5
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X21_Y15_N28
\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ & ((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0) & 
-- !\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X21_Y15_N29
\mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X21_Y15_N24
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\nios2_qsys_0|d_write~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X21_Y15_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\ & (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\ & (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~0_combout\);

-- Location: FF_X21_Y15_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\);

-- Location: LCCOMB_X21_Y21_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ = (\nios2_qsys_0|hbreak_enabled~q\ & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X21_Y21_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X21_Y21_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|debugaccess~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|debugaccess~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X28_Y25_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X28_Y25_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X28_Y25_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X28_Y25_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X28_Y25_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X28_Y25_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X28_Y25_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X24_Y26_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0));

-- Location: FF_X24_Y26_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X28_Y25_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X28_Y25_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: FF_X28_Y25_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X28_Y25_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X28_Y25_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X28_Y25_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X28_Y25_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X23_Y26_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X26_Y23_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: FF_X26_Y23_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X28_Y23_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\altera_internal_jtag~TDIUTAP\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X28_Y23_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X27_Y23_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\);

-- Location: FF_X28_Y23_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X28_Y23_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(37) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X28_Y23_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X27_Y23_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X27_Y23_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(35) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X28_Y23_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X27_Y23_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X27_Y23_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\,
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(35));

-- Location: FF_X23_Y26_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X23_Y26_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X23_Y26_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35) & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X21_Y23_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\);

-- Location: LCCOMB_X24_Y26_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: FF_X21_Y23_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X23_Y26_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X23_Y26_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X23_Y26_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X21_Y22_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X20_Y23_N14
\rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X20_Y23_N15
\rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X20_Y23_N26
\rst_controller|r_sync_rst_chain~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|r_sync_rst_chain\(3) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(3),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X20_Y23_N27
\rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(2));

-- Location: FF_X20_Y23_N13
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X20_Y23_N16
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X20_Y23_N17
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X20_Y23_N20
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X20_Y23_N21
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X20_Y23_N0
\rst_controller|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|always2~0_combout\ = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|always2~0_combout\);

-- Location: FF_X20_Y23_N1
\rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X21_Y23_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X17_Y19_N20
\nios2_qsys_0|D_wr_dst_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~3_combout\ = (\nios2_qsys_0|D_iw\(1)) # (!\nios2_qsys_0|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(0),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_wr_dst_reg~3_combout\);

-- Location: LCCOMB_X28_Y15_N18
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X24_Y14_N6
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\nios2_qsys_0|d_read~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X24_Y14_N28
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # ((!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X24_Y14_N29
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X24_Y14_N0
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # 
-- (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X24_Y14_N1
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X24_Y14_N14
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ = (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & !\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X21_Y14_N6
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- (\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X22_Y17_N16
\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ = (\nios2_qsys_0|d_read~q\ & !\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X21_Y14_N12
\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & !\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X21_Y14_N13
\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X21_Y14_N28
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # ((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X21_Y14_N29
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X21_Y14_N18
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # 
-- (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X21_Y14_N19
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X21_Y14_N20
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\nios2_qsys_0|d_write~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & 
-- !\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X22_Y20_N16
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X22_Y20_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X12_Y16_N6
\nios2_qsys_0|Equal2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~3_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~3_combout\);

-- Location: FF_X20_Y20_N17
\nios2_qsys_0|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(0));

-- Location: LCCOMB_X23_Y21_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ = (\nios2_qsys_0|d_writedata\(0) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X23_Y21_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(0));

-- Location: LCCOMB_X21_Y23_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X23_Y26_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X21_Y23_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X22_Y23_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X22_Y23_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X22_Y23_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X22_Y23_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4));

-- Location: FF_X17_Y19_N27
\nios2_qsys_0|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[4]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(4));

-- Location: LCCOMB_X20_Y22_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X19_Y14_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ = (\nios2_qsys_0|d_writedata\(6) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(6),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X24_Y15_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(2)) # ((\nios2_qsys_0|W_alu_result\(4) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(4) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X16_Y20_N14
\nios2_qsys_0|R_ctrl_br_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_ctrl_br_nxt~0_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(1) & \nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X16_Y20_N15
\nios2_qsys_0|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_br~q\);

-- Location: LCCOMB_X12_Y15_N6
\nios2_qsys_0|D_ctrl_jmp_direct~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(5) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal133~0_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X17_Y22_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(4)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(6))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(6),
	datad => \nios2_qsys_0|F_pc\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X17_Y18_N8
\nios2_qsys_0|F_pc_plus_one[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[1]~2_combout\ = (\nios2_qsys_0|F_pc\(1) & (!\nios2_qsys_0|F_pc_plus_one[0]~1\)) # (!\nios2_qsys_0|F_pc\(1) & ((\nios2_qsys_0|F_pc_plus_one[0]~1\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[1]~3\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[0]~1\) # (!\nios2_qsys_0|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(1),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[0]~1\,
	combout => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X17_Y18_N10
\nios2_qsys_0|F_pc_plus_one[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[2]~4_combout\ = (\nios2_qsys_0|F_pc\(2) & (\nios2_qsys_0|F_pc_plus_one[1]~3\ $ (GND))) # (!\nios2_qsys_0|F_pc\(2) & (!\nios2_qsys_0|F_pc_plus_one[1]~3\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[2]~5\ = CARRY((\nios2_qsys_0|F_pc\(2) & !\nios2_qsys_0|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(2),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[1]~3\,
	combout => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X17_Y18_N12
\nios2_qsys_0|F_pc_plus_one[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[3]~6_combout\ = (\nios2_qsys_0|F_pc\(3) & (!\nios2_qsys_0|F_pc_plus_one[2]~5\)) # (!\nios2_qsys_0|F_pc\(3) & ((\nios2_qsys_0|F_pc_plus_one[2]~5\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[3]~7\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[2]~5\) # (!\nios2_qsys_0|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(3),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[2]~5\,
	combout => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X17_Y18_N14
\nios2_qsys_0|F_pc_plus_one[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[4]~8_combout\ = (\nios2_qsys_0|F_pc\(4) & (\nios2_qsys_0|F_pc_plus_one[3]~7\ $ (GND))) # (!\nios2_qsys_0|F_pc\(4) & (!\nios2_qsys_0|F_pc_plus_one[3]~7\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[4]~9\ = CARRY((\nios2_qsys_0|F_pc\(4) & !\nios2_qsys_0|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(4),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[3]~7\,
	combout => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X17_Y18_N16
\nios2_qsys_0|F_pc_plus_one[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[5]~10_combout\ = (\nios2_qsys_0|F_pc\(5) & (!\nios2_qsys_0|F_pc_plus_one[4]~9\)) # (!\nios2_qsys_0|F_pc\(5) & ((\nios2_qsys_0|F_pc_plus_one[4]~9\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[5]~11\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[4]~9\) # (!\nios2_qsys_0|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(5),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[4]~9\,
	combout => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[5]~11\);

-- Location: FF_X12_Y15_N7
\nios2_qsys_0|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X20_Y15_N20
\nios2_qsys_0|E_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_valid~0_combout\ = (\nios2_qsys_0|R_valid~q\) # (\nios2_qsys_0|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_valid~q\,
	datac => \nios2_qsys_0|E_stall~5_combout\,
	combout => \nios2_qsys_0|E_valid~0_combout\);

-- Location: FF_X20_Y15_N21
\nios2_qsys_0|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_valid~q\);

-- Location: LCCOMB_X14_Y18_N2
\nios2_qsys_0|R_src1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1~38_combout\ = (!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1~38_combout\);

-- Location: LCCOMB_X21_Y15_N10
\nios2_qsys_0|d_writedata[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[28]~feeder_combout\ = \nios2_qsys_0|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[28]~4_combout\,
	combout => \nios2_qsys_0|d_writedata[28]~feeder_combout\);

-- Location: LCCOMB_X12_Y16_N14
\nios2_qsys_0|D_ctrl_logic~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_logic~9_combout\ = (\nios2_qsys_0|D_iw\(0)) # ((\nios2_qsys_0|D_iw\(1)) # (\nios2_qsys_0|D_iw\(4) $ (!\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X12_Y16_N24
\nios2_qsys_0|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~0_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(3) & \nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~0_combout\);

-- Location: LCCOMB_X12_Y15_N2
\nios2_qsys_0|D_ctrl_retaddr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~0_combout\ = (\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X17_Y18_N18
\nios2_qsys_0|F_pc_plus_one[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[6]~12_combout\ = (\nios2_qsys_0|F_pc\(6) & (\nios2_qsys_0|F_pc_plus_one[5]~11\ $ (GND))) # (!\nios2_qsys_0|F_pc\(6) & (!\nios2_qsys_0|F_pc_plus_one[5]~11\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[6]~13\ = CARRY((\nios2_qsys_0|F_pc\(6) & !\nios2_qsys_0|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(6),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[5]~11\,
	combout => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[6]~13\);

-- Location: FF_X16_Y18_N7
\nios2_qsys_0|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[6]~7_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(6));

-- Location: LCCOMB_X17_Y22_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(6)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(8))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(6),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X21_Y18_N30
\nios2_qsys_0|W_ienable_reg[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ienable_reg[2]~feeder_combout\ = \nios2_qsys_0|E_src1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|E_src1\(2),
	combout => \nios2_qsys_0|W_ienable_reg[2]~feeder_combout\);

-- Location: LCCOMB_X17_Y18_N20
\nios2_qsys_0|F_pc_plus_one[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[7]~14_combout\ = (\nios2_qsys_0|F_pc\(7) & (!\nios2_qsys_0|F_pc_plus_one[6]~13\)) # (!\nios2_qsys_0|F_pc\(7) & ((\nios2_qsys_0|F_pc_plus_one[6]~13\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[7]~15\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[6]~13\) # (!\nios2_qsys_0|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(7),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[6]~13\,
	combout => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[7]~15\);

-- Location: FF_X16_Y18_N13
\nios2_qsys_0|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[7]~8_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(7));

-- Location: LCCOMB_X17_Y22_N30
\mm_interconnect_0|cmd_xbar_mux|src_data[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(45) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(9)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(7))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|W_alu_result\(9),
	datad => \nios2_qsys_0|F_pc\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(45));

-- Location: FF_X17_Y22_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(7));

-- Location: LCCOMB_X17_Y22_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(9))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(7),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X16_Y19_N4
\nios2_qsys_0|R_src2_lo[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[0]~4_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(6)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[0]~4_combout\);

-- Location: FF_X16_Y19_N5
\nios2_qsys_0|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(0));

-- Location: LCCOMB_X19_Y15_N12
\nios2_qsys_0|D_ctrl_break~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_break~0_combout\ = (\nios2_qsys_0|D_iw\(16) & (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X19_Y15_N30
\nios2_qsys_0|D_ctrl_exception~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~0_combout\ = (!\nios2_qsys_0|D_iw\(14)) # (!\nios2_qsys_0|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_ctrl_break~0_combout\,
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X19_Y15_N16
\nios2_qsys_0|D_ctrl_retaddr~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~1_combout\ = (!\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_iw\(14) & (\nios2_qsys_0|D_iw\(16) $ (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X19_Y15_N10
\nios2_qsys_0|D_ctrl_force_src2_zero~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\ = (!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ & (\nios2_qsys_0|D_ctrl_exception~0_combout\ & ((!\nios2_qsys_0|D_ctrl_retaddr~1_combout\) # (!\nios2_qsys_0|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datab => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_ctrl_exception~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_retaddr~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X12_Y16_N18
\nios2_qsys_0|Equal2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~12_combout\ = (\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~3_combout\,
	combout => \nios2_qsys_0|Equal2~12_combout\);

-- Location: LCCOMB_X19_Y15_N6
\nios2_qsys_0|D_ctrl_retaddr~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~2_combout\ = (!\nios2_qsys_0|D_iw\(14) & (((\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(14),
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X19_Y15_N8
\nios2_qsys_0|D_ctrl_retaddr~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~3_combout\ = (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_retaddr~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X19_Y15_N2
\nios2_qsys_0|D_ctrl_exception~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~1_combout\ = (\nios2_qsys_0|D_iw\(12) & ((\nios2_qsys_0|D_iw\(15)) # (!\nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X19_Y15_N28
\nios2_qsys_0|D_ctrl_exception~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~2_combout\ = (((\nios2_qsys_0|D_iw\(16)) # (!\nios2_qsys_0|D_ctrl_exception~1_combout\)) # (!\nios2_qsys_0|D_iw\(11))) # (!\nios2_qsys_0|D_ctrl_retaddr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_ctrl_exception~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X19_Y15_N24
\nios2_qsys_0|D_ctrl_retaddr~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_retaddr~4_combout\ = ((\nios2_qsys_0|Equal2~12_combout\) # ((\nios2_qsys_0|D_ctrl_retaddr~3_combout\) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\))) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\,
	datab => \nios2_qsys_0|Equal2~12_combout\,
	datac => \nios2_qsys_0|D_ctrl_retaddr~3_combout\,
	datad => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_retaddr~4_combout\);

-- Location: FF_X19_Y15_N25
\nios2_qsys_0|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_retaddr~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X20_Y15_N16
\nios2_qsys_0|R_src1~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1~39_combout\ = (\nios2_qsys_0|E_valid~q\ & ((\nios2_qsys_0|R_ctrl_br~q\) # ((\nios2_qsys_0|R_ctrl_retaddr~q\ & \nios2_qsys_0|R_valid~q\)))) # (!\nios2_qsys_0|E_valid~q\ & (\nios2_qsys_0|R_ctrl_retaddr~q\ & (\nios2_qsys_0|R_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_retaddr~q\,
	datac => \nios2_qsys_0|R_valid~q\,
	datad => \nios2_qsys_0|R_ctrl_br~q\,
	combout => \nios2_qsys_0|R_src1~39_combout\);

-- Location: LCCOMB_X21_Y20_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~37_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~37_combout\);

-- Location: FF_X21_Y20_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(31));

-- Location: FF_X21_Y20_N31
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X21_Y20_N18
\nios2_qsys_0|F_iw[31]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[31]~50_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \nios2_qsys_0|F_iw[31]~50_combout\);

-- Location: LCCOMB_X21_Y25_N26
\jtag_uart_0|ien_AF~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AF~feeder_combout\ = \nios2_qsys_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(0),
	combout => \jtag_uart_0|ien_AF~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N30
\jtag_uart_0|av_waitrequest~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~5_combout\ = (\jtag_uart_0|av_waitrequest~4_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # ((\nios2_qsys_0|d_write~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \jtag_uart_0|av_waitrequest~4_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	combout => \jtag_uart_0|av_waitrequest~5_combout\);

-- Location: FF_X22_Y17_N31
\jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_waitrequest~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X22_Y14_N22
\mm_interconnect_0|addr_router_001|Equal8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal8~2_combout\ = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(4) & \nios2_qsys_0|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|Equal8~2_combout\);

-- Location: LCCOMB_X22_Y14_N8
\mm_interconnect_0|addr_router_001|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~1_combout\ = (!\nios2_qsys_0|W_alu_result\(9) & (!\nios2_qsys_0|W_alu_result\(10) & !\nios2_qsys_0|W_alu_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(9),
	datac => \nios2_qsys_0|W_alu_result\(10),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \mm_interconnect_0|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X22_Y14_N18
\mm_interconnect_0|addr_router_001|Equal7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal7~0_combout\ = (\nios2_qsys_0|W_alu_result\(7) & (!\nios2_qsys_0|W_alu_result\(6) & (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & \mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|W_alu_result\(6),
	datac => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal7~0_combout\);

-- Location: LCCOMB_X22_Y17_N2
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ = (\jtag_uart_0|av_waitrequest~q\ & (\mm_interconnect_0|addr_router_001|Equal8~2_combout\ & (\mm_interconnect_0|addr_router_001|Equal7~0_combout\ & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~q\,
	datab => \mm_interconnect_0|addr_router_001|Equal8~2_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal7~0_combout\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\);

-- Location: LCCOMB_X22_Y17_N26
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\nios2_qsys_0|d_read~q\ & 
-- (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \nios2_qsys_0|d_read~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X22_Y17_N27
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X22_Y17_N18
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X22_Y17_N22
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\) # 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X22_Y17_N23
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X22_Y14_N24
\mm_interconnect_0|addr_router_001|Equal8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal8~0_combout\ = (\nios2_qsys_0|W_alu_result\(7) & (!\nios2_qsys_0|W_alu_result\(6) & (!\nios2_qsys_0|W_alu_result\(4) & !\nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|W_alu_result\(6),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \mm_interconnect_0|addr_router_001|Equal8~0_combout\);

-- Location: LCCOMB_X22_Y14_N26
\mm_interconnect_0|addr_router_001|Equal8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal8~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal8~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & 
-- \nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal8~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|Equal8~1_combout\);

-- Location: LCCOMB_X22_Y16_N10
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\nios2_qsys_0|d_read~q\ & (\mm_interconnect_0|addr_router_001|Equal8~1_combout\ & (\jtag_uart_0|av_waitrequest~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|addr_router_001|Equal8~1_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X22_Y17_N0
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X22_Y17_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X22_Y17_N8
\jtag_uart_0|av_waitrequest~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~4_combout\ = (!\jtag_uart_0|av_waitrequest~q\ & (\mm_interconnect_0|addr_router_001|Equal8~2_combout\ & (\mm_interconnect_0|addr_router_001|Equal7~0_combout\ & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~q\,
	datab => \mm_interconnect_0|addr_router_001|Equal8~2_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal7~0_combout\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \jtag_uart_0|av_waitrequest~4_combout\);

-- Location: LCCOMB_X12_Y15_N4
\nios2_qsys_0|Equal2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~5_combout\ = (!\nios2_qsys_0|D_iw\(2) & (\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|Equal2~5_combout\);

-- Location: LCCOMB_X14_Y15_N26
\nios2_qsys_0|D_logic_op[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op[0]~1_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\) # ((\nios2_qsys_0|Equal2~5_combout\ & ((\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(3),
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	combout => \nios2_qsys_0|D_logic_op[0]~1_combout\);

-- Location: FF_X14_Y15_N27
\nios2_qsys_0|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_logic_op\(0));

-- Location: LCCOMB_X20_Y17_N8
\nios2_qsys_0|Equal101~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~2_combout\ = (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\nios2_qsys_0|Equal101~1_combout\ & (!\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datab => \nios2_qsys_0|Equal101~1_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|Equal101~2_combout\);

-- Location: FF_X20_Y17_N9
\nios2_qsys_0|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|Equal101~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X15_Y14_N16
\nios2_qsys_0|Equal101~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~0_combout\ = (!\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|Equal101~0_combout\);

-- Location: LCCOMB_X12_Y16_N8
\nios2_qsys_0|D_ctrl_br_cmp~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~0_combout\ = (\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|Equal2~3_combout\) # ((\nios2_qsys_0|Equal101~0_combout\ & \nios2_qsys_0|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~3_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal101~0_combout\,
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X12_Y16_N16
\nios2_qsys_0|Equal2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~4_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~4_combout\);

-- Location: LCCOMB_X12_Y16_N30
\nios2_qsys_0|Equal2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~7_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~7_combout\);

-- Location: LCCOMB_X12_Y16_N28
\nios2_qsys_0|Equal2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~2_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~2_combout\);

-- Location: LCCOMB_X12_Y16_N10
\nios2_qsys_0|D_ctrl_br_cmp~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~1_combout\ = (\nios2_qsys_0|Equal2~7_combout\) # ((\nios2_qsys_0|Equal2~2_combout\) # ((\nios2_qsys_0|Equal2~4_combout\ & !\nios2_qsys_0|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~4_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~7_combout\,
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X16_Y20_N20
\nios2_qsys_0|D_ctrl_br_cmp~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_br_cmp~2_combout\ = (\nios2_qsys_0|R_ctrl_br_nxt~0_combout\) # ((!\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|D_ctrl_br_cmp~0_combout\) # (\nios2_qsys_0|D_ctrl_br_cmp~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_br_cmp~0_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_br_cmp~1_combout\,
	combout => \nios2_qsys_0|D_ctrl_br_cmp~2_combout\);

-- Location: FF_X16_Y20_N21
\nios2_qsys_0|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_br_cmp~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X14_Y20_N16
\nios2_qsys_0|E_alu_result~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result~34_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\) # (\nios2_qsys_0|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|E_alu_result~34_combout\);

-- Location: LCCOMB_X23_Y21_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ = (\nios2_qsys_0|d_writedata\(3) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(3),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X23_Y21_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(3));

-- Location: LCCOMB_X27_Y23_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X27_Y23_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X21_Y22_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y23_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[5]~6_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[5]~6_combout\);

-- Location: LCCOMB_X22_Y14_N2
\mm_interconnect_0|addr_router_001|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~3_combout\ = (!\nios2_qsys_0|W_alu_result\(9) & (!\nios2_qsys_0|W_alu_result\(5) & (!\nios2_qsys_0|W_alu_result\(10) & !\nios2_qsys_0|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(9),
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \nios2_qsys_0|W_alu_result\(10),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \mm_interconnect_0|addr_router_001|Equal1~3_combout\);

-- Location: LCCOMB_X22_Y14_N12
\mm_interconnect_0|addr_router_001|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~4_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & (!\nios2_qsys_0|W_alu_result\(7) & (!\nios2_qsys_0|W_alu_result\(6) & \mm_interconnect_0|addr_router_001|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \nios2_qsys_0|W_alu_result\(7),
	datac => \nios2_qsys_0|W_alu_result\(6),
	datad => \mm_interconnect_0|addr_router_001|Equal1~3_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal1~4_combout\);

-- Location: LCCOMB_X23_Y14_N4
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (\nios2_qsys_0|d_write~q\ & 
-- !\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y14_N8
\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\ = (!\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X26_Y14_N9
\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X26_Y14_N14
\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & \mm_interconnect_0|addr_router_001|Equal1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal1~4_combout\,
	datad => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X26_Y16_N20
\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & \nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\);

-- Location: LCCOMB_X26_Y14_N24
\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1_combout\ = (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|addr_router_001|Equal1~4_combout\ & 
-- (!\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ & \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|addr_router_001|Equal1~4_combout\,
	datac => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\,
	combout => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X26_Y14_N10
\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1_combout\ & (\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) $ 
-- (\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X26_Y14_N11
\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X26_Y14_N20
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (!\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|addr_router_001|Equal1~4_combout\ & 
-- (\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ $ (\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal1~4_combout\,
	datad => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X23_Y14_N6
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\nios2_qsys_0|d_read~q\ & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \nios2_qsys_0|d_read~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X23_Y14_N10
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # ((!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	combout => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X23_Y14_N11
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X23_Y14_N26
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\)))) # (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	combout => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X23_Y14_N27
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X23_Y14_N28
\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & 
-- (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X23_Y14_N29
\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y17_N16
\timer_0|internal_counter[0]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[0]~17_combout\ = !\timer_0|internal_counter\(0)
-- \timer_0|internal_counter[0]~18\ = CARRY(!\timer_0|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(0),
	combout => \timer_0|internal_counter[0]~17_combout\,
	cout => \timer_0|internal_counter[0]~18\);

-- Location: LCCOMB_X22_Y14_N20
\mm_interconnect_0|addr_router_001|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~2_combout\ = (!\nios2_qsys_0|W_alu_result\(7) & (!\nios2_qsys_0|W_alu_result\(6) & (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & \mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|W_alu_result\(6),
	datac => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X26_Y14_N26
\timer_0|period_l_wr_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|period_l_wr_strobe~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (!\nios2_qsys_0|W_alu_result\(5) & (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|addr_router_001|Equal1~2_combout\,
	combout => \timer_0|period_l_wr_strobe~0_combout\);

-- Location: LCCOMB_X26_Y14_N6
\timer_0|period_l_wr_strobe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|period_l_wr_strobe~1_combout\ = (!\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\timer_0|period_l_wr_strobe~0_combout\ & !\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datac => \timer_0|period_l_wr_strobe~0_combout\,
	datad => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \timer_0|period_l_wr_strobe~1_combout\);

-- Location: LCCOMB_X27_Y17_N0
\timer_0|force_reload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|force_reload~0_combout\ = (\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(4) & \timer_0|period_l_wr_strobe~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \timer_0|period_l_wr_strobe~1_combout\,
	combout => \timer_0|force_reload~0_combout\);

-- Location: FF_X27_Y17_N1
\timer_0|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|force_reload~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|force_reload~q\);

-- Location: LCCOMB_X29_Y17_N26
\timer_0|internal_counter[5]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[5]~27_combout\ = (\timer_0|internal_counter\(5) & (\timer_0|internal_counter[4]~26\ & VCC)) # (!\timer_0|internal_counter\(5) & (!\timer_0|internal_counter[4]~26\))
-- \timer_0|internal_counter[5]~28\ = CARRY((!\timer_0|internal_counter\(5) & !\timer_0|internal_counter[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(5),
	datad => VCC,
	cin => \timer_0|internal_counter[4]~26\,
	combout => \timer_0|internal_counter[5]~27_combout\,
	cout => \timer_0|internal_counter[5]~28\);

-- Location: LCCOMB_X29_Y17_N28
\timer_0|internal_counter[6]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[6]~29_combout\ = (\timer_0|internal_counter\(6) & ((GND) # (!\timer_0|internal_counter[5]~28\))) # (!\timer_0|internal_counter\(6) & (\timer_0|internal_counter[5]~28\ $ (GND)))
-- \timer_0|internal_counter[6]~30\ = CARRY((\timer_0|internal_counter\(6)) # (!\timer_0|internal_counter[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(6),
	datad => VCC,
	cin => \timer_0|internal_counter[5]~28\,
	combout => \timer_0|internal_counter[6]~29_combout\,
	cout => \timer_0|internal_counter[6]~30\);

-- Location: LCCOMB_X27_Y17_N16
\timer_0|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|Equal4~0_combout\ = (!\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & \nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \timer_0|Equal4~0_combout\);

-- Location: LCCOMB_X26_Y14_N30
\timer_0|control_wr_strobe\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|control_wr_strobe~combout\ = (!\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & (\timer_0|Equal4~0_combout\ & (\timer_0|period_l_wr_strobe~0_combout\ & !\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datab => \timer_0|Equal4~0_combout\,
	datac => \timer_0|period_l_wr_strobe~0_combout\,
	datad => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	combout => \timer_0|control_wr_strobe~combout\);

-- Location: LCCOMB_X26_Y25_N0
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X30_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X30_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: FF_X30_Y25_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X28_Y23_N8
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X28_Y23_N18
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X28_Y23_N4
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X28_Y23_N5
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X27_Y22_N6
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: LCCOMB_X28_Y23_N30
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X27_Y22_N7
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X27_Y22_N14
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X27_Y22_N15
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X27_Y22_N4
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X27_Y22_N5
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X27_Y22_N18
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X27_Y22_N19
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X27_Y22_N30
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X27_Y22_N31
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X27_Y22_N20
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X27_Y22_N21
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X27_Y22_N26
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X27_Y22_N27
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X27_Y22_N2
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X27_Y22_N3
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X27_Y26_N6
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X27_Y22_N28
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X27_Y22_N29
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X27_Y22_N12
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X27_Y22_N13
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X27_Y22_N22
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X22_Y17_N24
\jtag_uart_0|fifo_wr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_wr~0_combout\ = (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (\jtag_uart_0|av_waitrequest~4_combout\ & 
-- !\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~4_combout\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X22_Y17_N25
\jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|fifo_wr~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_wr~q\);

-- Location: FF_X26_Y22_N25
\jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|r_val~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X26_Y22_N2
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datab => \jtag_uart_0|r_val~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X26_Y22_N3
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X26_Y22_N28
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|r_val~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X26_Y20_N6
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X26_Y20_N7
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X26_Y20_N8
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X26_Y20_N9
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X26_Y20_N10
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X26_Y20_N11
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X26_Y20_N12
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X26_Y20_N13
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X26_Y20_N14
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X26_Y20_N15
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X26_Y20_N16
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X26_Y20_N17
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X26_Y22_N4
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X26_Y22_N5
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X26_Y22_N6
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X26_Y22_N7
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X26_Y22_N8
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X26_Y22_N9
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X26_Y22_N10
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X26_Y22_N11
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X26_Y22_N12
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X26_Y22_N13
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X26_Y22_N14
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X26_Y22_N15
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X20_Y22_N27
\nios2_qsys_0|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(4));

-- Location: LCCOMB_X15_Y17_N6
\nios2_qsys_0|E_logic_result[0]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[0]~31_combout\ = (\nios2_qsys_0|R_logic_op\(0) & (\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) & !\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|R_logic_op\(0) & (\nios2_qsys_0|R_logic_op\(1) $ 
-- (((!\nios2_qsys_0|E_src2\(0) & !\nios2_qsys_0|E_src1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(0),
	datab => \nios2_qsys_0|E_src1\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[0]~31_combout\);

-- Location: LCCOMB_X15_Y17_N8
\nios2_qsys_0|E_logic_result[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[0]~32_combout\ = (\nios2_qsys_0|E_logic_result[0]~31_combout\) # ((\nios2_qsys_0|Add2~0_combout\ & (\nios2_qsys_0|R_logic_op\(1) & \nios2_qsys_0|R_logic_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[0]~31_combout\,
	datab => \nios2_qsys_0|Add2~0_combout\,
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[0]~32_combout\);

-- Location: LCCOMB_X16_Y20_N24
\nios2_qsys_0|W_alu_result[0]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[0]~13_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[0]~32_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_arith_result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_logic_result[0]~32_combout\,
	datad => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	combout => \nios2_qsys_0|W_alu_result[0]~13_combout\);

-- Location: LCCOMB_X12_Y15_N12
\nios2_qsys_0|Equal2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~9_combout\ = (!\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~9_combout\);

-- Location: LCCOMB_X12_Y15_N26
\nios2_qsys_0|D_ctrl_shift_logical~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_logical~0_combout\ = (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(12) & \nios2_qsys_0|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|Equal2~0_combout\,
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|Equal2~9_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X14_Y15_N12
\nios2_qsys_0|D_ctrl_shift_logical~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_logical~1_combout\ = (!\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & \nios2_qsys_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(16),
	datac => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X14_Y15_N13
\nios2_qsys_0|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_logical~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X14_Y15_N2
\nios2_qsys_0|D_ctrl_rot_right~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_rot_right~0_combout\ = (\nios2_qsys_0|D_iw\(14) & (\nios2_qsys_0|D_ctrl_shift_logical~0_combout\ & !\nios2_qsys_0|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_rot_right~0_combout\);

-- Location: FF_X14_Y15_N3
\nios2_qsys_0|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X15_Y14_N8
\nios2_qsys_0|D_ctrl_shift_rot_right~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ = (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|D_iw\(12) & (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|Equal2~5_combout\,
	combout => \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X15_Y14_N9
\nios2_qsys_0|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X14_Y15_N0
\nios2_qsys_0|E_shift_rot_result_nxt[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[1]~13_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(2)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(0),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(2),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[1]~13_combout\);

-- Location: FF_X20_Y16_N19
\nios2_qsys_0|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|R_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_new_inst~q\);

-- Location: FF_X14_Y15_N1
\nios2_qsys_0|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[1]~13_combout\,
	asdata => \nios2_qsys_0|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(1));

-- Location: LCCOMB_X16_Y14_N26
\nios2_qsys_0|E_shift_rot_result_nxt[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[2]~1_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(3)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(1),
	datab => \nios2_qsys_0|E_shift_rot_result\(3),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[2]~1_combout\);

-- Location: FF_X16_Y14_N27
\nios2_qsys_0|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[2]~1_combout\,
	asdata => \nios2_qsys_0|E_src1\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(2));

-- Location: LCCOMB_X16_Y14_N16
\nios2_qsys_0|E_shift_rot_result_nxt[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[3]~0_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(4))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(4),
	datad => \nios2_qsys_0|E_shift_rot_result\(2),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[3]~0_combout\);

-- Location: FF_X21_Y25_N23
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[8]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: FF_X23_Y19_N3
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X23_Y19_N30
\mm_interconnect_0|rsp_xbar_demux_001|src1_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ = (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: FF_X19_Y22_N17
\nios2_qsys_0|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[24]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(8));

-- Location: LCCOMB_X24_Y15_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X17_Y19_N10
\nios2_qsys_0|R_src2_lo[10]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[10]~13_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(16))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[10]~13_combout\);

-- Location: FF_X17_Y19_N11
\nios2_qsys_0|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[10]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(10));

-- Location: LCCOMB_X21_Y20_N6
\mm_interconnect_0|rsp_xbar_demux|src1_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\);

-- Location: FF_X26_Y16_N11
\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y18_N30
\spi_0|data_to_cpu[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|data_to_cpu[6]~1_combout\ = (\nios2_qsys_0|W_alu_result\(2) & (\nios2_qsys_0|W_alu_result\(3))) # (!\nios2_qsys_0|W_alu_result\(2) & ((\nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \spi_0|data_to_cpu[6]~1_combout\);

-- Location: LCCOMB_X16_Y19_N0
\nios2_qsys_0|d_writedata[25]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[25]~1_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal133~0_combout\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios2_qsys_0|d_writedata[25]~1_combout\);

-- Location: FF_X16_Y19_N1
\nios2_qsys_0|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[25]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(9));

-- Location: LCCOMB_X26_Y16_N30
\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~6_combout\ = (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\ & 
-- (!\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(0) & !\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\,
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~6_combout\);

-- Location: FF_X26_Y16_N31
\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X26_Y16_N4
\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~4_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(0) & (!\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- !\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(1))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~4_combout\);

-- Location: LCCOMB_X26_Y16_N28
\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~5_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- (\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~4_combout\ & !\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~4_combout\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~5_combout\);

-- Location: FF_X26_Y16_N29
\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X26_Y16_N16
\mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\ = ((\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(1)) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(0))) # 
-- (!\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X26_Y16_N24
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\nios2_qsys_0|d_read~q\ & 
-- (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & !\mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \nios2_qsys_0|d_read~q\,
	datac => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X26_Y16_N0
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X26_Y16_N1
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X26_Y16_N6
\spi_0|p1_wr_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_wr_strobe~0_combout\ = (!\spi_0|wr_strobe~q\ & (\nios2_qsys_0|d_write~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & !\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|wr_strobe~q\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter\(1),
	combout => \spi_0|p1_wr_strobe~0_combout\);

-- Location: LCCOMB_X26_Y16_N8
\spi_0|p1_wr_strobe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_wr_strobe~1_combout\ = (\nios2_qsys_0|W_alu_result\(5) & (!\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|addr_router_001|Equal1~2_combout\ & 
-- \spi_0|p1_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(5),
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|addr_router_001|Equal1~2_combout\,
	datad => \spi_0|p1_wr_strobe~0_combout\,
	combout => \spi_0|p1_wr_strobe~1_combout\);

-- Location: FF_X26_Y16_N9
\spi_0|wr_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_wr_strobe~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|wr_strobe~q\);

-- Location: LCCOMB_X27_Y16_N16
\spi_0|endofpacketvalue_wr_strobe\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|endofpacketvalue_wr_strobe~combout\ = (\nios2_qsys_0|W_alu_result\(3) & (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(2) & \spi_0|wr_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \spi_0|wr_strobe~q\,
	combout => \spi_0|endofpacketvalue_wr_strobe~combout\);

-- Location: FF_X24_Y16_N21
\spi_0|endofpacketvalue_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(9));

-- Location: LCCOMB_X26_Y14_N2
\spi_0|p1_rd_strobe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_rd_strobe~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~2_combout\ & (\nios2_qsys_0|W_alu_result\(5) & (!\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \spi_0|p1_rd_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~2_combout\,
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \spi_0|p1_rd_strobe~0_combout\,
	combout => \spi_0|p1_rd_strobe~1_combout\);

-- Location: FF_X26_Y14_N3
\spi_0|rd_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_rd_strobe~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rd_strobe~q\);

-- Location: LCCOMB_X26_Y14_N12
\spi_0|p1_rd_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_rd_strobe~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\nios2_qsys_0|d_read~q\ & !\spi_0|rd_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \spi_0|rd_strobe~q\,
	combout => \spi_0|p1_rd_strobe~0_combout\);

-- Location: LCCOMB_X27_Y17_N14
\timer_0|read_mux_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~0_combout\ = (!\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & !\nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \timer_0|read_mux_out~0_combout\);

-- Location: LCCOMB_X26_Y14_N16
\spi_0|p1_data_rd_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_rd_strobe~0_combout\ = (!\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\spi_0|p1_rd_strobe~0_combout\ & (\timer_0|read_mux_out~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \spi_0|p1_rd_strobe~0_combout\,
	datac => \timer_0|read_mux_out~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \spi_0|p1_data_rd_strobe~0_combout\);

-- Location: FF_X23_Y17_N13
\spi_0|endofpacketvalue_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(1));

-- Location: FF_X23_Y17_N3
\spi_0|endofpacketvalue_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(0));

-- Location: LCCOMB_X23_Y17_N12
\spi_0|EOP~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~5_combout\ = (\nios2_qsys_0|d_writedata\(0) & (\spi_0|endofpacketvalue_reg\(0) & (\nios2_qsys_0|d_writedata\(1) $ (!\spi_0|endofpacketvalue_reg\(1))))) # (!\nios2_qsys_0|d_writedata\(0) & (!\spi_0|endofpacketvalue_reg\(0) & 
-- (\nios2_qsys_0|d_writedata\(1) $ (!\spi_0|endofpacketvalue_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(0),
	datab => \nios2_qsys_0|d_writedata\(1),
	datac => \spi_0|endofpacketvalue_reg\(1),
	datad => \spi_0|endofpacketvalue_reg\(0),
	combout => \spi_0|EOP~5_combout\);

-- Location: FF_X23_Y17_N15
\spi_0|endofpacketvalue_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(4));

-- Location: FF_X23_Y17_N17
\spi_0|endofpacketvalue_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(5));

-- Location: LCCOMB_X23_Y17_N16
\spi_0|EOP~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~7_combout\ = (\nios2_qsys_0|d_writedata\(5) & (\spi_0|endofpacketvalue_reg\(5) & (\spi_0|endofpacketvalue_reg\(4) $ (!\nios2_qsys_0|d_writedata\(4))))) # (!\nios2_qsys_0|d_writedata\(5) & (!\spi_0|endofpacketvalue_reg\(5) & 
-- (\spi_0|endofpacketvalue_reg\(4) $ (!\nios2_qsys_0|d_writedata\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(5),
	datab => \spi_0|endofpacketvalue_reg\(4),
	datac => \spi_0|endofpacketvalue_reg\(5),
	datad => \nios2_qsys_0|d_writedata\(4),
	combout => \spi_0|EOP~7_combout\);

-- Location: FF_X23_Y17_N27
\spi_0|endofpacketvalue_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(3));

-- Location: FF_X23_Y17_N9
\spi_0|endofpacketvalue_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(2));

-- Location: LCCOMB_X23_Y17_N8
\spi_0|EOP~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~6_combout\ = (\spi_0|endofpacketvalue_reg\(3) & (\nios2_qsys_0|d_writedata\(3) & (\nios2_qsys_0|d_writedata\(2) $ (!\spi_0|endofpacketvalue_reg\(2))))) # (!\spi_0|endofpacketvalue_reg\(3) & (!\nios2_qsys_0|d_writedata\(3) & 
-- (\nios2_qsys_0|d_writedata\(2) $ (!\spi_0|endofpacketvalue_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|endofpacketvalue_reg\(3),
	datab => \nios2_qsys_0|d_writedata\(2),
	datac => \spi_0|endofpacketvalue_reg\(2),
	datad => \nios2_qsys_0|d_writedata\(3),
	combout => \spi_0|EOP~6_combout\);

-- Location: FF_X24_Y16_N1
\spi_0|endofpacketvalue_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(7));

-- Location: FF_X24_Y16_N15
\spi_0|endofpacketvalue_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(6));

-- Location: LCCOMB_X24_Y17_N2
\spi_0|EOP~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~8_combout\ = (\nios2_qsys_0|d_writedata\(6) & (\spi_0|endofpacketvalue_reg\(6) & (\spi_0|endofpacketvalue_reg\(7) $ (!\nios2_qsys_0|d_writedata\(7))))) # (!\nios2_qsys_0|d_writedata\(6) & (!\spi_0|endofpacketvalue_reg\(6) & 
-- (\spi_0|endofpacketvalue_reg\(7) $ (!\nios2_qsys_0|d_writedata\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(6),
	datab => \spi_0|endofpacketvalue_reg\(7),
	datac => \nios2_qsys_0|d_writedata\(7),
	datad => \spi_0|endofpacketvalue_reg\(6),
	combout => \spi_0|EOP~8_combout\);

-- Location: LCCOMB_X23_Y17_N0
\spi_0|EOP~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~9_combout\ = (\spi_0|EOP~5_combout\ & (\spi_0|EOP~7_combout\ & (\spi_0|EOP~6_combout\ & \spi_0|EOP~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|EOP~5_combout\,
	datab => \spi_0|EOP~7_combout\,
	datac => \spi_0|EOP~6_combout\,
	datad => \spi_0|EOP~8_combout\,
	combout => \spi_0|EOP~9_combout\);

-- Location: LCCOMB_X26_Y17_N18
\spi_0|tx_holding_reg[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|tx_holding_reg[1]~feeder_combout\ = \nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(1),
	combout => \spi_0|tx_holding_reg[1]~feeder_combout\);

-- Location: LCCOMB_X26_Y16_N18
\spi_0|p1_data_wr_strobe\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_wr_strobe~combout\ = (\spi_0|p1_wr_strobe~0_combout\ & (!\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- \timer_0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_wr_strobe~0_combout\,
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datad => \timer_0|Equal4~0_combout\,
	combout => \spi_0|p1_data_wr_strobe~combout\);

-- Location: FF_X26_Y16_N19
\spi_0|data_wr_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_wr_strobe~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_wr_strobe~q\);

-- Location: LCCOMB_X27_Y15_N14
\spi_0|p1_slowcount[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_slowcount[0]~0_combout\ = (\spi_0|transmitting~q\ & !\spi_0|slowcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|transmitting~q\,
	datac => \spi_0|slowcount\(0),
	combout => \spi_0|p1_slowcount[0]~0_combout\);

-- Location: FF_X27_Y15_N15
\spi_0|slowcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_slowcount[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|slowcount\(0));

-- Location: LCCOMB_X27_Y15_N0
\spi_0|slowcount[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|slowcount[1]~7_combout\ = (\spi_0|slowcount\(1) & (\spi_0|slowcount\(0) $ (VCC))) # (!\spi_0|slowcount\(1) & (\spi_0|slowcount\(0) & VCC))
-- \spi_0|slowcount[1]~8\ = CARRY((\spi_0|slowcount\(1) & \spi_0|slowcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|slowcount\(1),
	datab => \spi_0|slowcount\(0),
	datad => VCC,
	combout => \spi_0|slowcount[1]~7_combout\,
	cout => \spi_0|slowcount[1]~8\);

-- Location: LCCOMB_X27_Y15_N24
\spi_0|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Equal2~0_combout\ = (\spi_0|slowcount\(1) & (!\spi_0|slowcount\(3) & (\spi_0|slowcount\(0) & !\spi_0|slowcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|slowcount\(1),
	datab => \spi_0|slowcount\(3),
	datac => \spi_0|slowcount\(0),
	datad => \spi_0|slowcount\(2),
	combout => \spi_0|Equal2~0_combout\);

-- Location: LCCOMB_X27_Y15_N28
\spi_0|p1_slowcount~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_slowcount~1_combout\ = ((\spi_0|Equal2~1_combout\ & \spi_0|Equal2~0_combout\)) # (!\spi_0|transmitting~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|Equal2~1_combout\,
	datac => \spi_0|transmitting~q\,
	datad => \spi_0|Equal2~0_combout\,
	combout => \spi_0|p1_slowcount~1_combout\);

-- Location: FF_X27_Y15_N1
\spi_0|slowcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|slowcount[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \spi_0|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|slowcount\(1));

-- Location: LCCOMB_X27_Y15_N2
\spi_0|slowcount[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|slowcount[2]~9_combout\ = (\spi_0|slowcount\(2) & (!\spi_0|slowcount[1]~8\)) # (!\spi_0|slowcount\(2) & ((\spi_0|slowcount[1]~8\) # (GND)))
-- \spi_0|slowcount[2]~10\ = CARRY((!\spi_0|slowcount[1]~8\) # (!\spi_0|slowcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|slowcount\(2),
	datad => VCC,
	cin => \spi_0|slowcount[1]~8\,
	combout => \spi_0|slowcount[2]~9_combout\,
	cout => \spi_0|slowcount[2]~10\);

-- Location: FF_X27_Y15_N3
\spi_0|slowcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|slowcount[2]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \spi_0|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|slowcount\(2));

-- Location: LCCOMB_X27_Y15_N4
\spi_0|slowcount[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|slowcount[3]~11_combout\ = (\spi_0|slowcount\(3) & (\spi_0|slowcount[2]~10\ $ (GND))) # (!\spi_0|slowcount\(3) & (!\spi_0|slowcount[2]~10\ & VCC))
-- \spi_0|slowcount[3]~12\ = CARRY((\spi_0|slowcount\(3) & !\spi_0|slowcount[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|slowcount\(3),
	datad => VCC,
	cin => \spi_0|slowcount[2]~10\,
	combout => \spi_0|slowcount[3]~11_combout\,
	cout => \spi_0|slowcount[3]~12\);

-- Location: FF_X27_Y15_N5
\spi_0|slowcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|slowcount[3]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \spi_0|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|slowcount\(3));

-- Location: LCCOMB_X27_Y15_N6
\spi_0|slowcount[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|slowcount[4]~13_combout\ = (\spi_0|slowcount\(4) & (!\spi_0|slowcount[3]~12\)) # (!\spi_0|slowcount\(4) & ((\spi_0|slowcount[3]~12\) # (GND)))
-- \spi_0|slowcount[4]~14\ = CARRY((!\spi_0|slowcount[3]~12\) # (!\spi_0|slowcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|slowcount\(4),
	datad => VCC,
	cin => \spi_0|slowcount[3]~12\,
	combout => \spi_0|slowcount[4]~13_combout\,
	cout => \spi_0|slowcount[4]~14\);

-- Location: FF_X27_Y15_N7
\spi_0|slowcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|slowcount[4]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \spi_0|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|slowcount\(4));

-- Location: LCCOMB_X27_Y15_N8
\spi_0|slowcount[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|slowcount[5]~15_combout\ = (\spi_0|slowcount\(5) & (\spi_0|slowcount[4]~14\ $ (GND))) # (!\spi_0|slowcount\(5) & (!\spi_0|slowcount[4]~14\ & VCC))
-- \spi_0|slowcount[5]~16\ = CARRY((\spi_0|slowcount\(5) & !\spi_0|slowcount[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|slowcount\(5),
	datad => VCC,
	cin => \spi_0|slowcount[4]~14\,
	combout => \spi_0|slowcount[5]~15_combout\,
	cout => \spi_0|slowcount[5]~16\);

-- Location: FF_X27_Y15_N9
\spi_0|slowcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|slowcount[5]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \spi_0|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|slowcount\(5));

-- Location: LCCOMB_X27_Y15_N10
\spi_0|slowcount[6]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|slowcount[6]~17_combout\ = (\spi_0|slowcount\(6) & (!\spi_0|slowcount[5]~16\)) # (!\spi_0|slowcount\(6) & ((\spi_0|slowcount[5]~16\) # (GND)))
-- \spi_0|slowcount[6]~18\ = CARRY((!\spi_0|slowcount[5]~16\) # (!\spi_0|slowcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|slowcount\(6),
	datad => VCC,
	cin => \spi_0|slowcount[5]~16\,
	combout => \spi_0|slowcount[6]~17_combout\,
	cout => \spi_0|slowcount[6]~18\);

-- Location: FF_X27_Y15_N11
\spi_0|slowcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|slowcount[6]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \spi_0|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|slowcount\(6));

-- Location: LCCOMB_X27_Y15_N12
\spi_0|slowcount[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|slowcount[7]~19_combout\ = \spi_0|slowcount[6]~18\ $ (!\spi_0|slowcount\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \spi_0|slowcount\(7),
	cin => \spi_0|slowcount[6]~18\,
	combout => \spi_0|slowcount[7]~19_combout\);

-- Location: FF_X27_Y15_N13
\spi_0|slowcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|slowcount[7]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \spi_0|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|slowcount\(7));

-- Location: LCCOMB_X27_Y15_N18
\spi_0|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Equal2~1_combout\ = (\spi_0|slowcount\(7) & (!\spi_0|slowcount\(4) & (!\spi_0|slowcount\(5) & \spi_0|slowcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|slowcount\(7),
	datab => \spi_0|slowcount\(4),
	datac => \spi_0|slowcount\(5),
	datad => \spi_0|slowcount\(6),
	combout => \spi_0|Equal2~1_combout\);

-- Location: LCCOMB_X27_Y15_N16
\spi_0|Equal2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Equal2~2_combout\ = (\spi_0|Equal2~1_combout\ & \spi_0|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|Equal2~1_combout\,
	datad => \spi_0|Equal2~0_combout\,
	combout => \spi_0|Equal2~2_combout\);

-- Location: LCCOMB_X27_Y14_N16
\spi_0|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Add1~0_combout\ = \spi_0|state\(0) $ (VCC)
-- \spi_0|Add1~1\ = CARRY(\spi_0|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|state\(0),
	datad => VCC,
	combout => \spi_0|Add1~0_combout\,
	cout => \spi_0|Add1~1\);

-- Location: LCCOMB_X27_Y15_N26
\spi_0|always11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|always11~0_combout\ = (\spi_0|Equal2~1_combout\ & (\spi_0|transmitting~q\ & \spi_0|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|Equal2~1_combout\,
	datac => \spi_0|transmitting~q\,
	datad => \spi_0|Equal2~0_combout\,
	combout => \spi_0|always11~0_combout\);

-- Location: FF_X27_Y14_N17
\spi_0|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|Add1~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|state\(0));

-- Location: LCCOMB_X27_Y14_N18
\spi_0|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Add1~2_combout\ = (\spi_0|state\(1) & (!\spi_0|Add1~1\)) # (!\spi_0|state\(1) & ((\spi_0|Add1~1\) # (GND)))
-- \spi_0|Add1~3\ = CARRY((!\spi_0|Add1~1\) # (!\spi_0|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|state\(1),
	datad => VCC,
	cin => \spi_0|Add1~1\,
	combout => \spi_0|Add1~2_combout\,
	cout => \spi_0|Add1~3\);

-- Location: LCCOMB_X27_Y14_N14
\spi_0|Equal9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Equal9~0_combout\ = (!\spi_0|state\(2) & (!\spi_0|state\(3) & !\spi_0|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|state\(2),
	datac => \spi_0|state\(3),
	datad => \spi_0|state\(1),
	combout => \spi_0|Equal9~0_combout\);

-- Location: LCCOMB_X27_Y14_N28
\spi_0|state~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|state~1_combout\ = (\spi_0|Add1~2_combout\ & (((!\spi_0|state\(0)) # (!\spi_0|Equal9~0_combout\)) # (!\spi_0|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|state\(4),
	datab => \spi_0|Add1~2_combout\,
	datac => \spi_0|Equal9~0_combout\,
	datad => \spi_0|state\(0),
	combout => \spi_0|state~1_combout\);

-- Location: FF_X27_Y14_N29
\spi_0|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|state~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|state\(1));

-- Location: LCCOMB_X27_Y14_N20
\spi_0|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Add1~4_combout\ = (\spi_0|state\(2) & (\spi_0|Add1~3\ $ (GND))) # (!\spi_0|state\(2) & (!\spi_0|Add1~3\ & VCC))
-- \spi_0|Add1~5\ = CARRY((\spi_0|state\(2) & !\spi_0|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|state\(2),
	datad => VCC,
	cin => \spi_0|Add1~3\,
	combout => \spi_0|Add1~4_combout\,
	cout => \spi_0|Add1~5\);

-- Location: FF_X27_Y14_N21
\spi_0|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|Add1~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|state\(2));

-- Location: LCCOMB_X27_Y14_N22
\spi_0|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Add1~6_combout\ = (\spi_0|state\(3) & (!\spi_0|Add1~5\)) # (!\spi_0|state\(3) & ((\spi_0|Add1~5\) # (GND)))
-- \spi_0|Add1~7\ = CARRY((!\spi_0|Add1~5\) # (!\spi_0|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|state\(3),
	datad => VCC,
	cin => \spi_0|Add1~5\,
	combout => \spi_0|Add1~6_combout\,
	cout => \spi_0|Add1~7\);

-- Location: FF_X27_Y14_N23
\spi_0|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|Add1~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|state\(3));

-- Location: LCCOMB_X27_Y14_N24
\spi_0|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Add1~8_combout\ = \spi_0|state\(4) $ (!\spi_0|Add1~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|state\(4),
	cin => \spi_0|Add1~7\,
	combout => \spi_0|Add1~8_combout\);

-- Location: LCCOMB_X27_Y14_N26
\spi_0|state~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|state~0_combout\ = (\spi_0|Add1~8_combout\ & (((!\spi_0|state\(0)) # (!\spi_0|state\(4))) # (!\spi_0|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|Add1~8_combout\,
	datab => \spi_0|Equal9~0_combout\,
	datac => \spi_0|state\(4),
	datad => \spi_0|state\(0),
	combout => \spi_0|state~0_combout\);

-- Location: FF_X27_Y14_N27
\spi_0|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|state~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|state\(4));

-- Location: LCCOMB_X27_Y14_N2
\spi_0|Equal9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|Equal9~1_combout\ = ((!\spi_0|state\(0)) # (!\spi_0|Equal9~0_combout\)) # (!\spi_0|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|state\(4),
	datac => \spi_0|Equal9~0_combout\,
	datad => \spi_0|state\(0),
	combout => \spi_0|Equal9~1_combout\);

-- Location: LCCOMB_X27_Y14_N4
\spi_0|transmitting~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|transmitting~4_combout\ = (\spi_0|Equal2~2_combout\ & (\spi_0|Equal9~1_combout\ & ((\spi_0|tx_holding_primed~q\) # (\spi_0|transmitting~q\)))) # (!\spi_0|Equal2~2_combout\ & ((\spi_0|tx_holding_primed~q\) # ((\spi_0|transmitting~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|Equal2~2_combout\,
	datab => \spi_0|tx_holding_primed~q\,
	datac => \spi_0|transmitting~q\,
	datad => \spi_0|Equal9~1_combout\,
	combout => \spi_0|transmitting~4_combout\);

-- Location: FF_X27_Y14_N5
\spi_0|transmitting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|transmitting~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|transmitting~q\);

-- Location: LCCOMB_X27_Y14_N30
\spi_0|tx_holding_primed~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|tx_holding_primed~0_combout\ = (\spi_0|data_wr_strobe~q\) # ((\spi_0|tx_holding_primed~q\ & \spi_0|transmitting~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|data_wr_strobe~q\,
	datac => \spi_0|tx_holding_primed~q\,
	datad => \spi_0|transmitting~q\,
	combout => \spi_0|tx_holding_primed~0_combout\);

-- Location: FF_X27_Y14_N31
\spi_0|tx_holding_primed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|tx_holding_primed~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_primed~q\);

-- Location: LCCOMB_X27_Y14_N12
\spi_0|write_tx_holding\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|write_tx_holding~combout\ = (\spi_0|data_wr_strobe~q\ & ((!\spi_0|transmitting~q\) # (!\spi_0|tx_holding_primed~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|data_wr_strobe~q\,
	datac => \spi_0|tx_holding_primed~q\,
	datad => \spi_0|transmitting~q\,
	combout => \spi_0|write_tx_holding~combout\);

-- Location: FF_X26_Y17_N19
\spi_0|tx_holding_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|tx_holding_reg[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_reg\(1));

-- Location: LCCOMB_X27_Y14_N10
\spi_0|SCLK_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|SCLK_reg~0_combout\ = (\spi_0|transmitting~q\ & ((\spi_0|state\(4)) # ((\spi_0|state\(0)) # (!\spi_0|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|state\(4),
	datab => \spi_0|state\(0),
	datac => \spi_0|Equal9~0_combout\,
	datad => \spi_0|transmitting~q\,
	combout => \spi_0|SCLK_reg~0_combout\);

-- Location: LCCOMB_X27_Y14_N0
\spi_0|SCLK_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|SCLK_reg~1_combout\ = (\spi_0|Equal2~2_combout\ & (\spi_0|Equal9~1_combout\ & (\spi_0|SCLK_reg~q\ $ (\spi_0|SCLK_reg~0_combout\)))) # (!\spi_0|Equal2~2_combout\ & (((\spi_0|SCLK_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|Equal2~2_combout\,
	datab => \spi_0|Equal9~1_combout\,
	datac => \spi_0|SCLK_reg~q\,
	datad => \spi_0|SCLK_reg~0_combout\,
	combout => \spi_0|SCLK_reg~1_combout\);

-- Location: FF_X27_Y14_N1
\spi_0|SCLK_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|SCLK_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|SCLK_reg~q\);

-- Location: LCCOMB_X27_Y15_N20
\spi_0|shift_reg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg[0]~0_combout\ = ((!\spi_0|Equal2~0_combout\) # (!\spi_0|Equal2~1_combout\)) # (!\spi_0|SCLK_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|SCLK_reg~q\,
	datac => \spi_0|Equal2~1_combout\,
	datad => \spi_0|Equal2~0_combout\,
	combout => \spi_0|shift_reg[0]~0_combout\);

-- Location: IOIBUF_X28_Y0_N15
\spi_0_MISO~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_spi_0_MISO,
	o => \spi_0_MISO~input_o\);

-- Location: LCCOMB_X27_Y14_N6
\spi_0|MISO_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|MISO_reg~0_combout\ = (\spi_0|Equal2~2_combout\ & ((\spi_0|SCLK_reg~q\ & (\spi_0|MISO_reg~q\)) # (!\spi_0|SCLK_reg~q\ & ((\spi_0_MISO~input_o\))))) # (!\spi_0|Equal2~2_combout\ & (((\spi_0|MISO_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|Equal2~2_combout\,
	datab => \spi_0|SCLK_reg~q\,
	datac => \spi_0|MISO_reg~q\,
	datad => \spi_0_MISO~input_o\,
	combout => \spi_0|MISO_reg~0_combout\);

-- Location: FF_X27_Y14_N7
\spi_0|MISO_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|MISO_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|MISO_reg~q\);

-- Location: LCCOMB_X26_Y17_N14
\spi_0|tx_holding_reg[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|tx_holding_reg[0]~feeder_combout\ = \nios2_qsys_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(0),
	combout => \spi_0|tx_holding_reg[0]~feeder_combout\);

-- Location: FF_X26_Y17_N15
\spi_0|tx_holding_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|tx_holding_reg[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_reg\(0));

-- Location: LCCOMB_X26_Y17_N20
\spi_0|shift_reg~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg~9_combout\ = (\spi_0|shift_reg[0]~0_combout\ & ((\spi_0|tx_holding_reg\(0)))) # (!\spi_0|shift_reg[0]~0_combout\ & (\spi_0|MISO_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|MISO_reg~q\,
	datac => \spi_0|shift_reg[0]~0_combout\,
	datad => \spi_0|tx_holding_reg\(0),
	combout => \spi_0|shift_reg~9_combout\);

-- Location: LCCOMB_X27_Y14_N8
\spi_0|write_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|write_shift_reg~0_combout\ = (\spi_0|tx_holding_primed~q\ & !\spi_0|transmitting~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi_0|tx_holding_primed~q\,
	datad => \spi_0|transmitting~q\,
	combout => \spi_0|write_shift_reg~0_combout\);

-- Location: LCCOMB_X27_Y15_N30
\spi_0|shift_reg[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg[0]~2_combout\ = (\spi_0|write_shift_reg~0_combout\) # ((\spi_0|SCLK_reg~q\ & (\spi_0|Equal2~1_combout\ & \spi_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|write_shift_reg~0_combout\,
	datab => \spi_0|SCLK_reg~q\,
	datac => \spi_0|Equal2~1_combout\,
	datad => \spi_0|Equal2~0_combout\,
	combout => \spi_0|shift_reg[0]~2_combout\);

-- Location: FF_X26_Y17_N21
\spi_0|shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|shift_reg~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|shift_reg\(0));

-- Location: LCCOMB_X26_Y17_N24
\spi_0|shift_reg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg~8_combout\ = (\spi_0|shift_reg[0]~0_combout\ & (\spi_0|tx_holding_reg\(1))) # (!\spi_0|shift_reg[0]~0_combout\ & ((\spi_0|shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|tx_holding_reg\(1),
	datac => \spi_0|shift_reg[0]~0_combout\,
	datad => \spi_0|shift_reg\(0),
	combout => \spi_0|shift_reg~8_combout\);

-- Location: FF_X26_Y17_N25
\spi_0|shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|shift_reg~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|shift_reg\(1));

-- Location: LCCOMB_X23_Y17_N22
\spi_0|rx_holding_reg[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|rx_holding_reg[1]~feeder_combout\ = \spi_0|shift_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi_0|shift_reg\(1),
	combout => \spi_0|rx_holding_reg[1]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N22
\spi_0|transmitting~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|transmitting~5_combout\ = (\spi_0|Equal2~1_combout\ & (!\spi_0|Equal9~1_combout\ & \spi_0|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|Equal2~1_combout\,
	datac => \spi_0|Equal9~1_combout\,
	datad => \spi_0|Equal2~0_combout\,
	combout => \spi_0|transmitting~5_combout\);

-- Location: FF_X23_Y17_N23
\spi_0|rx_holding_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|rx_holding_reg[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rx_holding_reg\(1));

-- Location: FF_X23_Y17_N25
\spi_0|rx_holding_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|shift_reg\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rx_holding_reg\(0));

-- Location: LCCOMB_X23_Y17_N24
\spi_0|EOP~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~0_combout\ = (\spi_0|rx_holding_reg\(1) & (\spi_0|endofpacketvalue_reg\(1) & (\spi_0|rx_holding_reg\(0) $ (!\spi_0|endofpacketvalue_reg\(0))))) # (!\spi_0|rx_holding_reg\(1) & (!\spi_0|endofpacketvalue_reg\(1) & (\spi_0|rx_holding_reg\(0) $ 
-- (!\spi_0|endofpacketvalue_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|rx_holding_reg\(1),
	datab => \spi_0|endofpacketvalue_reg\(1),
	datac => \spi_0|rx_holding_reg\(0),
	datad => \spi_0|endofpacketvalue_reg\(0),
	combout => \spi_0|EOP~0_combout\);

-- Location: FF_X26_Y17_N31
\spi_0|tx_holding_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_reg\(4));

-- Location: LCCOMB_X26_Y17_N10
\spi_0|tx_holding_reg[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|tx_holding_reg[3]~feeder_combout\ = \nios2_qsys_0|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(3),
	combout => \spi_0|tx_holding_reg[3]~feeder_combout\);

-- Location: FF_X26_Y17_N11
\spi_0|tx_holding_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|tx_holding_reg[3]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_reg\(3));

-- Location: LCCOMB_X26_Y17_N6
\spi_0|tx_holding_reg[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|tx_holding_reg[2]~feeder_combout\ = \nios2_qsys_0|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(2),
	combout => \spi_0|tx_holding_reg[2]~feeder_combout\);

-- Location: FF_X26_Y17_N7
\spi_0|tx_holding_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|tx_holding_reg[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_reg\(2));

-- Location: LCCOMB_X26_Y17_N28
\spi_0|shift_reg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg~7_combout\ = (\spi_0|shift_reg[0]~0_combout\ & (\spi_0|tx_holding_reg\(2))) # (!\spi_0|shift_reg[0]~0_combout\ & ((\spi_0|shift_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|tx_holding_reg\(2),
	datab => \spi_0|shift_reg\(1),
	datac => \spi_0|shift_reg[0]~0_combout\,
	combout => \spi_0|shift_reg~7_combout\);

-- Location: FF_X26_Y17_N29
\spi_0|shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|shift_reg~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|shift_reg\(2));

-- Location: LCCOMB_X26_Y17_N16
\spi_0|shift_reg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg~6_combout\ = (\spi_0|shift_reg[0]~0_combout\ & (\spi_0|tx_holding_reg\(3))) # (!\spi_0|shift_reg[0]~0_combout\ & ((\spi_0|shift_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|tx_holding_reg\(3),
	datab => \spi_0|shift_reg\(2),
	datac => \spi_0|shift_reg[0]~0_combout\,
	combout => \spi_0|shift_reg~6_combout\);

-- Location: FF_X26_Y17_N17
\spi_0|shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|shift_reg~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|shift_reg\(3));

-- Location: LCCOMB_X26_Y17_N12
\spi_0|shift_reg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg~5_combout\ = (\spi_0|shift_reg[0]~0_combout\ & (\spi_0|tx_holding_reg\(4))) # (!\spi_0|shift_reg[0]~0_combout\ & ((\spi_0|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|tx_holding_reg\(4),
	datab => \spi_0|shift_reg\(3),
	datac => \spi_0|shift_reg[0]~0_combout\,
	combout => \spi_0|shift_reg~5_combout\);

-- Location: FF_X26_Y17_N13
\spi_0|shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|shift_reg~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|shift_reg\(4));

-- Location: FF_X23_Y17_N21
\spi_0|rx_holding_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|shift_reg\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rx_holding_reg\(4));

-- Location: LCCOMB_X26_Y17_N26
\spi_0|tx_holding_reg[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|tx_holding_reg[5]~feeder_combout\ = \nios2_qsys_0|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(5),
	combout => \spi_0|tx_holding_reg[5]~feeder_combout\);

-- Location: FF_X26_Y17_N27
\spi_0|tx_holding_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|tx_holding_reg[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_reg\(5));

-- Location: LCCOMB_X26_Y17_N8
\spi_0|shift_reg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg~4_combout\ = (\spi_0|shift_reg[0]~0_combout\ & ((\spi_0|tx_holding_reg\(5)))) # (!\spi_0|shift_reg[0]~0_combout\ & (\spi_0|shift_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|shift_reg\(4),
	datab => \spi_0|shift_reg[0]~0_combout\,
	datac => \spi_0|tx_holding_reg\(5),
	combout => \spi_0|shift_reg~4_combout\);

-- Location: FF_X26_Y17_N9
\spi_0|shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|shift_reg~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|shift_reg\(5));

-- Location: FF_X23_Y17_N11
\spi_0|rx_holding_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|shift_reg\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rx_holding_reg\(5));

-- Location: LCCOMB_X23_Y17_N20
\spi_0|EOP~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~2_combout\ = (\spi_0|endofpacketvalue_reg\(5) & (\spi_0|rx_holding_reg\(5) & (\spi_0|endofpacketvalue_reg\(4) $ (!\spi_0|rx_holding_reg\(4))))) # (!\spi_0|endofpacketvalue_reg\(5) & (!\spi_0|rx_holding_reg\(5) & (\spi_0|endofpacketvalue_reg\(4) 
-- $ (!\spi_0|rx_holding_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|endofpacketvalue_reg\(5),
	datab => \spi_0|endofpacketvalue_reg\(4),
	datac => \spi_0|rx_holding_reg\(4),
	datad => \spi_0|rx_holding_reg\(5),
	combout => \spi_0|EOP~2_combout\);

-- Location: FF_X24_Y17_N9
\spi_0|rx_holding_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|shift_reg\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rx_holding_reg\(6));

-- Location: FF_X24_Y17_N21
\spi_0|rx_holding_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|shift_reg\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rx_holding_reg\(7));

-- Location: LCCOMB_X24_Y17_N8
\spi_0|EOP~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~3_combout\ = (\spi_0|endofpacketvalue_reg\(6) & (\spi_0|rx_holding_reg\(6) & (\spi_0|endofpacketvalue_reg\(7) $ (!\spi_0|rx_holding_reg\(7))))) # (!\spi_0|endofpacketvalue_reg\(6) & (!\spi_0|rx_holding_reg\(6) & (\spi_0|endofpacketvalue_reg\(7) 
-- $ (!\spi_0|rx_holding_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|endofpacketvalue_reg\(6),
	datab => \spi_0|endofpacketvalue_reg\(7),
	datac => \spi_0|rx_holding_reg\(6),
	datad => \spi_0|rx_holding_reg\(7),
	combout => \spi_0|EOP~3_combout\);

-- Location: LCCOMB_X24_Y17_N22
\spi_0|rx_holding_reg[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|rx_holding_reg[2]~feeder_combout\ = \spi_0|shift_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi_0|shift_reg\(2),
	combout => \spi_0|rx_holding_reg[2]~feeder_combout\);

-- Location: FF_X24_Y17_N23
\spi_0|rx_holding_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|rx_holding_reg[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rx_holding_reg\(2));

-- Location: FF_X23_Y17_N29
\spi_0|rx_holding_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|shift_reg\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|rx_holding_reg\(3));

-- Location: LCCOMB_X23_Y17_N28
\spi_0|EOP~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~1_combout\ = (\spi_0|endofpacketvalue_reg\(3) & (\spi_0|rx_holding_reg\(3) & (\spi_0|rx_holding_reg\(2) $ (!\spi_0|endofpacketvalue_reg\(2))))) # (!\spi_0|endofpacketvalue_reg\(3) & (!\spi_0|rx_holding_reg\(3) & (\spi_0|rx_holding_reg\(2) $ 
-- (!\spi_0|endofpacketvalue_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|endofpacketvalue_reg\(3),
	datab => \spi_0|rx_holding_reg\(2),
	datac => \spi_0|rx_holding_reg\(3),
	datad => \spi_0|endofpacketvalue_reg\(2),
	combout => \spi_0|EOP~1_combout\);

-- Location: LCCOMB_X23_Y17_N30
\spi_0|EOP~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~4_combout\ = (\spi_0|EOP~0_combout\ & (\spi_0|EOP~2_combout\ & (\spi_0|EOP~3_combout\ & \spi_0|EOP~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|EOP~0_combout\,
	datab => \spi_0|EOP~2_combout\,
	datac => \spi_0|EOP~3_combout\,
	datad => \spi_0|EOP~1_combout\,
	combout => \spi_0|EOP~4_combout\);

-- Location: LCCOMB_X23_Y17_N18
\spi_0|EOP~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~10_combout\ = (\spi_0|p1_data_rd_strobe~0_combout\ & ((\spi_0|EOP~4_combout\) # ((\spi_0|EOP~9_combout\ & \spi_0|p1_data_wr_strobe~combout\)))) # (!\spi_0|p1_data_rd_strobe~0_combout\ & (\spi_0|EOP~9_combout\ & 
-- ((\spi_0|p1_data_wr_strobe~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_rd_strobe~0_combout\,
	datab => \spi_0|EOP~9_combout\,
	datac => \spi_0|EOP~4_combout\,
	datad => \spi_0|p1_data_wr_strobe~combout\,
	combout => \spi_0|EOP~10_combout\);

-- Location: LCCOMB_X27_Y16_N22
\spi_0|status_wr_strobe\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|status_wr_strobe~combout\ = (\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(2) & \spi_0|wr_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \spi_0|wr_strobe~q\,
	combout => \spi_0|status_wr_strobe~combout\);

-- Location: FF_X24_Y16_N31
\spi_0|endofpacketvalue_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(8));

-- Location: FF_X24_Y16_N27
\spi_0|endofpacketvalue_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(11));

-- Location: FF_X19_Y22_N9
\nios2_qsys_0|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[26]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(10));

-- Location: LCCOMB_X24_Y16_N2
\spi_0|endofpacketvalue_reg[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|endofpacketvalue_reg[10]~feeder_combout\ = \nios2_qsys_0|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(10),
	combout => \spi_0|endofpacketvalue_reg[10]~feeder_combout\);

-- Location: FF_X24_Y16_N3
\spi_0|endofpacketvalue_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|endofpacketvalue_reg[10]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(10));

-- Location: LCCOMB_X24_Y16_N26
\spi_0|EOP~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~12_combout\ = (!\spi_0|endofpacketvalue_reg\(8) & (!\spi_0|endofpacketvalue_reg\(9) & (!\spi_0|endofpacketvalue_reg\(11) & !\spi_0|endofpacketvalue_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|endofpacketvalue_reg\(8),
	datab => \spi_0|endofpacketvalue_reg\(9),
	datac => \spi_0|endofpacketvalue_reg\(11),
	datad => \spi_0|endofpacketvalue_reg\(10),
	combout => \spi_0|EOP~12_combout\);

-- Location: LCCOMB_X29_Y17_N30
\timer_0|internal_counter[7]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[7]~31_combout\ = (\timer_0|internal_counter\(7) & (\timer_0|internal_counter[6]~30\ $ (GND))) # (!\timer_0|internal_counter\(7) & (!\timer_0|internal_counter[6]~30\ & VCC))
-- \timer_0|internal_counter[7]~32\ = CARRY((\timer_0|internal_counter\(7) & !\timer_0|internal_counter[6]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(7),
	datad => VCC,
	cin => \timer_0|internal_counter[6]~30\,
	combout => \timer_0|internal_counter[7]~31_combout\,
	cout => \timer_0|internal_counter[7]~32\);

-- Location: LCCOMB_X29_Y16_N0
\timer_0|internal_counter[8]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[8]~33_combout\ = (\timer_0|internal_counter\(8) & ((GND) # (!\timer_0|internal_counter[7]~32\))) # (!\timer_0|internal_counter\(8) & (\timer_0|internal_counter[7]~32\ $ (GND)))
-- \timer_0|internal_counter[8]~34\ = CARRY((\timer_0|internal_counter\(8)) # (!\timer_0|internal_counter[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(8),
	datad => VCC,
	cin => \timer_0|internal_counter[7]~32\,
	combout => \timer_0|internal_counter[8]~33_combout\,
	cout => \timer_0|internal_counter[8]~34\);

-- Location: FF_X29_Y16_N1
\timer_0|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[8]~33_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(8));

-- Location: LCCOMB_X29_Y16_N2
\timer_0|internal_counter[9]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[9]~35_combout\ = (\timer_0|internal_counter\(9) & (\timer_0|internal_counter[8]~34\ $ (GND))) # (!\timer_0|internal_counter\(9) & (!\timer_0|internal_counter[8]~34\ & VCC))
-- \timer_0|internal_counter[9]~36\ = CARRY((\timer_0|internal_counter\(9) & !\timer_0|internal_counter[8]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(9),
	datad => VCC,
	cin => \timer_0|internal_counter[8]~34\,
	combout => \timer_0|internal_counter[9]~35_combout\,
	cout => \timer_0|internal_counter[9]~36\);

-- Location: FF_X29_Y16_N3
\timer_0|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[9]~35_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(9));

-- Location: LCCOMB_X29_Y16_N4
\timer_0|internal_counter[10]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[10]~37_combout\ = (\timer_0|internal_counter\(10) & (!\timer_0|internal_counter[9]~36\)) # (!\timer_0|internal_counter\(10) & ((\timer_0|internal_counter[9]~36\) # (GND)))
-- \timer_0|internal_counter[10]~38\ = CARRY((!\timer_0|internal_counter[9]~36\) # (!\timer_0|internal_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(10),
	datad => VCC,
	cin => \timer_0|internal_counter[9]~36\,
	combout => \timer_0|internal_counter[10]~37_combout\,
	cout => \timer_0|internal_counter[10]~38\);

-- Location: FF_X29_Y16_N5
\timer_0|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[10]~37_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(10));

-- Location: LCCOMB_X28_Y17_N2
\timer_0|counter_snapshot[10]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[10]~1_combout\ = !\timer_0|internal_counter\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \timer_0|internal_counter\(10),
	combout => \timer_0|counter_snapshot[10]~1_combout\);

-- Location: LCCOMB_X27_Y17_N6
\timer_0|snap_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|snap_strobe~0_combout\ = (!\nios2_qsys_0|W_alu_result\(3) & (\nios2_qsys_0|W_alu_result\(4) & \timer_0|period_l_wr_strobe~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \timer_0|period_l_wr_strobe~1_combout\,
	combout => \timer_0|snap_strobe~0_combout\);

-- Location: FF_X28_Y17_N3
\timer_0|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[10]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(10));

-- Location: LCCOMB_X28_Y17_N8
\timer_0|read_mux_out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~1_combout\ = (!\nios2_qsys_0|W_alu_result\(2) & (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & \timer_0|counter_snapshot\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \timer_0|counter_snapshot\(10),
	combout => \timer_0|read_mux_out~1_combout\);

-- Location: FF_X28_Y17_N9
\timer_0|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(10));

-- Location: FF_X28_Y17_N27
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X27_Y16_N20
\spi_0|slaveselect_wr_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|slaveselect_wr_strobe~0_combout\ = (!\nios2_qsys_0|W_alu_result\(3) & (\nios2_qsys_0|W_alu_result\(4) & (\nios2_qsys_0|W_alu_result\(2) & \spi_0|wr_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \spi_0|wr_strobe~q\,
	combout => \spi_0|slaveselect_wr_strobe~0_combout\);

-- Location: FF_X27_Y16_N5
\spi_0|spi_slave_select_holding_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(10));

-- Location: LCCOMB_X27_Y16_N14
\spi_0|control_wr_strobe\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|control_wr_strobe~combout\ = (\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(4) & (\nios2_qsys_0|W_alu_result\(2) & \spi_0|wr_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \spi_0|wr_strobe~q\,
	combout => \spi_0|control_wr_strobe~combout\);

-- Location: FF_X27_Y18_N1
\spi_0|SSO_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|SSO_reg~q\);

-- Location: LCCOMB_X27_Y16_N8
\spi_0|always6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|always6~0_combout\ = (\spi_0|write_shift_reg~0_combout\) # ((\nios2_qsys_0|d_writedata\(10) & (\spi_0|control_wr_strobe~combout\ & !\spi_0|SSO_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|write_shift_reg~0_combout\,
	datab => \nios2_qsys_0|d_writedata\(10),
	datac => \spi_0|control_wr_strobe~combout\,
	datad => \spi_0|SSO_reg~q\,
	combout => \spi_0|always6~0_combout\);

-- Location: FF_X27_Y16_N25
\spi_0|spi_slave_select_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(10));

-- Location: LCCOMB_X27_Y16_N24
\spi_0|p1_data_to_cpu[10]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[10]~3_combout\ = (\nios2_qsys_0|W_alu_result\(4) & ((\spi_0|spi_slave_select_reg\(10)) # (\nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datac => \spi_0|spi_slave_select_reg\(10),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \spi_0|p1_data_to_cpu[10]~3_combout\);

-- Location: LCCOMB_X27_Y18_N0
\spi_0|p1_data_to_cpu[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[10]~2_combout\ = (\nios2_qsys_0|W_alu_result\(2) & ((\nios2_qsys_0|W_alu_result\(4)) # (\spi_0|SSO_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datac => \spi_0|SSO_reg~q\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \spi_0|p1_data_to_cpu[10]~2_combout\);

-- Location: LCCOMB_X24_Y16_N24
\spi_0|p1_data_to_cpu[10]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[10]~4_combout\ = (\spi_0|p1_data_to_cpu[10]~2_combout\ & (\nios2_qsys_0|W_alu_result\(3) $ (((\spi_0|p1_data_to_cpu[10]~3_combout\))))) # (!\spi_0|p1_data_to_cpu[10]~2_combout\ & (\nios2_qsys_0|W_alu_result\(3) & 
-- (\spi_0|endofpacketvalue_reg\(10) & \spi_0|p1_data_to_cpu[10]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \spi_0|endofpacketvalue_reg\(10),
	datac => \spi_0|p1_data_to_cpu[10]~3_combout\,
	datad => \spi_0|p1_data_to_cpu[10]~2_combout\,
	combout => \spi_0|p1_data_to_cpu[10]~4_combout\);

-- Location: FF_X24_Y16_N25
\spi_0|data_to_cpu[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[10]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(10));

-- Location: FF_X28_Y17_N5
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X28_Y17_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\ = (\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10) & ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(10) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10) & 
-- (((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(10) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X21_Y22_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(6),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X21_Y22_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(6));

-- Location: LCCOMB_X19_Y20_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X19_Y20_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(7));

-- Location: LCCOMB_X19_Y20_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~13_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(7))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(7),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~13_combout\);

-- Location: LCCOMB_X21_Y22_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCCOMB_X24_Y22_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~q\) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X24_Y22_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X24_Y21_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X24_Y22_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\)) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8_combout\);

-- Location: LCCOMB_X24_Y26_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: FF_X22_Y23_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X24_Y23_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X24_Y23_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X23_Y23_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X23_Y23_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(10))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X28_Y23_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\);

-- Location: FF_X23_Y23_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X22_Y23_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X22_Y23_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X24_Y23_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X24_Y23_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X24_Y22_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(9),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X24_Y22_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(9));

-- Location: LCCOMB_X24_Y22_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~12_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(9))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(9),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~12_combout\);

-- Location: LCCOMB_X21_Y24_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X21_Y24_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(10));

-- Location: LCCOMB_X24_Y24_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[10]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[10]~4_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[10]~4_combout\);

-- Location: LCCOMB_X24_Y22_N16
\mm_interconnect_0|cmd_xbar_mux|src_payload~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X24_Y22_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(12));

-- Location: LCCOMB_X24_Y22_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~7_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(12))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(12),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~7_combout\);

-- Location: LCCOMB_X17_Y21_N2
\mm_interconnect_0|cmd_xbar_mux|src_payload~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ = (\nios2_qsys_0|d_writedata\(13) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(13),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X17_Y21_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(13));

-- Location: LCCOMB_X23_Y22_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X23_Y22_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X19_Y20_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCCOMB_X24_Y21_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\ = 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\);

-- Location: FF_X19_Y20_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X24_Y26_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~83_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~83_combout\);

-- Location: FF_X24_Y26_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~83_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X27_Y23_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: FF_X16_Y21_N21
\nios2_qsys_0|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[30]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(14));

-- Location: LCCOMB_X24_Y22_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ = (\nios2_qsys_0|d_writedata\(14) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(14),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X24_Y22_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(14));

-- Location: LCCOMB_X24_Y22_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~9_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(14))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(14),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~9_combout\);

-- Location: LCCOMB_X29_Y16_N6
\timer_0|internal_counter[11]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[11]~39_combout\ = (\timer_0|internal_counter\(11) & (\timer_0|internal_counter[10]~38\ & VCC)) # (!\timer_0|internal_counter\(11) & (!\timer_0|internal_counter[10]~38\))
-- \timer_0|internal_counter[11]~40\ = CARRY((!\timer_0|internal_counter\(11) & !\timer_0|internal_counter[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(11),
	datad => VCC,
	cin => \timer_0|internal_counter[10]~38\,
	combout => \timer_0|internal_counter[11]~39_combout\,
	cout => \timer_0|internal_counter[11]~40\);

-- Location: FF_X29_Y16_N7
\timer_0|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[11]~39_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(11));

-- Location: FF_X28_Y17_N19
\timer_0|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|internal_counter\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(11));

-- Location: LCCOMB_X28_Y17_N24
\timer_0|read_mux_out~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~16_combout\ = (!\nios2_qsys_0|W_alu_result\(2) & (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & \timer_0|counter_snapshot\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \timer_0|counter_snapshot\(11),
	combout => \timer_0|read_mux_out~16_combout\);

-- Location: FF_X28_Y17_N25
\timer_0|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(11));

-- Location: LCCOMB_X28_Y17_N14
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]~feeder_combout\ = \timer_0|readdata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|readdata\(11),
	combout => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: FF_X28_Y17_N15
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X23_Y16_N10
\spi_0|spi_slave_select_holding_reg[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[11]~feeder_combout\ = \nios2_qsys_0|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(11),
	combout => \spi_0|spi_slave_select_holding_reg[11]~feeder_combout\);

-- Location: FF_X23_Y16_N11
\spi_0|spi_slave_select_holding_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[11]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(11));

-- Location: LCCOMB_X23_Y16_N30
\spi_0|spi_slave_select_reg[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_reg[11]~feeder_combout\ = \spi_0|spi_slave_select_holding_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi_0|spi_slave_select_holding_reg\(11),
	combout => \spi_0|spi_slave_select_reg[11]~feeder_combout\);

-- Location: FF_X23_Y16_N31
\spi_0|spi_slave_select_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_reg[11]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(11));

-- Location: LCCOMB_X27_Y16_N12
\spi_0|data_to_cpu[14]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|data_to_cpu[14]~2_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (\nios2_qsys_0|W_alu_result\(2) $ (\nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \spi_0|data_to_cpu[14]~2_combout\);

-- Location: LCCOMB_X24_Y16_N22
\spi_0|p1_data_to_cpu[11]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[11]~33_combout\ = (\spi_0|data_to_cpu[14]~2_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|spi_slave_select_reg\(11)))) # (!\nios2_qsys_0|W_alu_result\(2) & (\spi_0|endofpacketvalue_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|endofpacketvalue_reg\(11),
	datab => \spi_0|spi_slave_select_reg\(11),
	datac => \spi_0|data_to_cpu[14]~2_combout\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \spi_0|p1_data_to_cpu[11]~33_combout\);

-- Location: FF_X24_Y16_N23
\spi_0|data_to_cpu[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[11]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(11));

-- Location: FF_X23_Y18_N9
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X23_Y18_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\ = (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11)) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(11) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(11) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\);

-- Location: LCCOMB_X26_Y21_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~12_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~12_combout\);

-- Location: FF_X26_Y21_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(11));

-- Location: FF_X23_Y18_N1
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X23_Y18_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\);

-- Location: LCCOMB_X23_Y18_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\);

-- Location: LCCOMB_X16_Y20_N30
\nios2_qsys_0|av_ld_align_cycle_nxt[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\ = (!\nios2_qsys_0|av_ld_align_cycle\(0) & ((!\nios2_qsys_0|av_ld_getting_data~6_combout\) # (!\nios2_qsys_0|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datac => \nios2_qsys_0|av_ld_align_cycle\(0),
	datad => \nios2_qsys_0|av_ld_getting_data~6_combout\,
	combout => \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X16_Y20_N31
\nios2_qsys_0|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_align_cycle\(0));

-- Location: LCCOMB_X16_Y20_N18
\nios2_qsys_0|av_ld_align_cycle_nxt[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\ = (\nios2_qsys_0|d_read~q\ & (!\nios2_qsys_0|av_ld_getting_data~6_combout\ & (\nios2_qsys_0|av_ld_align_cycle\(0) $ (\nios2_qsys_0|av_ld_align_cycle\(1))))) # (!\nios2_qsys_0|d_read~q\ & 
-- (\nios2_qsys_0|av_ld_align_cycle\(0) $ ((\nios2_qsys_0|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_align_cycle\(0),
	datab => \nios2_qsys_0|d_read~q\,
	datac => \nios2_qsys_0|av_ld_align_cycle\(1),
	datad => \nios2_qsys_0|av_ld_getting_data~6_combout\,
	combout => \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X16_Y20_N19
\nios2_qsys_0|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_align_cycle\(1));

-- Location: LCCOMB_X16_Y20_N16
\nios2_qsys_0|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal1~0_combout\ = (\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|Equal1~0_combout\);

-- Location: LCCOMB_X16_Y20_N4
\nios2_qsys_0|av_ld_aligning_data_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_align_cycle\(0) $ (!\nios2_qsys_0|Equal1~0_combout\)) # (!\nios2_qsys_0|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_align_cycle\(1),
	datac => \nios2_qsys_0|av_ld_align_cycle\(0),
	datad => \nios2_qsys_0|Equal1~0_combout\,
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X22_Y16_N12
\mm_interconnect_0|addr_router_001|Equal7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal7~1_combout\ = (\nios2_qsys_0|W_alu_result\(7) & (\nios2_qsys_0|W_alu_result\(4) & !\nios2_qsys_0|W_alu_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(7),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|W_alu_result\(6),
	combout => \mm_interconnect_0|addr_router_001|Equal7~1_combout\);

-- Location: LCCOMB_X22_Y16_N22
\mm_interconnect_0|addr_router_001|Equal7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal7~2_combout\ = (\mm_interconnect_0|addr_router_001|Equal7~1_combout\ & (!\nios2_qsys_0|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal7~1_combout\,
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal7~2_combout\);

-- Location: LCCOMB_X24_Y14_N12
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\nios2_qsys_0|d_read~q\ & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X24_Y19_N20
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # ((!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	combout => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X24_Y19_N21
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X24_Y19_N30
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\) # 
-- (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X24_Y19_N31
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X21_Y17_N16
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & 
-- (!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \nios2_qsys_0|d_write~q\,
	combout => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X21_Y17_N10
\pio_0|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|always0~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal7~0_combout\ & (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(5) & \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal7~0_combout\,
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(5),
	datad => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \pio_0|always0~0_combout\);

-- Location: LCCOMB_X21_Y17_N28
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal7~2_combout\ & (!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal7~2_combout\,
	datac => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\,
	combout => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X21_Y17_N30
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\ = (!\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- ((\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1)) # (!\pio_0|always0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_0|always0~0_combout\,
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X21_Y17_N31
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X21_Y17_N20
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0_combout\ & ((\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & 
-- (!\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & \pio_0|always0~0_combout\)) # (!\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datad => \pio_0|always0~0_combout\,
	combout => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X21_Y17_N21
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X21_Y17_N26
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\mm_interconnect_0|addr_router_001|Equal7~2_combout\ & (!\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & 
-- (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal7~2_combout\,
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X23_Y14_N18
\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\ = (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & 
-- (!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X23_Y14_N19
\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X24_Y19_N14
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ = (\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)) # ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X22_Y14_N14
\mm_interconnect_0|addr_router_001|always1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~2_combout\ = (!\nios2_qsys_0|W_alu_result\(7) & (\nios2_qsys_0|W_alu_result\(6) & (\nios2_qsys_0|W_alu_result\(4) & !\nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|W_alu_result\(6),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|always1~2_combout\);

-- Location: LCCOMB_X22_Y14_N16
\mm_interconnect_0|addr_router_001|always1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~3_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (\mm_interconnect_0|addr_router_001|always1~2_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datac => \mm_interconnect_0|addr_router_001|always1~2_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|always1~3_combout\);

-- Location: LCCOMB_X22_Y14_N28
\mm_interconnect_0|addr_router_001|Equal5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal5~2_combout\ = (!\nios2_qsys_0|W_alu_result\(7) & (\nios2_qsys_0|W_alu_result\(6) & (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & \mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|W_alu_result\(6),
	datac => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal5~2_combout\);

-- Location: LCCOMB_X22_Y16_N4
\mm_interconnect_0|addr_router_001|always1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~6_combout\ = (\nios2_qsys_0|d_read~q\ & (!\nios2_qsys_0|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|Equal5~2_combout\ & !\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \mm_interconnect_0|addr_router_001|Equal5~2_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|addr_router_001|always1~6_combout\);

-- Location: LCCOMB_X23_Y15_N2
\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]~0_combout\ = (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios2_qsys_0|W_alu_result\(4) & 
-- (\mm_interconnect_0|addr_router_001|always1~6_combout\ & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \mm_interconnect_0|addr_router_001|always1~6_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X23_Y15_N0
\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]~0_combout\ & (!\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0) & 
-- ((\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1)) # (!\mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X23_Y15_N1
\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X23_Y15_N6
\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]~0_combout\ & ((\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1) & 
-- ((!\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0)))) # (!\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1) & (!\mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\ & 
-- \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X23_Y15_N7
\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X23_Y15_N16
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ = (\mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\ & (\mm_interconnect_0|addr_router_001|always1~3_combout\ & (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ 
-- & !\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|always1~3_combout\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X23_Y15_N28
\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\) # ((\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & !\mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X23_Y15_N29
\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X23_Y15_N26
\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\)))) # 
-- (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X23_Y15_N27
\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X23_Y15_N12
\mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\ = \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0) $ (((!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|addr_router_001|always1~3_combout\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|addr_router_001|always1~3_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datad => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X23_Y15_N22
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \mm_interconnect_0|addr_router_001|always1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|addr_router_001|always1~3_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\);

-- Location: LCCOMB_X23_Y15_N4
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout\ = (\mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\ & (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\ & 
-- (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout\,
	datac => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout\);

-- Location: FF_X23_Y15_N5
\mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y15_N20
\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\) # ((!\mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	combout => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X26_Y15_N21
\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X26_Y15_N28
\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\)))) # 
-- (!\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	combout => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X26_Y15_N29
\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X26_Y15_N10
\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~0_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|addr_router_001|always1~6_combout\ & (!\nios2_qsys_0|W_alu_result\(4) & 
-- !\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|addr_router_001|always1~6_combout\,
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X26_Y15_N2
\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~1_combout\ = (!\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(0) & (\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- ((\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1)) # (!\mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X26_Y15_N3
\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X26_Y15_N6
\mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\ = \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(0) $ (((\mm_interconnect_0|addr_router_001|always1~5_combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & !\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~5_combout\,
	datab => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datad => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X26_Y15_N0
\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~0_combout\ & ((\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(0) & 
-- (!\mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\ & !\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1))) # (!\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(0) & 
-- ((\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X26_Y15_N1
\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X26_Y15_N22
\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~3_combout\ = (!\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1) & \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~3_combout\);

-- Location: LCCOMB_X26_Y15_N12
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\ = (\mm_interconnect_0|addr_router_001|always1~5_combout\ & (!\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~3_combout\ & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~5_combout\,
	datab => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter[0]~3_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\);

-- Location: FF_X26_Y15_N13
\mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X24_Y19_N6
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ = (\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # ((\mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (\mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X24_Y19_N22
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\) # 
-- (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\);

-- Location: FF_X23_Y14_N13
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X23_Y14_N12
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (\nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X23_Y14_N22
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\ = (\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\);

-- Location: FF_X23_Y14_N23
\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X21_Y14_N17
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X21_Y14_N16
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (\nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X21_Y14_N30
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\ = (\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # (!\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # 
-- (!\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\);

-- Location: FF_X21_Y14_N31
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X21_Y14_N0
\nios2_qsys_0|av_ld_getting_data~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_getting_data~2_combout\ = (\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- ((!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & 
-- (((!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))) # (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datac => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_getting_data~2_combout\);

-- Location: FF_X22_Y17_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X22_Y17_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\nios2_qsys_0|d_write~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X22_Y17_N4
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X22_Y17_N5
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X23_Y15_N11
\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X23_Y15_N10
\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios2_qsys_0|d_write~q\ & 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X23_Y15_N30
\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))) # (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X23_Y15_N31
\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X23_Y15_N24
\nios2_qsys_0|av_ld_getting_data~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_getting_data~3_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (((!\mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_getting_data~3_combout\);

-- Location: FF_X21_Y15_N19
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X21_Y15_N18
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X22_Y20_N6
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X22_Y20_N2
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X22_Y20_N3
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X22_Y20_N28
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X20_Y16_N31
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X20_Y15_N5
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X20_Y15_N4
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X23_Y19_N14
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X20_Y15_N19
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X20_Y16_N30
\nios2_qsys_0|av_ld_getting_data~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_getting_data~4_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- ((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	combout => \nios2_qsys_0|av_ld_getting_data~4_combout\);

-- Location: FF_X24_Y14_N11
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X24_Y14_N10
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (\nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X24_Y14_N26
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\ = (\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # (!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # 
-- (!\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\);

-- Location: FF_X24_Y14_N27
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X23_Y15_N9
\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X23_Y15_N8
\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios2_qsys_0|d_write~q\ & 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datab => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y15_N14
\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # 
-- (!\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X26_Y15_N15
\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X26_Y15_N8
\nios2_qsys_0|av_ld_getting_data~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_getting_data~1_combout\ = (\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- ((!\mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- (((!\mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datac => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_getting_data~1_combout\);

-- Location: LCCOMB_X20_Y16_N0
\nios2_qsys_0|av_ld_getting_data~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_getting_data~5_combout\ = (\nios2_qsys_0|av_ld_getting_data~2_combout\ & (\nios2_qsys_0|av_ld_getting_data~3_combout\ & (\nios2_qsys_0|av_ld_getting_data~4_combout\ & \nios2_qsys_0|av_ld_getting_data~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_getting_data~2_combout\,
	datab => \nios2_qsys_0|av_ld_getting_data~3_combout\,
	datac => \nios2_qsys_0|av_ld_getting_data~4_combout\,
	datad => \nios2_qsys_0|av_ld_getting_data~1_combout\,
	combout => \nios2_qsys_0|av_ld_getting_data~5_combout\);

-- Location: LCCOMB_X20_Y16_N22
\nios2_qsys_0|av_ld_getting_data~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_getting_data~7_combout\ = (((!\nios2_qsys_0|av_ld_getting_data~5_combout\) # (!\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\)) # (!\nios2_qsys_0|av_ld_getting_data~0_combout\)) # (!\nios2_qsys_0|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \nios2_qsys_0|av_ld_getting_data~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\,
	datad => \nios2_qsys_0|av_ld_getting_data~5_combout\,
	combout => \nios2_qsys_0|av_ld_getting_data~7_combout\);

-- Location: LCCOMB_X20_Y16_N10
\nios2_qsys_0|av_ld_aligning_data_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\) # ((!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|av_ld_aligning_data~q\ & !\nios2_qsys_0|av_ld_getting_data~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\,
	datac => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_ld_getting_data~7_combout\,
	combout => \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\);

-- Location: FF_X20_Y16_N11
\nios2_qsys_0|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_aligning_data_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_aligning_data~q\);

-- Location: LCCOMB_X16_Y20_N10
\nios2_qsys_0|D_ctrl_b_is_dst~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~2_combout\ = (\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(1) & \nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~2_combout\);

-- Location: FF_X16_Y20_N11
\nios2_qsys_0|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_b_is_dst~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X17_Y21_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ = (\nios2_qsys_0|d_writedata\(9) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(9),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X17_Y18_N22
\nios2_qsys_0|F_pc_plus_one[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[8]~16_combout\ = (\nios2_qsys_0|F_pc\(8) & (\nios2_qsys_0|F_pc_plus_one[7]~15\ $ (GND))) # (!\nios2_qsys_0|F_pc\(8) & (!\nios2_qsys_0|F_pc_plus_one[7]~15\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[8]~17\ = CARRY((\nios2_qsys_0|F_pc\(8) & !\nios2_qsys_0|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(8),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[7]~15\,
	combout => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X17_Y18_N24
\nios2_qsys_0|F_pc_plus_one[9]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[9]~18_combout\ = (\nios2_qsys_0|F_pc\(9) & (!\nios2_qsys_0|F_pc_plus_one[8]~17\)) # (!\nios2_qsys_0|F_pc\(9) & ((\nios2_qsys_0|F_pc_plus_one[8]~17\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[9]~19\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[8]~17\) # (!\nios2_qsys_0|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(9),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[8]~17\,
	combout => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X17_Y16_N20
\nios2_qsys_0|F_pc_no_crst_nxt[9]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & ((\nios2_qsys_0|F_pc_plus_one[9]~18_combout\) # ((\nios2_qsys_0|R_ctrl_break~q\) # (!\nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datab => \nios2_qsys_0|R_ctrl_exception~q\,
	datac => \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\,
	datad => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout\);

-- Location: FF_X23_Y16_N25
\spi_0|spi_slave_select_holding_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(12));

-- Location: LCCOMB_X23_Y16_N20
\spi_0|spi_slave_select_reg[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_reg[12]~feeder_combout\ = \spi_0|spi_slave_select_holding_reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi_0|spi_slave_select_holding_reg\(12),
	combout => \spi_0|spi_slave_select_reg[12]~feeder_combout\);

-- Location: FF_X23_Y16_N21
\spi_0|spi_slave_select_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_reg[12]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(12));

-- Location: FF_X24_Y16_N17
\spi_0|endofpacketvalue_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(12));

-- Location: LCCOMB_X24_Y16_N12
\spi_0|p1_data_to_cpu[12]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[12]~32_combout\ = (\spi_0|data_to_cpu[14]~2_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(12))) # (!\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|endofpacketvalue_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \spi_0|spi_slave_select_reg\(12),
	datac => \spi_0|data_to_cpu[14]~2_combout\,
	datad => \spi_0|endofpacketvalue_reg\(12),
	combout => \spi_0|p1_data_to_cpu[12]~32_combout\);

-- Location: FF_X24_Y16_N13
\spi_0|data_to_cpu[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[12]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(12));

-- Location: FF_X23_Y20_N17
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X29_Y16_N8
\timer_0|internal_counter[12]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[12]~41_combout\ = (\timer_0|internal_counter\(12) & ((GND) # (!\timer_0|internal_counter[11]~40\))) # (!\timer_0|internal_counter\(12) & (\timer_0|internal_counter[11]~40\ $ (GND)))
-- \timer_0|internal_counter[12]~42\ = CARRY((\timer_0|internal_counter\(12)) # (!\timer_0|internal_counter[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(12),
	datad => VCC,
	cin => \timer_0|internal_counter[11]~40\,
	combout => \timer_0|internal_counter[12]~41_combout\,
	cout => \timer_0|internal_counter[12]~42\);

-- Location: FF_X29_Y16_N9
\timer_0|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[12]~41_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(12));

-- Location: FF_X28_Y16_N27
\timer_0|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|internal_counter\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(12));

-- Location: LCCOMB_X28_Y16_N28
\timer_0|read_mux_out~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~15_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & (\timer_0|counter_snapshot\(12) & !\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \timer_0|counter_snapshot\(12),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \timer_0|read_mux_out~15_combout\);

-- Location: FF_X28_Y16_N29
\timer_0|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(12));

-- Location: LCCOMB_X23_Y20_N0
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\ = \timer_0|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|readdata\(12),
	combout => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X23_Y20_N1
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X23_Y20_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(12)) # 
-- ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12))))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X23_Y20_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~14_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~14_combout\);

-- Location: FF_X23_Y20_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(12));

-- Location: FF_X23_Y20_N19
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X26_Y25_N26
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X27_Y22_N16
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(8),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\);

-- Location: FF_X26_Y25_N27
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: FF_X27_Y25_N31
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X27_Y25_N9
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: FF_X27_Y25_N27
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: FF_X27_Y25_N17
\jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|t_dav~q\);

-- Location: FF_X26_Y25_N1
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X27_Y22_N0
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X27_Y26_N1
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X27_Y26_N8
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|t_dav~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X27_Y26_N9
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X27_Y26_N20
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: FF_X27_Y26_N21
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X27_Y26_N0
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \jtag_uart_0|t_dav~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X27_Y25_N24
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X27_Y25_N25
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X27_Y25_N2
\jtag_uart_0|wr_rfifo\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|wr_rfifo~combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X24_Y25_N4
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\jtag_uart_0|wr_rfifo~combout\)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X22_Y17_N6
\jtag_uart_0|fifo_rd~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~2_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & (\jtag_uart_0|av_waitrequest~4_combout\ & 
-- !\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~4_combout\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCCOMB_X24_Y25_N0
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = \jtag_uart_0|fifo_rd~2_combout\ $ (((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|fifo_rd~2_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X24_Y25_N5
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X24_Y25_N6
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y25_N7
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X24_Y25_N8
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y25_N9
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X24_Y25_N10
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y25_N11
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X24_Y25_N12
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y25_N13
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X24_Y25_N14
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X24_Y25_N15
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y25_N24
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X23_Y25_N20
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X23_Y25_N30
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|fifo_rd~2_combout\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \jtag_uart_0|fifo_rd~2_combout\,
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X23_Y25_N31
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X23_Y25_N26
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X24_Y25_N16
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X24_Y25_N2
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\jtag_uart_0|wr_rfifo~combout\) # 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \jtag_uart_0|wr_rfifo~combout\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X23_Y25_N22
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\jtag_uart_0|fifo_rd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \jtag_uart_0|fifo_rd~2_combout\,
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X23_Y25_N23
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: FF_X23_Y20_N23
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X23_Y20_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\);

-- Location: LCCOMB_X23_Y20_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\);

-- Location: LCCOMB_X15_Y20_N10
\nios2_qsys_0|av_ld_byte1_data[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[4]~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[4]~5_combout\);

-- Location: LCCOMB_X22_Y25_N0
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\jtag_uart_0|fifo_wr~q\)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|fifo_wr~q\ $ 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X22_Y25_N28
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \jtag_uart_0|fifo_wr~q\ $ (\jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datac => \jtag_uart_0|r_val~0_combout\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X22_Y25_N1
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X22_Y25_N2
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|fifo_wr~q\ $ 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X22_Y25_N3
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X22_Y25_N4
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\jtag_uart_0|fifo_wr~q\)))))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|fifo_wr~q\ $ (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X22_Y25_N5
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X22_Y25_N6
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\jtag_uart_0|fifo_wr~q\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|fifo_wr~q\,
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X22_Y25_N7
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X22_Y25_N8
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\jtag_uart_0|fifo_wr~q\)))))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|fifo_wr~q\ $ (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X22_Y25_N9
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y25_N0
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X23_Y25_N2
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X23_Y25_N4
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X23_Y25_N6
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X23_Y25_N8
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X22_Y17_N20
\jtag_uart_0|fifo_rd~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~3_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (!\nios2_qsys_0|W_alu_result\(2) & (\jtag_uart_0|av_waitrequest~4_combout\ & \nios2_qsys_0|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \jtag_uart_0|av_waitrequest~4_combout\,
	datad => \nios2_qsys_0|d_read~q\,
	combout => \jtag_uart_0|fifo_rd~3_combout\);

-- Location: FF_X22_Y17_N21
\jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|fifo_rd~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|read_0~q\);

-- Location: FF_X23_Y25_N9
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X19_Y21_N30
\nios2_qsys_0|R_src2_lo[12]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[12]~11_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(18))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(18),
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[12]~11_combout\);

-- Location: FF_X19_Y21_N31
\nios2_qsys_0|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[12]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(12));

-- Location: FF_X23_Y16_N7
\spi_0|spi_slave_select_holding_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(13));

-- Location: LCCOMB_X23_Y16_N18
\spi_0|spi_slave_select_reg[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_reg[13]~feeder_combout\ = \spi_0|spi_slave_select_holding_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi_0|spi_slave_select_holding_reg\(13),
	combout => \spi_0|spi_slave_select_reg[13]~feeder_combout\);

-- Location: FF_X23_Y16_N19
\spi_0|spi_slave_select_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_reg[13]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(13));

-- Location: LCCOMB_X24_Y16_N10
\spi_0|p1_data_to_cpu[13]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[13]~31_combout\ = (\spi_0|data_to_cpu[14]~2_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(13))) # (!\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|endofpacketvalue_reg\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \spi_0|spi_slave_select_reg\(13),
	datac => \spi_0|data_to_cpu[14]~2_combout\,
	datad => \spi_0|endofpacketvalue_reg\(13),
	combout => \spi_0|p1_data_to_cpu[13]~31_combout\);

-- Location: FF_X24_Y16_N11
\spi_0|data_to_cpu[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[13]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(13));

-- Location: FF_X23_Y20_N3
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X29_Y16_N10
\timer_0|internal_counter[13]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[13]~43_combout\ = (\timer_0|internal_counter\(13) & (\timer_0|internal_counter[12]~42\ & VCC)) # (!\timer_0|internal_counter\(13) & (!\timer_0|internal_counter[12]~42\))
-- \timer_0|internal_counter[13]~44\ = CARRY((!\timer_0|internal_counter\(13) & !\timer_0|internal_counter[12]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(13),
	datad => VCC,
	cin => \timer_0|internal_counter[12]~42\,
	combout => \timer_0|internal_counter[13]~43_combout\,
	cout => \timer_0|internal_counter[13]~44\);

-- Location: FF_X29_Y16_N11
\timer_0|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[13]~43_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(13));

-- Location: FF_X28_Y16_N9
\timer_0|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|internal_counter\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(13));

-- Location: LCCOMB_X28_Y16_N18
\timer_0|read_mux_out~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~14_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & (\timer_0|counter_snapshot\(13) & !\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \timer_0|counter_snapshot\(13),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \timer_0|read_mux_out~14_combout\);

-- Location: FF_X28_Y16_N19
\timer_0|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(13));

-- Location: FF_X23_Y20_N21
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X23_Y20_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(13)) # 
-- ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13))))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X16_Y19_N30
\nios2_qsys_0|E_mem_byte_en[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[1]~7_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((!\nios2_qsys_0|E_arith_result[1]~4_combout\ & ((\nios2_qsys_0|E_arith_result[0]~2_combout\) # (\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|E_arith_result[1]~4_combout\,
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X16_Y19_N31
\nios2_qsys_0|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(1));

-- Location: LCCOMB_X24_Y22_N20
\mm_interconnect_0|cmd_xbar_mux|src_data[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(33));

-- Location: FF_X24_Y22_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X24_Y22_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~1_combout\);

-- Location: M9K_X25_Y22_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"1C050A4641FAEC22D45EA28C605610EC306501BB0B0AD0D14CA84D50A887CAA3304824BC57859482D4A8BC9EE66A259CC4E2B94536D4448DDC8266F120889363",
	mem_init1 => X"8489A86751D892F5338C8BE601F14454D061A25F87F750D86ECE6B2F5465E691D4848F2D2218C9E45045D6764DA202EA7120D0C81C4A1486EF14AB7100BC09974B0BD21369A288223149E3D2FB9516A71A02D1A6949B60E23141050925E41888501635864CAEC1B9A14818703E8B0E932BC9B610472646C1F4A8B446A943AF58C0D678A96264753CD3C34660809AC6148254A2D730A4BC3A42115863322851D8EC6F080BE77423519E205D3E4C84E0E848C00D24B85908176A29707E280798E3D5EAF4E074419F4F2466E08428D37287934731A0811C442628CCA6D4201CF46516BD9CAB60CBECA4D857A95CCD26104828E44B8C5284A26164B8142E0C01C4B6",
	mem_init0 => X"BAC0AE87033B9800731BB4667236A6050B4402E0E0EE6D1D04A4E3FAC0D4E63A268AAA3001DDC44E03395D4C87319150CB64961C44419B8DB6486CAE19CD66488CBA2377AFDDE1E1D9699E1223BB40C524EA04846B06B916E1C6A291927B5F034649C31A958E745BA88B8F430934FE8B7A3DD304D510D168BA120F872A34E82DD8013A94DCAD734918B4317B95082CF669396A031400CA213101FD02432411DF8644DBEDCC512C2B532327339D34E364AD09E073597C082276845AA2D11108BA7C4A03D46C5739889605213A5A2257A26452F32538C1435321C42041370516A0369A79B0D00A219BE625698D5C85470A860286F16D540949B1028D172A54F4F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "master_nios2_qsys_0:nios2_qsys_0|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_o291:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~13_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~13_combout\);

-- Location: FF_X23_Y20_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(13));

-- Location: FF_X23_Y20_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X24_Y20_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X24_Y20_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X24_Y20_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X23_Y20_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X15_Y20_N8
\nios2_qsys_0|av_ld_byte1_data[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[5]~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[5]~4_combout\);

-- Location: LCCOMB_X16_Y21_N24
\nios2_qsys_0|R_src2_lo[14]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[14]~9_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(20))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(20),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \nios2_qsys_0|R_src2_lo[14]~9_combout\);

-- Location: FF_X16_Y21_N25
\nios2_qsys_0|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[14]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(14));

-- Location: LCCOMB_X17_Y22_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\nios2_qsys_0|d_byteenable\(2) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \nios2_qsys_0|d_byteenable\(2),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X20_Y20_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(17),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X20_Y20_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(17));

-- Location: LCCOMB_X20_Y20_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~25_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(17)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(17),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~25_combout\);

-- Location: LCCOMB_X20_Y22_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: FF_X12_Y15_N27
\nios2_qsys_0|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_shift_rot~q\);

-- Location: LCCOMB_X17_Y16_N2
\nios2_qsys_0|W_alu_result[26]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[26]~19_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot~q\) # ((\nios2_qsys_0|E_alu_sub~q\ & !\nios2_qsys_0|R_ctrl_logic~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	datac => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[26]~19_combout\);

-- Location: LCCOMB_X17_Y14_N28
\nios2_qsys_0|W_alu_result[26]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[26]~18_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot~q\) # (\nios2_qsys_0|R_ctrl_logic~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[26]~18_combout\);

-- Location: LCCOMB_X24_Y21_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X24_Y21_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X24_Y21_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ = (\nios2_qsys_0|d_writedata\(22) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(22),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X24_Y21_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(22));

-- Location: LCCOMB_X24_Y21_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~17_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(22))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(22),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~17_combout\);

-- Location: LCCOMB_X19_Y21_N24
\nios2_qsys_0|E_src2[28]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[28]~2_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(21),
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[28]~2_combout\);

-- Location: LCCOMB_X12_Y15_N30
\nios2_qsys_0|Equal2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~14_combout\ = (\nios2_qsys_0|Equal2~4_combout\ & (\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~4_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~14_combout\);

-- Location: LCCOMB_X12_Y16_N12
\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ = (\nios2_qsys_0|Equal2~7_combout\ & (\nios2_qsys_0|D_iw\(2) $ ((\nios2_qsys_0|D_iw\(5))))) # (!\nios2_qsys_0|Equal2~7_combout\ & (\nios2_qsys_0|Equal2~2_combout\ & (\nios2_qsys_0|D_iw\(2) $ 
-- (\nios2_qsys_0|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~7_combout\,
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X12_Y15_N18
\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ = (\nios2_qsys_0|Equal2~14_combout\) # ((\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\) # ((!\nios2_qsys_0|D_iw\(11) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~14_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X12_Y15_N19
\nios2_qsys_0|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X12_Y16_N0
\nios2_qsys_0|Equal2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~10_combout\ = (\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(3) & !\nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~10_combout\);

-- Location: LCCOMB_X20_Y18_N22
\nios2_qsys_0|Equal2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~11_combout\ = (\nios2_qsys_0|Equal2~10_combout\ & (!\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~10_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(5),
	combout => \nios2_qsys_0|Equal2~11_combout\);

-- Location: LCCOMB_X15_Y14_N18
\nios2_qsys_0|D_ctrl_force_src2_zero~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ = (\nios2_qsys_0|D_iw\(13) & ((\nios2_qsys_0|D_iw\(15) & (!\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|D_iw\(15) & ((!\nios2_qsys_0|D_iw\(16)))))) # (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|D_iw\(15) & 
-- ((!\nios2_qsys_0|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X15_Y14_N28
\nios2_qsys_0|D_ctrl_force_src2_zero~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ = (\nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\ & ((\nios2_qsys_0|D_iw\(11)) # (\nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_ctrl_force_src2_zero~0_combout\,
	datac => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X15_Y14_N6
\nios2_qsys_0|D_ctrl_force_src2_zero~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\ = (\nios2_qsys_0|Equal2~11_combout\) # ((\nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\ & (!\nios2_qsys_0|D_iw\(12) & \nios2_qsys_0|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~11_combout\,
	datab => \nios2_qsys_0|D_ctrl_force_src2_zero~1_combout\,
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|Equal2~5_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X19_Y15_N22
\nios2_qsys_0|D_ctrl_force_src2_zero~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\ = (\nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\) # ((\nios2_qsys_0|Equal101~4_combout\) # (!\nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_force_src2_zero~2_combout\,
	datac => \nios2_qsys_0|Equal101~4_combout\,
	datad => \nios2_qsys_0|D_ctrl_force_src2_zero~3_combout\,
	combout => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\);

-- Location: FF_X19_Y15_N23
\nios2_qsys_0|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_force_src2_zero~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X15_Y18_N14
\nios2_qsys_0|R_src2_hi~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi~2_combout\ = (\nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\) # (\nios2_qsys_0|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\,
	datad => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	combout => \nios2_qsys_0|R_src2_hi~2_combout\);

-- Location: FF_X19_Y21_N25
\nios2_qsys_0|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[28]~2_combout\,
	asdata => \nios2_qsys_0|D_iw\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(28));

-- Location: LCCOMB_X21_Y20_N30
\nios2_qsys_0|av_ld_byte3_data_nxt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31)) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X14_Y19_N8
\nios2_qsys_0|av_ld_byte3_data_nxt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~2_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\);

-- Location: FF_X14_Y19_N9
\nios2_qsys_0|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(7));

-- Location: M9K_X13_Y18_N0
\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_nios2_qsys_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "master_nios2_qsys_0:nios2_qsys_0|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_5sg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y18_N18
\nios2_qsys_0|R_src1[31]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[31]~42_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[31]~42_combout\);

-- Location: FF_X12_Y18_N19
\nios2_qsys_0|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[31]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(31));

-- Location: LCCOMB_X12_Y16_N2
\nios2_qsys_0|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~1_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|D_iw\(3) & \nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~1_combout\);

-- Location: LCCOMB_X12_Y16_N20
\nios2_qsys_0|Equal2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~6_combout\ = (!\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(4) & (!\nios2_qsys_0|D_iw\(3) & \nios2_qsys_0|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|Equal2~6_combout\);

-- Location: LCCOMB_X12_Y15_N20
\nios2_qsys_0|E_invert_arith_src_msb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~0_combout\ = (\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|Equal2~1_combout\) # ((\nios2_qsys_0|Equal2~6_combout\)))) # (!\nios2_qsys_0|D_iw\(2) & (((!\nios2_qsys_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~1_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_ctrl_logic~9_combout\,
	datad => \nios2_qsys_0|Equal2~6_combout\,
	combout => \nios2_qsys_0|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X15_Y14_N12
\nios2_qsys_0|D_ctrl_alu_subtract~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\ = (!\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(14) $ (\nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X15_Y14_N30
\nios2_qsys_0|D_ctrl_alu_subtract~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\ = ((!\nios2_qsys_0|Equal101~0_combout\) # (!\nios2_qsys_0|Equal2~5_combout\)) # (!\nios2_qsys_0|D_ctrl_alu_subtract~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_alu_subtract~3_combout\,
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X12_Y15_N22
\nios2_qsys_0|E_invert_arith_src_msb~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_invert_arith_src_msb~1_combout\ = (\nios2_qsys_0|R_valid~q\ & (((\nios2_qsys_0|E_invert_arith_src_msb~0_combout\ & !\nios2_qsys_0|D_iw\(5))) # (!\nios2_qsys_0|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_valid~q\,
	datab => \nios2_qsys_0|E_invert_arith_src_msb~0_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\,
	combout => \nios2_qsys_0|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X12_Y15_N23
\nios2_qsys_0|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_invert_arith_src_msb~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X14_Y15_N22
\nios2_qsys_0|E_arith_src1[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_src1\(31) = \nios2_qsys_0|E_src1\(31) $ (\nios2_qsys_0|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_src1\(31),
	datad => \nios2_qsys_0|E_invert_arith_src_msb~q\,
	combout => \nios2_qsys_0|E_arith_src1\(31));

-- Location: M9K_X13_Y19_N0
\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_nios2_qsys_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "master_nios2_qsys_0:nios2_qsys_0|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_6sg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X15_Y18_N4
\nios2_qsys_0|R_src2_hi[15]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi[15]~0_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (((\nios2_qsys_0|D_iw\(21))))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|R_ctrl_hi_imm16~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_ctrl_hi_imm16~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datac => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|R_src2_hi[15]~0_combout\);

-- Location: LCCOMB_X15_Y18_N10
\nios2_qsys_0|R_src2_hi[15]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_hi[15]~1_combout\ = (!\nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\ & (\nios2_qsys_0|R_src2_hi[15]~0_combout\ & !\nios2_qsys_0|R_ctrl_force_src2_zero~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|R_ctrl_unsigned_lo_imm16~q\,
	datac => \nios2_qsys_0|R_src2_hi[15]~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	combout => \nios2_qsys_0|R_src2_hi[15]~1_combout\);

-- Location: FF_X15_Y18_N11
\nios2_qsys_0|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_hi[15]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(31));

-- Location: LCCOMB_X14_Y15_N28
\nios2_qsys_0|E_arith_src2[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_src2\(31) = \nios2_qsys_0|E_invert_arith_src_msb~q\ $ (\nios2_qsys_0|E_src2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_invert_arith_src_msb~q\,
	datad => \nios2_qsys_0|E_src2\(31),
	combout => \nios2_qsys_0|E_arith_src2\(31));

-- Location: LCCOMB_X15_Y18_N8
\nios2_qsys_0|E_src2[30]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[30]~0_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[30]~0_combout\);

-- Location: FF_X15_Y18_N9
\nios2_qsys_0|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[30]~0_combout\,
	asdata => \nios2_qsys_0|D_iw\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(30));

-- Location: LCCOMB_X15_Y18_N2
\nios2_qsys_0|E_src2[29]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[29]~1_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[29]~1_combout\);

-- Location: M9K_X13_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y22_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~31_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~31_combout\);

-- Location: FF_X22_Y22_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(19));

-- Location: FF_X20_Y21_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X20_Y21_N10
\mm_interconnect_0|rsp_xbar_mux|src_payload~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X20_Y21_N4
\nios2_qsys_0|F_iw[19]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[19]~39_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19)))) # 
-- (!\nios2_qsys_0|D_iw[17]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\,
	combout => \nios2_qsys_0|F_iw[19]~39_combout\);

-- Location: FF_X20_Y21_N5
\nios2_qsys_0|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[19]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(19));

-- Location: FF_X15_Y18_N3
\nios2_qsys_0|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[29]~1_combout\,
	asdata => \nios2_qsys_0|D_iw\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(29));

-- Location: LCCOMB_X15_Y18_N28
\nios2_qsys_0|E_src2[27]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[27]~14_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[27]~14_combout\);

-- Location: FF_X15_Y18_N29
\nios2_qsys_0|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[27]~14_combout\,
	asdata => \nios2_qsys_0|D_iw\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(27));

-- Location: LCCOMB_X12_Y18_N8
\nios2_qsys_0|R_src1[26]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[26]~47_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[26]~47_combout\);

-- Location: FF_X12_Y18_N9
\nios2_qsys_0|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[26]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(26));

-- Location: LCCOMB_X15_Y18_N6
\nios2_qsys_0|E_src2[26]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[26]~3_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[26]~3_combout\);

-- Location: FF_X15_Y18_N7
\nios2_qsys_0|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[26]~3_combout\,
	asdata => \nios2_qsys_0|D_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(26));

-- Location: LCCOMB_X12_Y18_N10
\nios2_qsys_0|R_src1[25]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[25]~48_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[25]~48_combout\);

-- Location: FF_X12_Y18_N11
\nios2_qsys_0|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[25]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(25));

-- Location: LCCOMB_X15_Y18_N26
\nios2_qsys_0|E_src2[24]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[24]~5_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[24]~5_combout\);

-- Location: FF_X15_Y18_N27
\nios2_qsys_0|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[24]~5_combout\,
	asdata => \nios2_qsys_0|D_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(24));

-- Location: LCCOMB_X12_Y18_N14
\nios2_qsys_0|R_src1[23]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[23]~50_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[23]~50_combout\);

-- Location: FF_X12_Y18_N15
\nios2_qsys_0|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[23]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(23));

-- Location: LCCOMB_X15_Y18_N20
\nios2_qsys_0|E_src2[23]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[23]~6_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[23]~6_combout\);

-- Location: FF_X15_Y18_N21
\nios2_qsys_0|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[23]~6_combout\,
	asdata => \nios2_qsys_0|D_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(23));

-- Location: LCCOMB_X16_Y21_N8
\nios2_qsys_0|E_src2[22]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[22]~7_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[22]~7_combout\);

-- Location: FF_X16_Y21_N9
\nios2_qsys_0|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[22]~7_combout\,
	asdata => \nios2_qsys_0|D_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(22));

-- Location: LCCOMB_X15_Y18_N22
\nios2_qsys_0|E_src2[21]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[21]~8_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios2_qsys_0|E_src2[21]~8_combout\);

-- Location: FF_X15_Y18_N23
\nios2_qsys_0|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[21]~8_combout\,
	asdata => \nios2_qsys_0|D_iw\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(21));

-- Location: LCCOMB_X19_Y21_N2
\nios2_qsys_0|E_src2[20]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[20]~9_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(21))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(21),
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[20]~9_combout\);

-- Location: FF_X19_Y21_N3
\nios2_qsys_0|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[20]~9_combout\,
	asdata => \nios2_qsys_0|D_iw\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(20));

-- Location: LCCOMB_X15_Y18_N16
\nios2_qsys_0|E_src2[19]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[19]~10_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[19]~10_combout\);

-- Location: LCCOMB_X26_Y21_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~19_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~19_combout\);

-- Location: FF_X26_Y21_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(9));

-- Location: FF_X23_Y20_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X20_Y18_N20
\nios2_qsys_0|F_iw[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~16_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	combout => \nios2_qsys_0|F_iw[9]~16_combout\);

-- Location: LCCOMB_X17_Y22_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33));

-- Location: LCCOMB_X21_Y16_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ = (\nios2_qsys_0|d_writedata\(15) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(15),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: M9K_X25_Y14_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N16
\nios2_qsys_0|F_iw[9]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[9]~17_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[9]~16_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[9]~16_combout\,
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_qsys_0|F_iw[9]~17_combout\);

-- Location: FF_X20_Y18_N17
\nios2_qsys_0|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[9]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(9));

-- Location: FF_X15_Y18_N17
\nios2_qsys_0|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[19]~10_combout\,
	asdata => \nios2_qsys_0|D_iw\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(19));

-- Location: LCCOMB_X12_Y18_N16
\nios2_qsys_0|R_src1[18]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[18]~55_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[18]~55_combout\);

-- Location: FF_X12_Y18_N17
\nios2_qsys_0|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[18]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(18));

-- Location: LCCOMB_X15_Y18_N18
\nios2_qsys_0|E_src2[18]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[18]~11_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[18]~11_combout\);

-- Location: FF_X15_Y18_N19
\nios2_qsys_0|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[18]~11_combout\,
	asdata => \nios2_qsys_0|D_iw\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(18));

-- Location: LCCOMB_X12_Y18_N26
\nios2_qsys_0|R_src1[17]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[17]~56_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[17]~56_combout\);

-- Location: FF_X12_Y18_N27
\nios2_qsys_0|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[17]~56_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(17));

-- Location: LCCOMB_X15_Y18_N30
\nios2_qsys_0|E_src2[16]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[16]~13_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|E_src2[16]~13_combout\);

-- Location: FF_X15_Y18_N31
\nios2_qsys_0|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[16]~13_combout\,
	asdata => \nios2_qsys_0|D_iw\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(16));

-- Location: LCCOMB_X12_Y18_N20
\nios2_qsys_0|R_src1[16]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[16]~57_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[16]~57_combout\);

-- Location: FF_X12_Y18_N21
\nios2_qsys_0|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[16]~57_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(16));

-- Location: LCCOMB_X19_Y20_N30
\nios2_qsys_0|R_src2_lo[15]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[15]~16_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|R_src2_lo[15]~16_combout\);

-- Location: FF_X19_Y20_N31
\nios2_qsys_0|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[15]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(15));

-- Location: LCCOMB_X16_Y16_N8
\nios2_qsys_0|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~24_combout\ = ((\nios2_qsys_0|E_src1\(12) $ (\nios2_qsys_0|E_src2\(12) $ (\nios2_qsys_0|Add1~23\)))) # (GND)
-- \nios2_qsys_0|Add1~25\ = CARRY((\nios2_qsys_0|E_src1\(12) & ((!\nios2_qsys_0|Add1~23\) # (!\nios2_qsys_0|E_src2\(12)))) # (!\nios2_qsys_0|E_src1\(12) & (!\nios2_qsys_0|E_src2\(12) & !\nios2_qsys_0|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(12),
	datab => \nios2_qsys_0|E_src2\(12),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~23\,
	combout => \nios2_qsys_0|Add1~24_combout\,
	cout => \nios2_qsys_0|Add1~25\);

-- Location: LCCOMB_X16_Y16_N10
\nios2_qsys_0|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~26_combout\ = (\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|Add1~25\)) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|Add1~25\) # (GND))))) # (!\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & 
-- (\nios2_qsys_0|Add1~25\ & VCC)) # (!\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|Add1~25\))))
-- \nios2_qsys_0|Add1~27\ = CARRY((\nios2_qsys_0|E_src2\(13) & ((!\nios2_qsys_0|Add1~25\) # (!\nios2_qsys_0|E_src1\(13)))) # (!\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|E_src1\(13) & !\nios2_qsys_0|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(13),
	datab => \nios2_qsys_0|E_src1\(13),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~25\,
	combout => \nios2_qsys_0|Add1~26_combout\,
	cout => \nios2_qsys_0|Add1~27\);

-- Location: LCCOMB_X16_Y16_N12
\nios2_qsys_0|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~28_combout\ = ((\nios2_qsys_0|E_src2\(14) $ (\nios2_qsys_0|E_src1\(14) $ (\nios2_qsys_0|Add1~27\)))) # (GND)
-- \nios2_qsys_0|Add1~29\ = CARRY((\nios2_qsys_0|E_src2\(14) & (\nios2_qsys_0|E_src1\(14) & !\nios2_qsys_0|Add1~27\)) # (!\nios2_qsys_0|E_src2\(14) & ((\nios2_qsys_0|E_src1\(14)) # (!\nios2_qsys_0|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(14),
	datab => \nios2_qsys_0|E_src1\(14),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~27\,
	combout => \nios2_qsys_0|Add1~28_combout\,
	cout => \nios2_qsys_0|Add1~29\);

-- Location: LCCOMB_X16_Y16_N14
\nios2_qsys_0|Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~30_combout\ = (\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|Add1~29\)) # (!\nios2_qsys_0|E_src2\(15) & (\nios2_qsys_0|Add1~29\ & VCC)))) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15) & 
-- ((\nios2_qsys_0|Add1~29\) # (GND))) # (!\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|Add1~29\))))
-- \nios2_qsys_0|Add1~31\ = CARRY((\nios2_qsys_0|E_src1\(15) & (\nios2_qsys_0|E_src2\(15) & !\nios2_qsys_0|Add1~29\)) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|E_src2\(15)) # (!\nios2_qsys_0|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(15),
	datab => \nios2_qsys_0|E_src2\(15),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~29\,
	combout => \nios2_qsys_0|Add1~30_combout\,
	cout => \nios2_qsys_0|Add1~31\);

-- Location: LCCOMB_X16_Y16_N16
\nios2_qsys_0|Add1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~32_combout\ = ((\nios2_qsys_0|E_src2\(16) $ (\nios2_qsys_0|E_src1\(16) $ (\nios2_qsys_0|Add1~31\)))) # (GND)
-- \nios2_qsys_0|Add1~33\ = CARRY((\nios2_qsys_0|E_src2\(16) & (\nios2_qsys_0|E_src1\(16) & !\nios2_qsys_0|Add1~31\)) # (!\nios2_qsys_0|E_src2\(16) & ((\nios2_qsys_0|E_src1\(16)) # (!\nios2_qsys_0|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(16),
	datab => \nios2_qsys_0|E_src1\(16),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~31\,
	combout => \nios2_qsys_0|Add1~32_combout\,
	cout => \nios2_qsys_0|Add1~33\);

-- Location: LCCOMB_X16_Y16_N18
\nios2_qsys_0|Add1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~34_combout\ = (\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|Add1~33\)) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|Add1~33\) # (GND))))) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & 
-- (\nios2_qsys_0|Add1~33\ & VCC)) # (!\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|Add1~33\))))
-- \nios2_qsys_0|Add1~35\ = CARRY((\nios2_qsys_0|E_src2\(17) & ((!\nios2_qsys_0|Add1~33\) # (!\nios2_qsys_0|E_src1\(17)))) # (!\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|E_src1\(17) & !\nios2_qsys_0|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(17),
	datab => \nios2_qsys_0|E_src1\(17),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~33\,
	combout => \nios2_qsys_0|Add1~34_combout\,
	cout => \nios2_qsys_0|Add1~35\);

-- Location: LCCOMB_X16_Y16_N20
\nios2_qsys_0|Add1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~36_combout\ = ((\nios2_qsys_0|E_src1\(18) $ (\nios2_qsys_0|E_src2\(18) $ (\nios2_qsys_0|Add1~35\)))) # (GND)
-- \nios2_qsys_0|Add1~37\ = CARRY((\nios2_qsys_0|E_src1\(18) & ((!\nios2_qsys_0|Add1~35\) # (!\nios2_qsys_0|E_src2\(18)))) # (!\nios2_qsys_0|E_src1\(18) & (!\nios2_qsys_0|E_src2\(18) & !\nios2_qsys_0|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(18),
	datab => \nios2_qsys_0|E_src2\(18),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~35\,
	combout => \nios2_qsys_0|Add1~36_combout\,
	cout => \nios2_qsys_0|Add1~37\);

-- Location: LCCOMB_X16_Y16_N22
\nios2_qsys_0|Add1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~38_combout\ = (\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|Add1~37\)) # (!\nios2_qsys_0|E_src2\(19) & (\nios2_qsys_0|Add1~37\ & VCC)))) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & 
-- ((\nios2_qsys_0|Add1~37\) # (GND))) # (!\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|Add1~37\))))
-- \nios2_qsys_0|Add1~39\ = CARRY((\nios2_qsys_0|E_src1\(19) & (\nios2_qsys_0|E_src2\(19) & !\nios2_qsys_0|Add1~37\)) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19)) # (!\nios2_qsys_0|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(19),
	datab => \nios2_qsys_0|E_src2\(19),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~37\,
	combout => \nios2_qsys_0|Add1~38_combout\,
	cout => \nios2_qsys_0|Add1~39\);

-- Location: LCCOMB_X16_Y16_N24
\nios2_qsys_0|Add1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~40_combout\ = ((\nios2_qsys_0|E_src2\(20) $ (\nios2_qsys_0|E_src1\(20) $ (\nios2_qsys_0|Add1~39\)))) # (GND)
-- \nios2_qsys_0|Add1~41\ = CARRY((\nios2_qsys_0|E_src2\(20) & (\nios2_qsys_0|E_src1\(20) & !\nios2_qsys_0|Add1~39\)) # (!\nios2_qsys_0|E_src2\(20) & ((\nios2_qsys_0|E_src1\(20)) # (!\nios2_qsys_0|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(20),
	datab => \nios2_qsys_0|E_src1\(20),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~39\,
	combout => \nios2_qsys_0|Add1~40_combout\,
	cout => \nios2_qsys_0|Add1~41\);

-- Location: LCCOMB_X16_Y16_N26
\nios2_qsys_0|Add1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~42_combout\ = (\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add1~41\)) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|Add1~41\) # (GND))))) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & 
-- (\nios2_qsys_0|Add1~41\ & VCC)) # (!\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|Add1~41\))))
-- \nios2_qsys_0|Add1~43\ = CARRY((\nios2_qsys_0|E_src2\(21) & ((!\nios2_qsys_0|Add1~41\) # (!\nios2_qsys_0|E_src1\(21)))) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|E_src1\(21) & !\nios2_qsys_0|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(21),
	datab => \nios2_qsys_0|E_src1\(21),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~41\,
	combout => \nios2_qsys_0|Add1~42_combout\,
	cout => \nios2_qsys_0|Add1~43\);

-- Location: LCCOMB_X16_Y16_N28
\nios2_qsys_0|Add1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~44_combout\ = ((\nios2_qsys_0|E_src1\(22) $ (\nios2_qsys_0|E_src2\(22) $ (\nios2_qsys_0|Add1~43\)))) # (GND)
-- \nios2_qsys_0|Add1~45\ = CARRY((\nios2_qsys_0|E_src1\(22) & ((!\nios2_qsys_0|Add1~43\) # (!\nios2_qsys_0|E_src2\(22)))) # (!\nios2_qsys_0|E_src1\(22) & (!\nios2_qsys_0|E_src2\(22) & !\nios2_qsys_0|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(22),
	datab => \nios2_qsys_0|E_src2\(22),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~43\,
	combout => \nios2_qsys_0|Add1~44_combout\,
	cout => \nios2_qsys_0|Add1~45\);

-- Location: LCCOMB_X16_Y16_N30
\nios2_qsys_0|Add1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~46_combout\ = (\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|Add1~45\)) # (!\nios2_qsys_0|E_src2\(23) & (\nios2_qsys_0|Add1~45\ & VCC)))) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23) & 
-- ((\nios2_qsys_0|Add1~45\) # (GND))) # (!\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|Add1~45\))))
-- \nios2_qsys_0|Add1~47\ = CARRY((\nios2_qsys_0|E_src1\(23) & (\nios2_qsys_0|E_src2\(23) & !\nios2_qsys_0|Add1~45\)) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|E_src2\(23)) # (!\nios2_qsys_0|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(23),
	datab => \nios2_qsys_0|E_src2\(23),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~45\,
	combout => \nios2_qsys_0|Add1~46_combout\,
	cout => \nios2_qsys_0|Add1~47\);

-- Location: LCCOMB_X16_Y15_N0
\nios2_qsys_0|Add1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~48_combout\ = ((\nios2_qsys_0|E_src1\(24) $ (\nios2_qsys_0|E_src2\(24) $ (\nios2_qsys_0|Add1~47\)))) # (GND)
-- \nios2_qsys_0|Add1~49\ = CARRY((\nios2_qsys_0|E_src1\(24) & ((!\nios2_qsys_0|Add1~47\) # (!\nios2_qsys_0|E_src2\(24)))) # (!\nios2_qsys_0|E_src1\(24) & (!\nios2_qsys_0|E_src2\(24) & !\nios2_qsys_0|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(24),
	datab => \nios2_qsys_0|E_src2\(24),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~47\,
	combout => \nios2_qsys_0|Add1~48_combout\,
	cout => \nios2_qsys_0|Add1~49\);

-- Location: LCCOMB_X16_Y15_N2
\nios2_qsys_0|Add1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~50_combout\ = (\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|Add1~49\)) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|Add1~49\) # (GND))))) # (!\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|E_src1\(25) & 
-- (\nios2_qsys_0|Add1~49\ & VCC)) # (!\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|Add1~49\))))
-- \nios2_qsys_0|Add1~51\ = CARRY((\nios2_qsys_0|E_src2\(25) & ((!\nios2_qsys_0|Add1~49\) # (!\nios2_qsys_0|E_src1\(25)))) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|E_src1\(25) & !\nios2_qsys_0|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(25),
	datab => \nios2_qsys_0|E_src1\(25),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~49\,
	combout => \nios2_qsys_0|Add1~50_combout\,
	cout => \nios2_qsys_0|Add1~51\);

-- Location: LCCOMB_X16_Y15_N4
\nios2_qsys_0|Add1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~52_combout\ = ((\nios2_qsys_0|E_src1\(26) $ (\nios2_qsys_0|E_src2\(26) $ (\nios2_qsys_0|Add1~51\)))) # (GND)
-- \nios2_qsys_0|Add1~53\ = CARRY((\nios2_qsys_0|E_src1\(26) & ((!\nios2_qsys_0|Add1~51\) # (!\nios2_qsys_0|E_src2\(26)))) # (!\nios2_qsys_0|E_src1\(26) & (!\nios2_qsys_0|E_src2\(26) & !\nios2_qsys_0|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(26),
	datab => \nios2_qsys_0|E_src2\(26),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~51\,
	combout => \nios2_qsys_0|Add1~52_combout\,
	cout => \nios2_qsys_0|Add1~53\);

-- Location: LCCOMB_X16_Y15_N6
\nios2_qsys_0|Add1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~54_combout\ = (\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|E_src1\(27) & (!\nios2_qsys_0|Add1~53\)) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|Add1~53\) # (GND))))) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|E_src1\(27) & 
-- (\nios2_qsys_0|Add1~53\ & VCC)) # (!\nios2_qsys_0|E_src1\(27) & (!\nios2_qsys_0|Add1~53\))))
-- \nios2_qsys_0|Add1~55\ = CARRY((\nios2_qsys_0|E_src2\(27) & ((!\nios2_qsys_0|Add1~53\) # (!\nios2_qsys_0|E_src1\(27)))) # (!\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|E_src1\(27) & !\nios2_qsys_0|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(27),
	datab => \nios2_qsys_0|E_src1\(27),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~53\,
	combout => \nios2_qsys_0|Add1~54_combout\,
	cout => \nios2_qsys_0|Add1~55\);

-- Location: LCCOMB_X16_Y15_N8
\nios2_qsys_0|Add1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~56_combout\ = ((\nios2_qsys_0|E_src2\(28) $ (\nios2_qsys_0|E_src1\(28) $ (\nios2_qsys_0|Add1~55\)))) # (GND)
-- \nios2_qsys_0|Add1~57\ = CARRY((\nios2_qsys_0|E_src2\(28) & (\nios2_qsys_0|E_src1\(28) & !\nios2_qsys_0|Add1~55\)) # (!\nios2_qsys_0|E_src2\(28) & ((\nios2_qsys_0|E_src1\(28)) # (!\nios2_qsys_0|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(28),
	datab => \nios2_qsys_0|E_src1\(28),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~55\,
	combout => \nios2_qsys_0|Add1~56_combout\,
	cout => \nios2_qsys_0|Add1~57\);

-- Location: LCCOMB_X16_Y15_N10
\nios2_qsys_0|Add1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~58_combout\ = (\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|Add1~57\)) # (!\nios2_qsys_0|E_src2\(29) & (\nios2_qsys_0|Add1~57\ & VCC)))) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29) & 
-- ((\nios2_qsys_0|Add1~57\) # (GND))) # (!\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|Add1~57\))))
-- \nios2_qsys_0|Add1~59\ = CARRY((\nios2_qsys_0|E_src1\(29) & (\nios2_qsys_0|E_src2\(29) & !\nios2_qsys_0|Add1~57\)) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|E_src2\(29)) # (!\nios2_qsys_0|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(29),
	datab => \nios2_qsys_0|E_src2\(29),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~57\,
	combout => \nios2_qsys_0|Add1~58_combout\,
	cout => \nios2_qsys_0|Add1~59\);

-- Location: LCCOMB_X16_Y15_N12
\nios2_qsys_0|Add1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~60_combout\ = ((\nios2_qsys_0|E_src1\(30) $ (\nios2_qsys_0|E_src2\(30) $ (\nios2_qsys_0|Add1~59\)))) # (GND)
-- \nios2_qsys_0|Add1~61\ = CARRY((\nios2_qsys_0|E_src1\(30) & ((!\nios2_qsys_0|Add1~59\) # (!\nios2_qsys_0|E_src2\(30)))) # (!\nios2_qsys_0|E_src1\(30) & (!\nios2_qsys_0|E_src2\(30) & !\nios2_qsys_0|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(30),
	datab => \nios2_qsys_0|E_src2\(30),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~59\,
	combout => \nios2_qsys_0|Add1~60_combout\,
	cout => \nios2_qsys_0|Add1~61\);

-- Location: LCCOMB_X16_Y15_N14
\nios2_qsys_0|Add1~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~62_combout\ = (\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add1~61\)) # (!\nios2_qsys_0|E_arith_src2\(31) & (\nios2_qsys_0|Add1~61\ & VCC)))) # (!\nios2_qsys_0|E_arith_src1\(31) & 
-- ((\nios2_qsys_0|E_arith_src2\(31) & ((\nios2_qsys_0|Add1~61\) # (GND))) # (!\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add1~61\))))
-- \nios2_qsys_0|Add1~63\ = CARRY((\nios2_qsys_0|E_arith_src1\(31) & (\nios2_qsys_0|E_arith_src2\(31) & !\nios2_qsys_0|Add1~61\)) # (!\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31)) # (!\nios2_qsys_0|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_src1\(31),
	datab => \nios2_qsys_0|E_arith_src2\(31),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~61\,
	combout => \nios2_qsys_0|Add1~62_combout\,
	cout => \nios2_qsys_0|Add1~63\);

-- Location: LCCOMB_X14_Y18_N0
\nios2_qsys_0|E_src1[9]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[9]~8_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \nios2_qsys_0|R_src1~38_combout\,
	combout => \nios2_qsys_0|E_src1[9]~8_combout\);

-- Location: FF_X14_Y18_N1
\nios2_qsys_0|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[9]~8_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(9));

-- Location: LCCOMB_X17_Y19_N12
\nios2_qsys_0|R_src2_lo[8]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[8]~15_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|R_src2_lo[8]~15_combout\);

-- Location: FF_X17_Y19_N13
\nios2_qsys_0|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[8]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(8));

-- Location: LCCOMB_X19_Y20_N4
\nios2_qsys_0|R_src2_lo[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[7]~6_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(13)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \nios2_qsys_0|D_iw\(13),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[7]~6_combout\);

-- Location: FF_X19_Y20_N5
\nios2_qsys_0|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[7]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(7));

-- Location: LCCOMB_X14_Y18_N8
\nios2_qsys_0|E_src1[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[7]~10_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~38_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \nios2_qsys_0|E_src1[7]~10_combout\);

-- Location: FF_X14_Y18_N9
\nios2_qsys_0|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[7]~10_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(7));

-- Location: LCCOMB_X16_Y19_N8
\nios2_qsys_0|R_src2_lo[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[5]~8_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(11))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[5]~8_combout\);

-- Location: FF_X16_Y19_N9
\nios2_qsys_0|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[5]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(5));

-- Location: LCCOMB_X21_Y20_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~20_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~20_combout\);

-- Location: FF_X21_Y20_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(7));

-- Location: FF_X21_Y20_N11
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X21_Y20_N24
\nios2_qsys_0|F_iw[7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~18_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \nios2_qsys_0|F_iw[7]~18_combout\);

-- Location: LCCOMB_X17_Y22_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32));

-- Location: LCCOMB_X17_Y19_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: M9K_X13_Y16_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N10
\nios2_qsys_0|F_iw[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[7]~19_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[7]~18_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[7]~18_combout\,
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios2_qsys_0|F_iw[7]~19_combout\);

-- Location: FF_X20_Y18_N11
\nios2_qsys_0|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[7]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(7));

-- Location: LCCOMB_X19_Y18_N28
\nios2_qsys_0|R_src2_lo[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[1]~3_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(7)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|R_src2_lo[1]~3_combout\);

-- Location: FF_X19_Y18_N29
\nios2_qsys_0|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(1));

-- Location: LCCOMB_X15_Y17_N16
\nios2_qsys_0|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~0_combout\ = (\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) $ (VCC))) # (!\nios2_qsys_0|E_src2\(0) & (\nios2_qsys_0|E_src1\(0) & VCC))
-- \nios2_qsys_0|Add2~1\ = CARRY((\nios2_qsys_0|E_src2\(0) & \nios2_qsys_0|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(0),
	datab => \nios2_qsys_0|E_src1\(0),
	datad => VCC,
	combout => \nios2_qsys_0|Add2~0_combout\,
	cout => \nios2_qsys_0|Add2~1\);

-- Location: LCCOMB_X15_Y17_N18
\nios2_qsys_0|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~2_combout\ = (\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1) & (\nios2_qsys_0|Add2~1\ & VCC)) # (!\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|Add2~1\)))) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1) & 
-- (!\nios2_qsys_0|Add2~1\)) # (!\nios2_qsys_0|E_src2\(1) & ((\nios2_qsys_0|Add2~1\) # (GND)))))
-- \nios2_qsys_0|Add2~3\ = CARRY((\nios2_qsys_0|E_src1\(1) & (!\nios2_qsys_0|E_src2\(1) & !\nios2_qsys_0|Add2~1\)) # (!\nios2_qsys_0|E_src1\(1) & ((!\nios2_qsys_0|Add2~1\) # (!\nios2_qsys_0|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(1),
	datab => \nios2_qsys_0|E_src2\(1),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~1\,
	combout => \nios2_qsys_0|Add2~2_combout\,
	cout => \nios2_qsys_0|Add2~3\);

-- Location: LCCOMB_X15_Y17_N20
\nios2_qsys_0|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~4_combout\ = ((\nios2_qsys_0|E_src2\(2) $ (\nios2_qsys_0|E_src1\(2) $ (!\nios2_qsys_0|Add2~3\)))) # (GND)
-- \nios2_qsys_0|Add2~5\ = CARRY((\nios2_qsys_0|E_src2\(2) & ((\nios2_qsys_0|E_src1\(2)) # (!\nios2_qsys_0|Add2~3\))) # (!\nios2_qsys_0|E_src2\(2) & (\nios2_qsys_0|E_src1\(2) & !\nios2_qsys_0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(2),
	datab => \nios2_qsys_0|E_src1\(2),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~3\,
	combout => \nios2_qsys_0|Add2~4_combout\,
	cout => \nios2_qsys_0|Add2~5\);

-- Location: LCCOMB_X15_Y17_N22
\nios2_qsys_0|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~6_combout\ = (\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|E_src1\(3) & (\nios2_qsys_0|Add2~5\ & VCC)) # (!\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|Add2~5\)))) # (!\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|E_src1\(3) & 
-- (!\nios2_qsys_0|Add2~5\)) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|Add2~5\) # (GND)))))
-- \nios2_qsys_0|Add2~7\ = CARRY((\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|E_src1\(3) & !\nios2_qsys_0|Add2~5\)) # (!\nios2_qsys_0|E_src2\(3) & ((!\nios2_qsys_0|Add2~5\) # (!\nios2_qsys_0|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(3),
	datab => \nios2_qsys_0|E_src1\(3),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~5\,
	combout => \nios2_qsys_0|Add2~6_combout\,
	cout => \nios2_qsys_0|Add2~7\);

-- Location: LCCOMB_X15_Y17_N24
\nios2_qsys_0|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~8_combout\ = ((\nios2_qsys_0|E_src2\(4) $ (\nios2_qsys_0|E_src1\(4) $ (!\nios2_qsys_0|Add2~7\)))) # (GND)
-- \nios2_qsys_0|Add2~9\ = CARRY((\nios2_qsys_0|E_src2\(4) & ((\nios2_qsys_0|E_src1\(4)) # (!\nios2_qsys_0|Add2~7\))) # (!\nios2_qsys_0|E_src2\(4) & (\nios2_qsys_0|E_src1\(4) & !\nios2_qsys_0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(4),
	datab => \nios2_qsys_0|E_src1\(4),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~7\,
	combout => \nios2_qsys_0|Add2~8_combout\,
	cout => \nios2_qsys_0|Add2~9\);

-- Location: LCCOMB_X15_Y17_N26
\nios2_qsys_0|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~10_combout\ = (\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & (\nios2_qsys_0|Add2~9\ & VCC)) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|Add2~9\)))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & 
-- (!\nios2_qsys_0|Add2~9\)) # (!\nios2_qsys_0|E_src2\(5) & ((\nios2_qsys_0|Add2~9\) # (GND)))))
-- \nios2_qsys_0|Add2~11\ = CARRY((\nios2_qsys_0|E_src1\(5) & (!\nios2_qsys_0|E_src2\(5) & !\nios2_qsys_0|Add2~9\)) # (!\nios2_qsys_0|E_src1\(5) & ((!\nios2_qsys_0|Add2~9\) # (!\nios2_qsys_0|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(5),
	datab => \nios2_qsys_0|E_src2\(5),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~9\,
	combout => \nios2_qsys_0|Add2~10_combout\,
	cout => \nios2_qsys_0|Add2~11\);

-- Location: LCCOMB_X15_Y17_N28
\nios2_qsys_0|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~12_combout\ = ((\nios2_qsys_0|E_src2\(6) $ (\nios2_qsys_0|E_src1\(6) $ (!\nios2_qsys_0|Add2~11\)))) # (GND)
-- \nios2_qsys_0|Add2~13\ = CARRY((\nios2_qsys_0|E_src2\(6) & ((\nios2_qsys_0|E_src1\(6)) # (!\nios2_qsys_0|Add2~11\))) # (!\nios2_qsys_0|E_src2\(6) & (\nios2_qsys_0|E_src1\(6) & !\nios2_qsys_0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(6),
	datab => \nios2_qsys_0|E_src1\(6),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~11\,
	combout => \nios2_qsys_0|Add2~12_combout\,
	cout => \nios2_qsys_0|Add2~13\);

-- Location: LCCOMB_X15_Y17_N30
\nios2_qsys_0|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~14_combout\ = (\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & (\nios2_qsys_0|Add2~13\ & VCC)) # (!\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|Add2~13\)))) # (!\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & 
-- (!\nios2_qsys_0|Add2~13\)) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|Add2~13\) # (GND)))))
-- \nios2_qsys_0|Add2~15\ = CARRY((\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|E_src1\(7) & !\nios2_qsys_0|Add2~13\)) # (!\nios2_qsys_0|E_src2\(7) & ((!\nios2_qsys_0|Add2~13\) # (!\nios2_qsys_0|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(7),
	datab => \nios2_qsys_0|E_src1\(7),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~13\,
	combout => \nios2_qsys_0|Add2~14_combout\,
	cout => \nios2_qsys_0|Add2~15\);

-- Location: LCCOMB_X15_Y16_N0
\nios2_qsys_0|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~16_combout\ = ((\nios2_qsys_0|E_src1\(8) $ (\nios2_qsys_0|E_src2\(8) $ (!\nios2_qsys_0|Add2~15\)))) # (GND)
-- \nios2_qsys_0|Add2~17\ = CARRY((\nios2_qsys_0|E_src1\(8) & ((\nios2_qsys_0|E_src2\(8)) # (!\nios2_qsys_0|Add2~15\))) # (!\nios2_qsys_0|E_src1\(8) & (\nios2_qsys_0|E_src2\(8) & !\nios2_qsys_0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(8),
	datab => \nios2_qsys_0|E_src2\(8),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~15\,
	combout => \nios2_qsys_0|Add2~16_combout\,
	cout => \nios2_qsys_0|Add2~17\);

-- Location: LCCOMB_X15_Y16_N2
\nios2_qsys_0|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~18_combout\ = (\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & (\nios2_qsys_0|Add2~17\ & VCC)) # (!\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|Add2~17\)))) # (!\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & 
-- (!\nios2_qsys_0|Add2~17\)) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|Add2~17\) # (GND)))))
-- \nios2_qsys_0|Add2~19\ = CARRY((\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|E_src1\(9) & !\nios2_qsys_0|Add2~17\)) # (!\nios2_qsys_0|E_src2\(9) & ((!\nios2_qsys_0|Add2~17\) # (!\nios2_qsys_0|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(9),
	datab => \nios2_qsys_0|E_src1\(9),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~17\,
	combout => \nios2_qsys_0|Add2~18_combout\,
	cout => \nios2_qsys_0|Add2~19\);

-- Location: LCCOMB_X15_Y16_N4
\nios2_qsys_0|Add2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~20_combout\ = ((\nios2_qsys_0|E_src1\(10) $ (\nios2_qsys_0|E_src2\(10) $ (!\nios2_qsys_0|Add2~19\)))) # (GND)
-- \nios2_qsys_0|Add2~21\ = CARRY((\nios2_qsys_0|E_src1\(10) & ((\nios2_qsys_0|E_src2\(10)) # (!\nios2_qsys_0|Add2~19\))) # (!\nios2_qsys_0|E_src1\(10) & (\nios2_qsys_0|E_src2\(10) & !\nios2_qsys_0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(10),
	datab => \nios2_qsys_0|E_src2\(10),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~19\,
	combout => \nios2_qsys_0|Add2~20_combout\,
	cout => \nios2_qsys_0|Add2~21\);

-- Location: LCCOMB_X15_Y16_N6
\nios2_qsys_0|Add2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~22_combout\ = (\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & (\nios2_qsys_0|Add2~21\ & VCC)) # (!\nios2_qsys_0|E_src1\(11) & (!\nios2_qsys_0|Add2~21\)))) # (!\nios2_qsys_0|E_src2\(11) & ((\nios2_qsys_0|E_src1\(11) & 
-- (!\nios2_qsys_0|Add2~21\)) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|Add2~21\) # (GND)))))
-- \nios2_qsys_0|Add2~23\ = CARRY((\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|E_src1\(11) & !\nios2_qsys_0|Add2~21\)) # (!\nios2_qsys_0|E_src2\(11) & ((!\nios2_qsys_0|Add2~21\) # (!\nios2_qsys_0|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(11),
	datab => \nios2_qsys_0|E_src1\(11),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~21\,
	combout => \nios2_qsys_0|Add2~22_combout\,
	cout => \nios2_qsys_0|Add2~23\);

-- Location: LCCOMB_X15_Y16_N8
\nios2_qsys_0|Add2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~24_combout\ = ((\nios2_qsys_0|E_src1\(12) $ (\nios2_qsys_0|E_src2\(12) $ (!\nios2_qsys_0|Add2~23\)))) # (GND)
-- \nios2_qsys_0|Add2~25\ = CARRY((\nios2_qsys_0|E_src1\(12) & ((\nios2_qsys_0|E_src2\(12)) # (!\nios2_qsys_0|Add2~23\))) # (!\nios2_qsys_0|E_src1\(12) & (\nios2_qsys_0|E_src2\(12) & !\nios2_qsys_0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(12),
	datab => \nios2_qsys_0|E_src2\(12),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~23\,
	combout => \nios2_qsys_0|Add2~24_combout\,
	cout => \nios2_qsys_0|Add2~25\);

-- Location: LCCOMB_X15_Y16_N10
\nios2_qsys_0|Add2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~26_combout\ = (\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & (\nios2_qsys_0|Add2~25\ & VCC)) # (!\nios2_qsys_0|E_src1\(13) & (!\nios2_qsys_0|Add2~25\)))) # (!\nios2_qsys_0|E_src2\(13) & ((\nios2_qsys_0|E_src1\(13) & 
-- (!\nios2_qsys_0|Add2~25\)) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|Add2~25\) # (GND)))))
-- \nios2_qsys_0|Add2~27\ = CARRY((\nios2_qsys_0|E_src2\(13) & (!\nios2_qsys_0|E_src1\(13) & !\nios2_qsys_0|Add2~25\)) # (!\nios2_qsys_0|E_src2\(13) & ((!\nios2_qsys_0|Add2~25\) # (!\nios2_qsys_0|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(13),
	datab => \nios2_qsys_0|E_src1\(13),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~25\,
	combout => \nios2_qsys_0|Add2~26_combout\,
	cout => \nios2_qsys_0|Add2~27\);

-- Location: LCCOMB_X15_Y16_N12
\nios2_qsys_0|Add2~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~28_combout\ = ((\nios2_qsys_0|E_src1\(14) $ (\nios2_qsys_0|E_src2\(14) $ (!\nios2_qsys_0|Add2~27\)))) # (GND)
-- \nios2_qsys_0|Add2~29\ = CARRY((\nios2_qsys_0|E_src1\(14) & ((\nios2_qsys_0|E_src2\(14)) # (!\nios2_qsys_0|Add2~27\))) # (!\nios2_qsys_0|E_src1\(14) & (\nios2_qsys_0|E_src2\(14) & !\nios2_qsys_0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(14),
	datab => \nios2_qsys_0|E_src2\(14),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~27\,
	combout => \nios2_qsys_0|Add2~28_combout\,
	cout => \nios2_qsys_0|Add2~29\);

-- Location: LCCOMB_X15_Y16_N14
\nios2_qsys_0|Add2~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~30_combout\ = (\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & (\nios2_qsys_0|Add2~29\ & VCC)) # (!\nios2_qsys_0|E_src1\(15) & (!\nios2_qsys_0|Add2~29\)))) # (!\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|E_src1\(15) & 
-- (!\nios2_qsys_0|Add2~29\)) # (!\nios2_qsys_0|E_src1\(15) & ((\nios2_qsys_0|Add2~29\) # (GND)))))
-- \nios2_qsys_0|Add2~31\ = CARRY((\nios2_qsys_0|E_src2\(15) & (!\nios2_qsys_0|E_src1\(15) & !\nios2_qsys_0|Add2~29\)) # (!\nios2_qsys_0|E_src2\(15) & ((!\nios2_qsys_0|Add2~29\) # (!\nios2_qsys_0|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(15),
	datab => \nios2_qsys_0|E_src1\(15),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~29\,
	combout => \nios2_qsys_0|Add2~30_combout\,
	cout => \nios2_qsys_0|Add2~31\);

-- Location: LCCOMB_X15_Y16_N16
\nios2_qsys_0|Add2~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~32_combout\ = ((\nios2_qsys_0|E_src1\(16) $ (\nios2_qsys_0|E_src2\(16) $ (!\nios2_qsys_0|Add2~31\)))) # (GND)
-- \nios2_qsys_0|Add2~33\ = CARRY((\nios2_qsys_0|E_src1\(16) & ((\nios2_qsys_0|E_src2\(16)) # (!\nios2_qsys_0|Add2~31\))) # (!\nios2_qsys_0|E_src1\(16) & (\nios2_qsys_0|E_src2\(16) & !\nios2_qsys_0|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(16),
	datab => \nios2_qsys_0|E_src2\(16),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~31\,
	combout => \nios2_qsys_0|Add2~32_combout\,
	cout => \nios2_qsys_0|Add2~33\);

-- Location: LCCOMB_X15_Y16_N18
\nios2_qsys_0|Add2~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~34_combout\ = (\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & (\nios2_qsys_0|Add2~33\ & VCC)) # (!\nios2_qsys_0|E_src1\(17) & (!\nios2_qsys_0|Add2~33\)))) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|E_src1\(17) & 
-- (!\nios2_qsys_0|Add2~33\)) # (!\nios2_qsys_0|E_src1\(17) & ((\nios2_qsys_0|Add2~33\) # (GND)))))
-- \nios2_qsys_0|Add2~35\ = CARRY((\nios2_qsys_0|E_src2\(17) & (!\nios2_qsys_0|E_src1\(17) & !\nios2_qsys_0|Add2~33\)) # (!\nios2_qsys_0|E_src2\(17) & ((!\nios2_qsys_0|Add2~33\) # (!\nios2_qsys_0|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(17),
	datab => \nios2_qsys_0|E_src1\(17),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~33\,
	combout => \nios2_qsys_0|Add2~34_combout\,
	cout => \nios2_qsys_0|Add2~35\);

-- Location: LCCOMB_X15_Y16_N20
\nios2_qsys_0|Add2~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~36_combout\ = ((\nios2_qsys_0|E_src2\(18) $ (\nios2_qsys_0|E_src1\(18) $ (!\nios2_qsys_0|Add2~35\)))) # (GND)
-- \nios2_qsys_0|Add2~37\ = CARRY((\nios2_qsys_0|E_src2\(18) & ((\nios2_qsys_0|E_src1\(18)) # (!\nios2_qsys_0|Add2~35\))) # (!\nios2_qsys_0|E_src2\(18) & (\nios2_qsys_0|E_src1\(18) & !\nios2_qsys_0|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(18),
	datab => \nios2_qsys_0|E_src1\(18),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~35\,
	combout => \nios2_qsys_0|Add2~36_combout\,
	cout => \nios2_qsys_0|Add2~37\);

-- Location: LCCOMB_X15_Y16_N22
\nios2_qsys_0|Add2~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~38_combout\ = (\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & (\nios2_qsys_0|Add2~37\ & VCC)) # (!\nios2_qsys_0|E_src2\(19) & (!\nios2_qsys_0|Add2~37\)))) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|E_src2\(19) & 
-- (!\nios2_qsys_0|Add2~37\)) # (!\nios2_qsys_0|E_src2\(19) & ((\nios2_qsys_0|Add2~37\) # (GND)))))
-- \nios2_qsys_0|Add2~39\ = CARRY((\nios2_qsys_0|E_src1\(19) & (!\nios2_qsys_0|E_src2\(19) & !\nios2_qsys_0|Add2~37\)) # (!\nios2_qsys_0|E_src1\(19) & ((!\nios2_qsys_0|Add2~37\) # (!\nios2_qsys_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(19),
	datab => \nios2_qsys_0|E_src2\(19),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~37\,
	combout => \nios2_qsys_0|Add2~38_combout\,
	cout => \nios2_qsys_0|Add2~39\);

-- Location: LCCOMB_X15_Y16_N24
\nios2_qsys_0|Add2~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~40_combout\ = ((\nios2_qsys_0|E_src1\(20) $ (\nios2_qsys_0|E_src2\(20) $ (!\nios2_qsys_0|Add2~39\)))) # (GND)
-- \nios2_qsys_0|Add2~41\ = CARRY((\nios2_qsys_0|E_src1\(20) & ((\nios2_qsys_0|E_src2\(20)) # (!\nios2_qsys_0|Add2~39\))) # (!\nios2_qsys_0|E_src1\(20) & (\nios2_qsys_0|E_src2\(20) & !\nios2_qsys_0|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(20),
	datab => \nios2_qsys_0|E_src2\(20),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~39\,
	combout => \nios2_qsys_0|Add2~40_combout\,
	cout => \nios2_qsys_0|Add2~41\);

-- Location: LCCOMB_X15_Y16_N26
\nios2_qsys_0|Add2~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~42_combout\ = (\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|E_src2\(21) & (\nios2_qsys_0|Add2~41\ & VCC)) # (!\nios2_qsys_0|E_src2\(21) & (!\nios2_qsys_0|Add2~41\)))) # (!\nios2_qsys_0|E_src1\(21) & ((\nios2_qsys_0|E_src2\(21) & 
-- (!\nios2_qsys_0|Add2~41\)) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|Add2~41\) # (GND)))))
-- \nios2_qsys_0|Add2~43\ = CARRY((\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|E_src2\(21) & !\nios2_qsys_0|Add2~41\)) # (!\nios2_qsys_0|E_src1\(21) & ((!\nios2_qsys_0|Add2~41\) # (!\nios2_qsys_0|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(21),
	datab => \nios2_qsys_0|E_src2\(21),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~41\,
	combout => \nios2_qsys_0|Add2~42_combout\,
	cout => \nios2_qsys_0|Add2~43\);

-- Location: LCCOMB_X15_Y16_N28
\nios2_qsys_0|Add2~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~44_combout\ = ((\nios2_qsys_0|E_src1\(22) $ (\nios2_qsys_0|E_src2\(22) $ (!\nios2_qsys_0|Add2~43\)))) # (GND)
-- \nios2_qsys_0|Add2~45\ = CARRY((\nios2_qsys_0|E_src1\(22) & ((\nios2_qsys_0|E_src2\(22)) # (!\nios2_qsys_0|Add2~43\))) # (!\nios2_qsys_0|E_src1\(22) & (\nios2_qsys_0|E_src2\(22) & !\nios2_qsys_0|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(22),
	datab => \nios2_qsys_0|E_src2\(22),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~43\,
	combout => \nios2_qsys_0|Add2~44_combout\,
	cout => \nios2_qsys_0|Add2~45\);

-- Location: LCCOMB_X15_Y16_N30
\nios2_qsys_0|Add2~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~46_combout\ = (\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|E_src1\(23) & (\nios2_qsys_0|Add2~45\ & VCC)) # (!\nios2_qsys_0|E_src1\(23) & (!\nios2_qsys_0|Add2~45\)))) # (!\nios2_qsys_0|E_src2\(23) & ((\nios2_qsys_0|E_src1\(23) & 
-- (!\nios2_qsys_0|Add2~45\)) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|Add2~45\) # (GND)))))
-- \nios2_qsys_0|Add2~47\ = CARRY((\nios2_qsys_0|E_src2\(23) & (!\nios2_qsys_0|E_src1\(23) & !\nios2_qsys_0|Add2~45\)) # (!\nios2_qsys_0|E_src2\(23) & ((!\nios2_qsys_0|Add2~45\) # (!\nios2_qsys_0|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(23),
	datab => \nios2_qsys_0|E_src1\(23),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~45\,
	combout => \nios2_qsys_0|Add2~46_combout\,
	cout => \nios2_qsys_0|Add2~47\);

-- Location: LCCOMB_X15_Y15_N0
\nios2_qsys_0|Add2~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~48_combout\ = ((\nios2_qsys_0|E_src1\(24) $ (\nios2_qsys_0|E_src2\(24) $ (!\nios2_qsys_0|Add2~47\)))) # (GND)
-- \nios2_qsys_0|Add2~49\ = CARRY((\nios2_qsys_0|E_src1\(24) & ((\nios2_qsys_0|E_src2\(24)) # (!\nios2_qsys_0|Add2~47\))) # (!\nios2_qsys_0|E_src1\(24) & (\nios2_qsys_0|E_src2\(24) & !\nios2_qsys_0|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(24),
	datab => \nios2_qsys_0|E_src2\(24),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~47\,
	combout => \nios2_qsys_0|Add2~48_combout\,
	cout => \nios2_qsys_0|Add2~49\);

-- Location: LCCOMB_X15_Y15_N2
\nios2_qsys_0|Add2~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~50_combout\ = (\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & (\nios2_qsys_0|Add2~49\ & VCC)) # (!\nios2_qsys_0|E_src2\(25) & (!\nios2_qsys_0|Add2~49\)))) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|E_src2\(25) & 
-- (!\nios2_qsys_0|Add2~49\)) # (!\nios2_qsys_0|E_src2\(25) & ((\nios2_qsys_0|Add2~49\) # (GND)))))
-- \nios2_qsys_0|Add2~51\ = CARRY((\nios2_qsys_0|E_src1\(25) & (!\nios2_qsys_0|E_src2\(25) & !\nios2_qsys_0|Add2~49\)) # (!\nios2_qsys_0|E_src1\(25) & ((!\nios2_qsys_0|Add2~49\) # (!\nios2_qsys_0|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(25),
	datab => \nios2_qsys_0|E_src2\(25),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~49\,
	combout => \nios2_qsys_0|Add2~50_combout\,
	cout => \nios2_qsys_0|Add2~51\);

-- Location: LCCOMB_X15_Y15_N4
\nios2_qsys_0|Add2~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~52_combout\ = ((\nios2_qsys_0|E_src2\(26) $ (\nios2_qsys_0|E_src1\(26) $ (!\nios2_qsys_0|Add2~51\)))) # (GND)
-- \nios2_qsys_0|Add2~53\ = CARRY((\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|E_src1\(26)) # (!\nios2_qsys_0|Add2~51\))) # (!\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|E_src1\(26) & !\nios2_qsys_0|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(26),
	datab => \nios2_qsys_0|E_src1\(26),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~51\,
	combout => \nios2_qsys_0|Add2~52_combout\,
	cout => \nios2_qsys_0|Add2~53\);

-- Location: LCCOMB_X15_Y15_N6
\nios2_qsys_0|Add2~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~54_combout\ = (\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27) & (\nios2_qsys_0|Add2~53\ & VCC)) # (!\nios2_qsys_0|E_src2\(27) & (!\nios2_qsys_0|Add2~53\)))) # (!\nios2_qsys_0|E_src1\(27) & ((\nios2_qsys_0|E_src2\(27) & 
-- (!\nios2_qsys_0|Add2~53\)) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|Add2~53\) # (GND)))))
-- \nios2_qsys_0|Add2~55\ = CARRY((\nios2_qsys_0|E_src1\(27) & (!\nios2_qsys_0|E_src2\(27) & !\nios2_qsys_0|Add2~53\)) # (!\nios2_qsys_0|E_src1\(27) & ((!\nios2_qsys_0|Add2~53\) # (!\nios2_qsys_0|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(27),
	datab => \nios2_qsys_0|E_src2\(27),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~53\,
	combout => \nios2_qsys_0|Add2~54_combout\,
	cout => \nios2_qsys_0|Add2~55\);

-- Location: LCCOMB_X15_Y15_N8
\nios2_qsys_0|Add2~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~56_combout\ = ((\nios2_qsys_0|E_src2\(28) $ (\nios2_qsys_0|E_src1\(28) $ (!\nios2_qsys_0|Add2~55\)))) # (GND)
-- \nios2_qsys_0|Add2~57\ = CARRY((\nios2_qsys_0|E_src2\(28) & ((\nios2_qsys_0|E_src1\(28)) # (!\nios2_qsys_0|Add2~55\))) # (!\nios2_qsys_0|E_src2\(28) & (\nios2_qsys_0|E_src1\(28) & !\nios2_qsys_0|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(28),
	datab => \nios2_qsys_0|E_src1\(28),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~55\,
	combout => \nios2_qsys_0|Add2~56_combout\,
	cout => \nios2_qsys_0|Add2~57\);

-- Location: LCCOMB_X15_Y15_N10
\nios2_qsys_0|Add2~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~58_combout\ = (\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|E_src1\(29) & (\nios2_qsys_0|Add2~57\ & VCC)) # (!\nios2_qsys_0|E_src1\(29) & (!\nios2_qsys_0|Add2~57\)))) # (!\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|E_src1\(29) & 
-- (!\nios2_qsys_0|Add2~57\)) # (!\nios2_qsys_0|E_src1\(29) & ((\nios2_qsys_0|Add2~57\) # (GND)))))
-- \nios2_qsys_0|Add2~59\ = CARRY((\nios2_qsys_0|E_src2\(29) & (!\nios2_qsys_0|E_src1\(29) & !\nios2_qsys_0|Add2~57\)) # (!\nios2_qsys_0|E_src2\(29) & ((!\nios2_qsys_0|Add2~57\) # (!\nios2_qsys_0|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(29),
	datab => \nios2_qsys_0|E_src1\(29),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~57\,
	combout => \nios2_qsys_0|Add2~58_combout\,
	cout => \nios2_qsys_0|Add2~59\);

-- Location: LCCOMB_X15_Y15_N12
\nios2_qsys_0|Add2~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~60_combout\ = ((\nios2_qsys_0|E_src2\(30) $ (\nios2_qsys_0|E_src1\(30) $ (!\nios2_qsys_0|Add2~59\)))) # (GND)
-- \nios2_qsys_0|Add2~61\ = CARRY((\nios2_qsys_0|E_src2\(30) & ((\nios2_qsys_0|E_src1\(30)) # (!\nios2_qsys_0|Add2~59\))) # (!\nios2_qsys_0|E_src2\(30) & (\nios2_qsys_0|E_src1\(30) & !\nios2_qsys_0|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(30),
	datab => \nios2_qsys_0|E_src1\(30),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~59\,
	combout => \nios2_qsys_0|Add2~60_combout\,
	cout => \nios2_qsys_0|Add2~61\);

-- Location: LCCOMB_X15_Y15_N14
\nios2_qsys_0|Add2~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~62_combout\ = (\nios2_qsys_0|E_arith_src1\(31) & ((\nios2_qsys_0|E_arith_src2\(31) & (\nios2_qsys_0|Add2~61\ & VCC)) # (!\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add2~61\)))) # (!\nios2_qsys_0|E_arith_src1\(31) & 
-- ((\nios2_qsys_0|E_arith_src2\(31) & (!\nios2_qsys_0|Add2~61\)) # (!\nios2_qsys_0|E_arith_src2\(31) & ((\nios2_qsys_0|Add2~61\) # (GND)))))
-- \nios2_qsys_0|Add2~63\ = CARRY((\nios2_qsys_0|E_arith_src1\(31) & (!\nios2_qsys_0|E_arith_src2\(31) & !\nios2_qsys_0|Add2~61\)) # (!\nios2_qsys_0|E_arith_src1\(31) & ((!\nios2_qsys_0|Add2~61\) # (!\nios2_qsys_0|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_src1\(31),
	datab => \nios2_qsys_0|E_arith_src2\(31),
	datad => VCC,
	cin => \nios2_qsys_0|Add2~61\,
	combout => \nios2_qsys_0|Add2~62_combout\,
	cout => \nios2_qsys_0|Add2~63\);

-- Location: LCCOMB_X14_Y15_N24
\nios2_qsys_0|E_logic_result[31]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[31]~13_combout\ = (\nios2_qsys_0|E_src1\(31) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(31)))))) # (!\nios2_qsys_0|E_src1\(31) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(31)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(31),
	datad => \nios2_qsys_0|E_src2\(31),
	combout => \nios2_qsys_0|E_logic_result[31]~13_combout\);

-- Location: LCCOMB_X17_Y15_N20
\nios2_qsys_0|E_alu_result[31]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~35_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(31)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[31]~13_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_logic_result[31]~13_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(31),
	datad => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~35_combout\);

-- Location: LCCOMB_X17_Y15_N6
\nios2_qsys_0|E_alu_result[31]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~36_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[31]~35_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[31]~35_combout\ & 
-- (\nios2_qsys_0|Add1~62_combout\)) # (!\nios2_qsys_0|E_alu_result[31]~35_combout\ & ((\nios2_qsys_0|Add2~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~62_combout\,
	datab => \nios2_qsys_0|Add2~62_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|E_alu_result[31]~35_combout\,
	combout => \nios2_qsys_0|E_alu_result[31]~36_combout\);

-- Location: LCCOMB_X14_Y19_N28
\nios2_qsys_0|E_alu_result[31]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[31]~69_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[31]~36_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|E_alu_result[31]~36_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[31]~69_combout\);

-- Location: FF_X14_Y19_N29
\nios2_qsys_0|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[31]~69_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(31));

-- Location: LCCOMB_X14_Y19_N6
\nios2_qsys_0|W_rf_wr_data[31]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[31]~20_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & ((\nios2_qsys_0|W_alu_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|av_ld_byte3_data\(7),
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(31),
	combout => \nios2_qsys_0|W_rf_wr_data[31]~20_combout\);

-- Location: LCCOMB_X12_Y18_N4
\nios2_qsys_0|R_src1[30]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[30]~43_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[30]~43_combout\);

-- Location: FF_X12_Y18_N5
\nios2_qsys_0|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[30]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(30));

-- Location: LCCOMB_X16_Y15_N18
\nios2_qsys_0|E_logic_result[30]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[30]~14_combout\ = (\nios2_qsys_0|E_src2\(30) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(30)))))) # (!\nios2_qsys_0|E_src2\(30) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(30)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src2\(30),
	datad => \nios2_qsys_0|E_src1\(30),
	combout => \nios2_qsys_0|E_logic_result[30]~14_combout\);

-- Location: LCCOMB_X17_Y15_N0
\nios2_qsys_0|E_alu_result[30]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~37_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(30)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[30]~14_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_logic_result[30]~14_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(30),
	datad => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	combout => \nios2_qsys_0|E_alu_result[30]~37_combout\);

-- Location: LCCOMB_X17_Y15_N18
\nios2_qsys_0|E_alu_result[30]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~38_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[30]~37_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[30]~37_combout\ & 
-- (\nios2_qsys_0|Add1~60_combout\)) # (!\nios2_qsys_0|E_alu_result[30]~37_combout\ & ((\nios2_qsys_0|Add2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~60_combout\,
	datab => \nios2_qsys_0|Add2~60_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|E_alu_result[30]~37_combout\,
	combout => \nios2_qsys_0|E_alu_result[30]~38_combout\);

-- Location: LCCOMB_X17_Y15_N22
\nios2_qsys_0|E_alu_result[30]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[30]~70_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[30]~38_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|E_alu_result[30]~38_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[30]~70_combout\);

-- Location: FF_X17_Y15_N23
\nios2_qsys_0|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[30]~70_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(30));

-- Location: LCCOMB_X16_Y19_N10
\nios2_qsys_0|E_mem_byte_en[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[3]~5_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|E_arith_result[1]~4_combout\ & ((\nios2_qsys_0|E_arith_result[0]~2_combout\) # (\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|E_arith_result[1]~4_combout\,
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X16_Y19_N11
\nios2_qsys_0|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(3));

-- Location: LCCOMB_X17_Y22_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X19_Y20_N2
\nios2_qsys_0|d_writedata[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[31]~feeder_combout\ = \nios2_qsys_0|d_writedata[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata[31]~7_combout\,
	combout => \nios2_qsys_0|d_writedata[31]~feeder_combout\);

-- Location: FF_X19_Y20_N3
\nios2_qsys_0|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[31]~feeder_combout\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(31));

-- Location: LCCOMB_X19_Y20_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: M9K_X13_Y20_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N28
\nios2_qsys_0|av_ld_byte3_data_nxt~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X17_Y20_N26
\nios2_qsys_0|av_ld_byte3_data_nxt~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_ld_byte3_data_nxt~6_combout\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X17_Y20_N27
\nios2_qsys_0|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(6));

-- Location: LCCOMB_X17_Y20_N0
\nios2_qsys_0|W_rf_wr_data[30]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[30]~21_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(30) & ((!\nios2_qsys_0|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(30),
	datac => \nios2_qsys_0|av_ld_byte3_data\(6),
	datad => \nios2_qsys_0|E_alu_result~34_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[30]~21_combout\);

-- Location: LCCOMB_X12_Y18_N6
\nios2_qsys_0|R_src1[29]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[29]~44_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[29]~44_combout\);

-- Location: FF_X12_Y18_N7
\nios2_qsys_0|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[29]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(29));

-- Location: LCCOMB_X16_Y15_N20
\nios2_qsys_0|E_logic_result[29]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[29]~15_combout\ = (\nios2_qsys_0|E_src2\(29) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(29)))))) # (!\nios2_qsys_0|E_src2\(29) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(29)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(29),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(29),
	combout => \nios2_qsys_0|E_logic_result[29]~15_combout\);

-- Location: LCCOMB_X17_Y15_N28
\nios2_qsys_0|E_alu_result[29]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~39_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(29)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[29]~15_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_logic_result[29]~15_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(29),
	datad => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	combout => \nios2_qsys_0|E_alu_result[29]~39_combout\);

-- Location: LCCOMB_X17_Y15_N14
\nios2_qsys_0|E_alu_result[29]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~40_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[29]~39_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[29]~39_combout\ & 
-- (\nios2_qsys_0|Add1~58_combout\)) # (!\nios2_qsys_0|E_alu_result[29]~39_combout\ & ((\nios2_qsys_0|Add2~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~58_combout\,
	datab => \nios2_qsys_0|Add2~58_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|E_alu_result[29]~39_combout\,
	combout => \nios2_qsys_0|E_alu_result[29]~40_combout\);

-- Location: LCCOMB_X17_Y15_N24
\nios2_qsys_0|E_alu_result[29]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[29]~71_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[29]~40_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|E_alu_result[29]~40_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[29]~71_combout\);

-- Location: FF_X17_Y15_N25
\nios2_qsys_0|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[29]~71_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(29));

-- Location: LCCOMB_X22_Y22_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~35_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~35_combout\);

-- Location: FF_X22_Y22_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(29));

-- Location: FF_X23_Y18_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X23_Y18_N28
\nios2_qsys_0|av_ld_byte3_data_nxt~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X17_Y20_N8
\nios2_qsys_0|av_ld_byte3_data_nxt~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~8_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X17_Y20_N9
\nios2_qsys_0|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(5));

-- Location: LCCOMB_X17_Y20_N24
\nios2_qsys_0|W_rf_wr_data[29]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[29]~22_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(29) & ((!\nios2_qsys_0|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(29),
	datac => \nios2_qsys_0|av_ld_byte3_data\(5),
	datad => \nios2_qsys_0|E_alu_result~34_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[29]~22_combout\);

-- Location: LCCOMB_X20_Y15_N14
\nios2_qsys_0|R_src1[28]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[28]~45_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[28]~45_combout\);

-- Location: FF_X20_Y15_N15
\nios2_qsys_0|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[28]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(28));

-- Location: LCCOMB_X16_Y15_N30
\nios2_qsys_0|E_logic_result[28]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[28]~16_combout\ = (\nios2_qsys_0|E_src1\(28) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(28)))))) # (!\nios2_qsys_0|E_src1\(28) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(28)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(28),
	datad => \nios2_qsys_0|E_src2\(28),
	combout => \nios2_qsys_0|E_logic_result[28]~16_combout\);

-- Location: LCCOMB_X15_Y19_N24
\nios2_qsys_0|E_alu_result[28]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~41_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(28)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[28]~16_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[28]~16_combout\,
	datab => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_alu_result[28]~41_combout\);

-- Location: LCCOMB_X15_Y19_N26
\nios2_qsys_0|E_alu_result[28]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~42_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[28]~41_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[28]~41_combout\ & 
-- ((\nios2_qsys_0|Add1~56_combout\))) # (!\nios2_qsys_0|E_alu_result[28]~41_combout\ & (\nios2_qsys_0|Add2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~56_combout\,
	datab => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datac => \nios2_qsys_0|Add1~56_combout\,
	datad => \nios2_qsys_0|E_alu_result[28]~41_combout\,
	combout => \nios2_qsys_0|E_alu_result[28]~42_combout\);

-- Location: LCCOMB_X15_Y19_N0
\nios2_qsys_0|E_alu_result[28]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[28]~72_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[28]~42_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|E_alu_result[28]~42_combout\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[28]~72_combout\);

-- Location: FF_X15_Y19_N1
\nios2_qsys_0|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[28]~72_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(28));

-- Location: LCCOMB_X17_Y21_N18
\nios2_qsys_0|d_writedata[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[29]~feeder_combout\ = \nios2_qsys_0|d_writedata[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[29]~5_combout\,
	combout => \nios2_qsys_0|d_writedata[29]~feeder_combout\);

-- Location: FF_X17_Y21_N19
\nios2_qsys_0|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[29]~feeder_combout\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(29));

-- Location: LCCOMB_X17_Y21_N12
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: M9K_X25_Y17_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N20
\nios2_qsys_0|av_ld_byte3_data_nxt~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X17_Y20_N22
\nios2_qsys_0|av_ld_byte3_data_nxt~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~10_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\);

-- Location: FF_X17_Y20_N23
\nios2_qsys_0|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(4));

-- Location: LCCOMB_X17_Y20_N10
\nios2_qsys_0|W_rf_wr_data[28]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[28]~23_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(28) & ((!\nios2_qsys_0|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(28),
	datac => \nios2_qsys_0|av_ld_byte3_data\(4),
	datad => \nios2_qsys_0|E_alu_result~34_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[28]~23_combout\);

-- Location: LCCOMB_X20_Y15_N24
\nios2_qsys_0|R_src1[27]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[27]~46_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[27]~46_combout\);

-- Location: FF_X20_Y15_N25
\nios2_qsys_0|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[27]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(27));

-- Location: LCCOMB_X16_Y15_N22
\nios2_qsys_0|E_logic_result[27]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[27]~29_combout\ = (\nios2_qsys_0|E_src2\(27) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(27)))))) # (!\nios2_qsys_0|E_src2\(27) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(27)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(27),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src1\(27),
	combout => \nios2_qsys_0|E_logic_result[27]~29_combout\);

-- Location: LCCOMB_X15_Y15_N26
\nios2_qsys_0|E_alu_result[27]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~43_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & (\nios2_qsys_0|E_shift_rot_result\(27))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[27]~29_combout\))))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(27),
	datac => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datad => \nios2_qsys_0|E_logic_result[27]~29_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~43_combout\);

-- Location: LCCOMB_X15_Y15_N28
\nios2_qsys_0|E_alu_result[27]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~44_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[27]~43_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[27]~43_combout\ & 
-- ((\nios2_qsys_0|Add1~54_combout\))) # (!\nios2_qsys_0|E_alu_result[27]~43_combout\ & (\nios2_qsys_0|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~54_combout\,
	datab => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datac => \nios2_qsys_0|E_alu_result[27]~43_combout\,
	datad => \nios2_qsys_0|Add1~54_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~44_combout\);

-- Location: LCCOMB_X14_Y20_N26
\nios2_qsys_0|E_alu_result[27]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[27]~73_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[27]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|E_alu_result[27]~44_combout\,
	combout => \nios2_qsys_0|E_alu_result[27]~73_combout\);

-- Location: FF_X14_Y20_N27
\nios2_qsys_0|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[27]~73_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(27));

-- Location: LCCOMB_X16_Y19_N2
\nios2_qsys_0|d_writedata[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[27]~feeder_combout\ = \nios2_qsys_0|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[27]~3_combout\,
	combout => \nios2_qsys_0|d_writedata[27]~feeder_combout\);

-- Location: FF_X16_Y19_N3
\nios2_qsys_0|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[27]~feeder_combout\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(27));

-- Location: LCCOMB_X17_Y21_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ = (\nios2_qsys_0|d_writedata\(27) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(27),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: M9K_X25_Y18_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y21_N26
\nios2_qsys_0|av_ld_byte3_data_nxt~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X17_Y20_N4
\nios2_qsys_0|av_ld_byte3_data_nxt~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte3_data_nxt~12_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X17_Y20_N5
\nios2_qsys_0|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(3));

-- Location: LCCOMB_X14_Y20_N28
\nios2_qsys_0|W_rf_wr_data[27]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[27]~24_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & (\nios2_qsys_0|W_alu_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~34_combout\,
	datac => \nios2_qsys_0|W_alu_result\(27),
	datad => \nios2_qsys_0|av_ld_byte3_data\(3),
	combout => \nios2_qsys_0|W_rf_wr_data[27]~24_combout\);

-- Location: LCCOMB_X19_Y20_N10
\nios2_qsys_0|E_st_data[23]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[23]~2_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \nios2_qsys_0|E_st_data[23]~2_combout\);

-- Location: FF_X19_Y20_N11
\nios2_qsys_0|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[23]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(23));

-- Location: LCCOMB_X19_Y20_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X19_Y20_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(23));

-- Location: LCCOMB_X19_Y20_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X19_Y20_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X19_Y20_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~18_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(23)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(23),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~18_combout\);

-- Location: LCCOMB_X19_Y22_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X19_Y22_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(24));

-- Location: LCCOMB_X19_Y22_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~19_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(24))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(24),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~19_combout\);

-- Location: LCCOMB_X22_Y23_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X22_Y23_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X22_Y22_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X22_Y22_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X19_Y22_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ = (\nios2_qsys_0|d_writedata\(26) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(26),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X19_Y22_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(26));

-- Location: LCCOMB_X19_Y22_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~21_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(26))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(26),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~21_combout\);

-- Location: LCCOMB_X24_Y21_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X24_Y21_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X24_Y21_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ = (\nios2_qsys_0|d_writedata\(27) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(27),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X24_Y21_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(27));

-- Location: LCCOMB_X24_Y21_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~26_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(27))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(27),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~26_combout\);

-- Location: LCCOMB_X21_Y15_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ = (\nios2_qsys_0|d_writedata\(28) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(28),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X21_Y15_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(28));

-- Location: LCCOMB_X26_Y23_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~27_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(28)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(28),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~27_combout\);

-- Location: LCCOMB_X17_Y21_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X17_Y21_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(29));

-- Location: LCCOMB_X26_Y23_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~28_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(29)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(29),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~28_combout\);

-- Location: LCCOMB_X21_Y21_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X21_Y21_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(30));

-- Location: LCCOMB_X22_Y24_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~29_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(30)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(30),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~29_combout\);

-- Location: LCCOMB_X19_Y20_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X19_Y20_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(31));

-- Location: LCCOMB_X22_Y24_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~30_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(31))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(31),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~30_combout\);

-- Location: LCCOMB_X17_Y22_N12
\mm_interconnect_0|cmd_xbar_mux|src_data[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(35));

-- Location: FF_X17_Y22_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X17_Y22_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(3),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: M9K_X25_Y22_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"6B0AD3AF3401B944597DA7960382B23028761B1644AF95730DFA8B6301D12911709C2C800AAC544E578B5484F85A37116070FA2932B5269A87AA76A1789C3459",
	mem_init1 => X"2680AB064A95580E07058D6A92E1C48C692B055DC582A03970C90A030ACFE59861CE1D5F3292627402D19EBF68AF960FE071D4EC6920A3DBAE9428F0925F0614D0ABB4C1515EF21DB3836B4792186E517D2B8D09F3301D90C4711B864667F924441439AD8E69C69924FC8242B68E2232698DF68F6D12CD23A619F00837453DD82AB01A2854E36415C4C6C590EC3078070C8FE1270235621757AA8F6AB4A3A0006F431BCC4450684C706A241B0C8D95A1790C910106DF26C150A8E0B5738FD268F0BAC164181B0281622371242457320E8289F14B60FE9900AE9CEBE3D2381E267103D129366021E41004038E8ED3A1457E84353983A7B2F031D03F2494C00D61",
	mem_init0 => X"737C6838071FC66A3688592C02252BD06454F1FDEC905C3104C2A59045522E150F0B66F4A945EE8555290F27C628FCCABD2E8447E04153E57C57570608C794A929303378A691C480F1203CDC02B4840AB73218ACDB4F2687CE83C3CD7C654C824640422B75182B1FA413E2C043A8FEE95693820FD4A1449E2B2D9FD10AF7AACDD6A875369C697203F4B89208A50AEA8689ADC489611347E3E163900E7A02B4DC4F470A2C3ACC7F2C05EF163385FC560B2E934B964004BA5968BD08A2B07954CC52750348A945DA48767E12005B8CD223B054133E92082DC2607D30141525C8E613D3DCA2A3340C10C4D58874388B5E341A2D90590D8CA65B18464FD55AA91099",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "master_nios2_qsys_0:nios2_qsys_0|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_o291:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y22_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X22_Y22_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X19_Y22_N4
\nios2_qsys_0|d_writedata[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[25]~feeder_combout\ = \nios2_qsys_0|d_writedata[25]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[25]~1_combout\,
	combout => \nios2_qsys_0|d_writedata[25]~feeder_combout\);

-- Location: FF_X19_Y22_N5
\nios2_qsys_0|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[25]~feeder_combout\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(25));

-- Location: LCCOMB_X19_Y22_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ = (\nios2_qsys_0|d_writedata\(25) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(25),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X19_Y22_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(25));

-- Location: LCCOMB_X19_Y22_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~20_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(25))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(25),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~20_combout\);

-- Location: LCCOMB_X20_Y19_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~28_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~28_combout\);

-- Location: FF_X20_Y19_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(26));

-- Location: FF_X20_Y19_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X20_Y19_N16
\nios2_qsys_0|av_ld_byte3_data_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) 
-- & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26) & 
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X14_Y19_N14
\nios2_qsys_0|av_ld_byte3_data_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\);

-- Location: FF_X14_Y19_N15
\nios2_qsys_0|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(2));

-- Location: LCCOMB_X16_Y15_N24
\nios2_qsys_0|E_logic_result[26]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[26]~17_combout\ = (\nios2_qsys_0|E_src2\(26) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(26)))))) # (!\nios2_qsys_0|E_src2\(26) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(26)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src2\(26),
	datad => \nios2_qsys_0|E_src1\(26),
	combout => \nios2_qsys_0|E_logic_result[26]~17_combout\);

-- Location: LCCOMB_X15_Y15_N22
\nios2_qsys_0|E_alu_result[26]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~45_combout\ = (\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(26)) # ((!\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (((\nios2_qsys_0|E_logic_result[26]~17_combout\ & \nios2_qsys_0|W_alu_result[26]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(26),
	datab => \nios2_qsys_0|E_logic_result[26]~17_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datad => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~45_combout\);

-- Location: LCCOMB_X15_Y15_N24
\nios2_qsys_0|E_alu_result[26]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~46_combout\ = (\nios2_qsys_0|E_alu_result[26]~45_combout\ & (((\nios2_qsys_0|W_alu_result[26]~18_combout\) # (\nios2_qsys_0|Add1~52_combout\)))) # (!\nios2_qsys_0|E_alu_result[26]~45_combout\ & 
-- (\nios2_qsys_0|Add2~52_combout\ & (!\nios2_qsys_0|W_alu_result[26]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[26]~45_combout\,
	datab => \nios2_qsys_0|Add2~52_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|Add1~52_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~46_combout\);

-- Location: LCCOMB_X14_Y19_N0
\nios2_qsys_0|E_alu_result[26]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[26]~74_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[26]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datad => \nios2_qsys_0|E_alu_result[26]~46_combout\,
	combout => \nios2_qsys_0|E_alu_result[26]~74_combout\);

-- Location: FF_X14_Y19_N1
\nios2_qsys_0|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[26]~74_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(26));

-- Location: LCCOMB_X14_Y19_N10
\nios2_qsys_0|W_rf_wr_data[26]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[26]~25_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & ((\nios2_qsys_0|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|av_ld_byte3_data\(2),
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|W_alu_result\(26),
	combout => \nios2_qsys_0|W_rf_wr_data[26]~25_combout\);

-- Location: LCCOMB_X15_Y18_N24
\nios2_qsys_0|E_src2[25]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[25]~4_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[25]~4_combout\);

-- Location: FF_X15_Y18_N25
\nios2_qsys_0|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[25]~4_combout\,
	asdata => \nios2_qsys_0|D_iw\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(25));

-- Location: LCCOMB_X16_Y15_N26
\nios2_qsys_0|E_logic_result[25]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[25]~18_combout\ = (\nios2_qsys_0|E_src1\(25) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(25)))))) # (!\nios2_qsys_0|E_src1\(25) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(25)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(25),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(25),
	combout => \nios2_qsys_0|E_logic_result[25]~18_combout\);

-- Location: LCCOMB_X17_Y15_N8
\nios2_qsys_0|E_alu_result[25]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~47_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & (\nios2_qsys_0|E_shift_rot_result\(25))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[25]~18_combout\))))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(25),
	datac => \nios2_qsys_0|E_logic_result[25]~18_combout\,
	datad => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	combout => \nios2_qsys_0|E_alu_result[25]~47_combout\);

-- Location: LCCOMB_X17_Y15_N10
\nios2_qsys_0|E_alu_result[25]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~48_combout\ = (\nios2_qsys_0|E_alu_result[25]~47_combout\ & ((\nios2_qsys_0|Add1~50_combout\) # ((\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|E_alu_result[25]~47_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[26]~18_combout\ & \nios2_qsys_0|Add2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~50_combout\,
	datab => \nios2_qsys_0|E_alu_result[25]~47_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|Add2~50_combout\,
	combout => \nios2_qsys_0|E_alu_result[25]~48_combout\);

-- Location: LCCOMB_X17_Y15_N2
\nios2_qsys_0|E_alu_result[25]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[25]~75_combout\ = (\nios2_qsys_0|E_alu_result[25]~48_combout\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & !\nios2_qsys_0|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[25]~48_combout\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|E_alu_result[25]~75_combout\);

-- Location: FF_X17_Y15_N3
\nios2_qsys_0|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[25]~75_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(25));

-- Location: LCCOMB_X22_Y22_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~27_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~27_combout\);

-- Location: FF_X22_Y22_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(25));

-- Location: FF_X22_Y19_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X22_Y19_N12
\nios2_qsys_0|av_ld_byte3_data_nxt~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25))))) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X17_Y20_N30
\nios2_qsys_0|av_ld_byte3_data_nxt~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datac => \nios2_qsys_0|av_ld_byte3_data_nxt~14_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X17_Y20_N31
\nios2_qsys_0|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(1));

-- Location: LCCOMB_X17_Y20_N14
\nios2_qsys_0|W_rf_wr_data[25]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[25]~26_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(25) & ((!\nios2_qsys_0|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(25),
	datac => \nios2_qsys_0|av_ld_byte3_data\(1),
	datad => \nios2_qsys_0|E_alu_result~34_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[25]~26_combout\);

-- Location: LCCOMB_X12_Y18_N28
\nios2_qsys_0|R_src1[24]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[24]~49_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[24]~49_combout\);

-- Location: FF_X12_Y18_N29
\nios2_qsys_0|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[24]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(24));

-- Location: LCCOMB_X16_Y15_N28
\nios2_qsys_0|E_logic_result[24]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[24]~19_combout\ = (\nios2_qsys_0|E_src1\(24) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(24)))))) # (!\nios2_qsys_0|E_src1\(24) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(24)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(24),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(24),
	combout => \nios2_qsys_0|E_logic_result[24]~19_combout\);

-- Location: LCCOMB_X15_Y15_N18
\nios2_qsys_0|E_alu_result[24]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~49_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & (\nios2_qsys_0|E_shift_rot_result\(24))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- ((\nios2_qsys_0|E_logic_result[24]~19_combout\))))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(24),
	datac => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datad => \nios2_qsys_0|E_logic_result[24]~19_combout\,
	combout => \nios2_qsys_0|E_alu_result[24]~49_combout\);

-- Location: LCCOMB_X15_Y15_N20
\nios2_qsys_0|E_alu_result[24]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~50_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[24]~49_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[24]~49_combout\ & 
-- ((\nios2_qsys_0|Add1~48_combout\))) # (!\nios2_qsys_0|E_alu_result[24]~49_combout\ & (\nios2_qsys_0|Add2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~48_combout\,
	datab => \nios2_qsys_0|Add1~48_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|E_alu_result[24]~49_combout\,
	combout => \nios2_qsys_0|E_alu_result[24]~50_combout\);

-- Location: LCCOMB_X14_Y19_N12
\nios2_qsys_0|E_alu_result[24]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[24]~76_combout\ = (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (\nios2_qsys_0|E_alu_result[24]~50_combout\ & !\nios2_qsys_0|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datab => \nios2_qsys_0|E_alu_result[24]~50_combout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|E_alu_result[24]~76_combout\);

-- Location: FF_X14_Y19_N13
\nios2_qsys_0|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[24]~76_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(24));

-- Location: LCCOMB_X20_Y19_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~26_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~26_combout\);

-- Location: FF_X20_Y19_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(24));

-- Location: FF_X20_Y19_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X20_Y19_N24
\nios2_qsys_0|av_ld_byte3_data_nxt~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X14_Y19_N26
\nios2_qsys_0|av_ld_byte3_data_nxt~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datac => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_byte3_data_nxt~4_combout\,
	combout => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X14_Y19_N27
\nios2_qsys_0|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte3_data_nxt~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte3_data\(0));

-- Location: LCCOMB_X14_Y19_N30
\nios2_qsys_0|W_rf_wr_data[24]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[24]~27_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte3_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(24) & (!\nios2_qsys_0|E_alu_result~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(24),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|E_alu_result~34_combout\,
	datad => \nios2_qsys_0|av_ld_byte3_data\(0),
	combout => \nios2_qsys_0|W_rf_wr_data[24]~27_combout\);

-- Location: LCCOMB_X16_Y19_N20
\nios2_qsys_0|E_st_data[21]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[21]~7_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios2_qsys_0|E_st_data[21]~7_combout\);

-- Location: FF_X16_Y19_N21
\nios2_qsys_0|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[21]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(21));

-- Location: LCCOMB_X24_Y21_N2
\mm_interconnect_0|cmd_xbar_mux|src_payload~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ = (\nios2_qsys_0|d_writedata\(21) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(21),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X24_Y21_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(21));

-- Location: LCCOMB_X24_Y21_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(21))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(21),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~31_combout\);

-- Location: LCCOMB_X19_Y21_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X19_Y21_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X19_Y21_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X19_Y21_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(20));

-- Location: LCCOMB_X19_Y21_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~22_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(20))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(20),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~22_combout\);

-- Location: LCCOMB_X22_Y22_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X22_Y22_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X16_Y21_N2
\mm_interconnect_0|cmd_xbar_mux|src_payload~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ = (\nios2_qsys_0|d_writedata\(19) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(19),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: FF_X16_Y21_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(19));

-- Location: LCCOMB_X16_Y21_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~24_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(19))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(19),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~24_combout\);

-- Location: LCCOMB_X19_Y20_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~25_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~25_combout\);

-- Location: FF_X19_Y20_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(23));

-- Location: FF_X21_Y19_N15
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X21_Y19_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\);

-- Location: LCCOMB_X14_Y19_N2
\nios2_qsys_0|av_ld_byte2_data[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[7]~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[7]~1_combout\);

-- Location: FF_X14_Y19_N3
\nios2_qsys_0|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[7]~1_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(7));

-- Location: LCCOMB_X14_Y16_N28
\nios2_qsys_0|E_logic_result[23]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[23]~20_combout\ = (\nios2_qsys_0|E_src1\(23) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(23)))))) # (!\nios2_qsys_0|E_src1\(23) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(23)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|E_src1\(23),
	datad => \nios2_qsys_0|E_src2\(23),
	combout => \nios2_qsys_0|E_logic_result[23]~20_combout\);

-- Location: LCCOMB_X14_Y16_N16
\nios2_qsys_0|E_alu_result[23]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~51_combout\ = (\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(23)) # ((!\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (((\nios2_qsys_0|E_logic_result[23]~20_combout\ & \nios2_qsys_0|W_alu_result[26]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(23),
	datab => \nios2_qsys_0|E_logic_result[23]~20_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datad => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	combout => \nios2_qsys_0|E_alu_result[23]~51_combout\);

-- Location: LCCOMB_X14_Y16_N2
\nios2_qsys_0|E_alu_result[23]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~52_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (\nios2_qsys_0|E_alu_result[23]~51_combout\)) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[23]~51_combout\ & 
-- ((\nios2_qsys_0|Add1~46_combout\))) # (!\nios2_qsys_0|E_alu_result[23]~51_combout\ & (\nios2_qsys_0|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_alu_result[23]~51_combout\,
	datac => \nios2_qsys_0|Add2~46_combout\,
	datad => \nios2_qsys_0|Add1~46_combout\,
	combout => \nios2_qsys_0|E_alu_result[23]~52_combout\);

-- Location: LCCOMB_X15_Y19_N2
\nios2_qsys_0|E_alu_result[23]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[23]~77_combout\ = (\nios2_qsys_0|E_alu_result[23]~52_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[23]~52_combout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[23]~77_combout\);

-- Location: FF_X15_Y19_N3
\nios2_qsys_0|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[23]~77_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(23));

-- Location: LCCOMB_X15_Y20_N0
\nios2_qsys_0|W_rf_wr_data[23]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[23]~28_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & ((\nios2_qsys_0|W_alu_result\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte2_data\(7),
	datad => \nios2_qsys_0|W_alu_result\(23),
	combout => \nios2_qsys_0|W_rf_wr_data[23]~28_combout\);

-- Location: LCCOMB_X12_Y18_N0
\nios2_qsys_0|R_src1[22]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[22]~51_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|E_valid~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[22]~51_combout\);

-- Location: FF_X12_Y18_N1
\nios2_qsys_0|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[22]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(22));

-- Location: LCCOMB_X14_Y16_N14
\nios2_qsys_0|E_logic_result[22]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[22]~21_combout\ = (\nios2_qsys_0|E_src2\(22) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(22) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(22) & ((\nios2_qsys_0|E_src1\(22) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(22) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(22),
	datab => \nios2_qsys_0|E_src1\(22),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[22]~21_combout\);

-- Location: LCCOMB_X14_Y16_N20
\nios2_qsys_0|E_alu_result[22]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~53_combout\ = (\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(22)) # ((!\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (((\nios2_qsys_0|E_logic_result[22]~21_combout\ & \nios2_qsys_0|W_alu_result[26]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(22),
	datab => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datac => \nios2_qsys_0|E_logic_result[22]~21_combout\,
	datad => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	combout => \nios2_qsys_0|E_alu_result[22]~53_combout\);

-- Location: LCCOMB_X14_Y16_N6
\nios2_qsys_0|E_alu_result[22]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~54_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[22]~53_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[22]~53_combout\ & 
-- ((\nios2_qsys_0|Add1~44_combout\))) # (!\nios2_qsys_0|E_alu_result[22]~53_combout\ & (\nios2_qsys_0|Add2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|Add2~44_combout\,
	datac => \nios2_qsys_0|Add1~44_combout\,
	datad => \nios2_qsys_0|E_alu_result[22]~53_combout\,
	combout => \nios2_qsys_0|E_alu_result[22]~54_combout\);

-- Location: LCCOMB_X14_Y20_N6
\nios2_qsys_0|E_alu_result[22]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[22]~78_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[22]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|E_alu_result[22]~54_combout\,
	combout => \nios2_qsys_0|E_alu_result[22]~78_combout\);

-- Location: FF_X14_Y20_N7
\nios2_qsys_0|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[22]~78_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(22));

-- Location: LCCOMB_X22_Y25_N10
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X22_Y25_N11
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y25_N10
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X23_Y25_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X23_Y25_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X20_Y21_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\);

-- Location: LCCOMB_X24_Y21_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~24_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~24_combout\);

-- Location: FF_X24_Y21_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(22));

-- Location: FF_X20_Y21_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X20_Y21_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\);

-- Location: LCCOMB_X17_Y20_N28
\nios2_qsys_0|av_ld_byte2_data[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[6]~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[6]~3_combout\);

-- Location: FF_X17_Y20_N29
\nios2_qsys_0|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[6]~3_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(6));

-- Location: LCCOMB_X14_Y20_N0
\nios2_qsys_0|W_rf_wr_data[22]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[22]~29_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(22) & (!\nios2_qsys_0|E_alu_result~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(22),
	datab => \nios2_qsys_0|E_alu_result~34_combout\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte2_data\(6),
	combout => \nios2_qsys_0|W_rf_wr_data[22]~29_combout\);

-- Location: LCCOMB_X12_Y18_N2
\nios2_qsys_0|R_src1[21]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[21]~52_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[21]~52_combout\);

-- Location: FF_X12_Y18_N3
\nios2_qsys_0|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[21]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(21));

-- Location: LCCOMB_X14_Y16_N8
\nios2_qsys_0|E_logic_result[21]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[21]~22_combout\ = (\nios2_qsys_0|E_src2\(21) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(21) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(21) & ((\nios2_qsys_0|E_src1\(21) & 
-- ((\nios2_qsys_0|R_logic_op\(1)))) # (!\nios2_qsys_0|E_src1\(21) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(21),
	datab => \nios2_qsys_0|E_src1\(21),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|R_logic_op\(1),
	combout => \nios2_qsys_0|E_logic_result[21]~22_combout\);

-- Location: LCCOMB_X14_Y16_N0
\nios2_qsys_0|E_alu_result[21]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~55_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(21)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[21]~22_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_logic_result[21]~22_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(21),
	combout => \nios2_qsys_0|E_alu_result[21]~55_combout\);

-- Location: LCCOMB_X14_Y16_N26
\nios2_qsys_0|E_alu_result[21]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~56_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[21]~55_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[21]~55_combout\ & 
-- ((\nios2_qsys_0|Add1~42_combout\))) # (!\nios2_qsys_0|E_alu_result[21]~55_combout\ & (\nios2_qsys_0|Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|Add2~42_combout\,
	datac => \nios2_qsys_0|Add1~42_combout\,
	datad => \nios2_qsys_0|E_alu_result[21]~55_combout\,
	combout => \nios2_qsys_0|E_alu_result[21]~56_combout\);

-- Location: LCCOMB_X14_Y20_N18
\nios2_qsys_0|E_alu_result[21]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[21]~79_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[21]~56_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|E_alu_result[21]~56_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[21]~79_combout\);

-- Location: FF_X14_Y20_N19
\nios2_qsys_0|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[21]~79_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(21));

-- Location: LCCOMB_X14_Y20_N12
\nios2_qsys_0|W_rf_wr_data[21]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[21]~30_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & ((\nios2_qsys_0|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~34_combout\,
	datac => \nios2_qsys_0|av_ld_byte2_data\(5),
	datad => \nios2_qsys_0|W_alu_result\(21),
	combout => \nios2_qsys_0|W_rf_wr_data[21]~30_combout\);

-- Location: LCCOMB_X12_Y18_N12
\nios2_qsys_0|R_src1[20]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[20]~53_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[20]~53_combout\);

-- Location: FF_X12_Y18_N13
\nios2_qsys_0|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[20]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(20));

-- Location: LCCOMB_X14_Y16_N18
\nios2_qsys_0|E_logic_result[20]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[20]~23_combout\ = (\nios2_qsys_0|E_src1\(20) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(20)))))) # (!\nios2_qsys_0|E_src1\(20) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(20)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(20),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(20),
	combout => \nios2_qsys_0|E_logic_result[20]~23_combout\);

-- Location: LCCOMB_X14_Y16_N4
\nios2_qsys_0|E_alu_result[20]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~57_combout\ = (\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(20)) # ((!\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (((\nios2_qsys_0|E_logic_result[20]~23_combout\ & \nios2_qsys_0|W_alu_result[26]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(20),
	datab => \nios2_qsys_0|E_logic_result[20]~23_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datad => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	combout => \nios2_qsys_0|E_alu_result[20]~57_combout\);

-- Location: LCCOMB_X14_Y16_N22
\nios2_qsys_0|E_alu_result[20]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~58_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[20]~57_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[20]~57_combout\ & 
-- ((\nios2_qsys_0|Add1~40_combout\))) # (!\nios2_qsys_0|E_alu_result[20]~57_combout\ & (\nios2_qsys_0|Add2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|Add2~40_combout\,
	datac => \nios2_qsys_0|E_alu_result[20]~57_combout\,
	datad => \nios2_qsys_0|Add1~40_combout\,
	combout => \nios2_qsys_0|E_alu_result[20]~58_combout\);

-- Location: LCCOMB_X14_Y20_N14
\nios2_qsys_0|E_alu_result[20]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[20]~80_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (\nios2_qsys_0|E_alu_result[20]~58_combout\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|E_alu_result[20]~58_combout\,
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[20]~80_combout\);

-- Location: FF_X14_Y20_N15
\nios2_qsys_0|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[20]~80_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(20));

-- Location: LCCOMB_X14_Y20_N8
\nios2_qsys_0|W_rf_wr_data[20]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[20]~31_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & (\nios2_qsys_0|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~34_combout\,
	datac => \nios2_qsys_0|W_alu_result\(20),
	datad => \nios2_qsys_0|av_ld_byte2_data\(4),
	combout => \nios2_qsys_0|W_rf_wr_data[20]~31_combout\);

-- Location: LCCOMB_X12_Y18_N22
\nios2_qsys_0|R_src1[19]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[19]~54_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[19]~54_combout\);

-- Location: FF_X12_Y18_N23
\nios2_qsys_0|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[19]~54_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(19));

-- Location: LCCOMB_X14_Y16_N12
\nios2_qsys_0|E_logic_result[19]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[19]~24_combout\ = (\nios2_qsys_0|E_src1\(19) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(19)))))) # (!\nios2_qsys_0|E_src1\(19) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(19)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(19),
	datab => \nios2_qsys_0|R_logic_op\(1),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(19),
	combout => \nios2_qsys_0|E_logic_result[19]~24_combout\);

-- Location: LCCOMB_X15_Y19_N12
\nios2_qsys_0|E_alu_result[19]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~59_combout\ = (\nios2_qsys_0|W_alu_result[26]~19_combout\ & (((\nios2_qsys_0|E_shift_rot_result\(19)) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[19]~24_combout\ & (\nios2_qsys_0|W_alu_result[26]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datab => \nios2_qsys_0|E_logic_result[19]~24_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|E_shift_rot_result\(19),
	combout => \nios2_qsys_0|E_alu_result[19]~59_combout\);

-- Location: LCCOMB_X15_Y19_N6
\nios2_qsys_0|E_alu_result[19]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~60_combout\ = (\nios2_qsys_0|E_alu_result[19]~59_combout\ & (((\nios2_qsys_0|W_alu_result[26]~18_combout\) # (\nios2_qsys_0|Add1~38_combout\)))) # (!\nios2_qsys_0|E_alu_result[19]~59_combout\ & 
-- (\nios2_qsys_0|Add2~38_combout\ & (!\nios2_qsys_0|W_alu_result[26]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[19]~59_combout\,
	datab => \nios2_qsys_0|Add2~38_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|Add1~38_combout\,
	combout => \nios2_qsys_0|E_alu_result[19]~60_combout\);

-- Location: LCCOMB_X15_Y19_N28
\nios2_qsys_0|E_alu_result[19]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[19]~81_combout\ = (\nios2_qsys_0|E_alu_result[19]~60_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[19]~60_combout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[19]~81_combout\);

-- Location: FF_X15_Y19_N29
\nios2_qsys_0|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[19]~81_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(19));

-- Location: FF_X23_Y25_N7
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X20_Y21_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\);

-- Location: LCCOMB_X20_Y21_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\);

-- Location: LCCOMB_X17_Y20_N16
\nios2_qsys_0|av_ld_byte2_data[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[3]~6_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_aligning_data~q\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout\,
	combout => \nios2_qsys_0|av_ld_byte2_data[3]~6_combout\);

-- Location: FF_X17_Y20_N17
\nios2_qsys_0|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[3]~6_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(3));

-- Location: LCCOMB_X15_Y19_N30
\nios2_qsys_0|W_rf_wr_data[19]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[19]~32_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(19) & (!\nios2_qsys_0|E_alu_result~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|W_alu_result\(19),
	datac => \nios2_qsys_0|E_alu_result~34_combout\,
	datad => \nios2_qsys_0|av_ld_byte2_data\(3),
	combout => \nios2_qsys_0|W_rf_wr_data[19]~32_combout\);

-- Location: LCCOMB_X16_Y21_N30
\nios2_qsys_0|E_st_data[19]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[19]~5_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|E_st_data[19]~5_combout\);

-- Location: FF_X16_Y21_N31
\nios2_qsys_0|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[19]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(19));

-- Location: LCCOMB_X16_Y21_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ = (\nios2_qsys_0|d_writedata\(19) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(19),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X23_Y25_N5
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X21_Y19_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X21_Y19_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\) # ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\);

-- Location: LCCOMB_X14_Y19_N24
\nios2_qsys_0|av_ld_byte2_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[2]~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[2]~0_combout\);

-- Location: FF_X14_Y19_N25
\nios2_qsys_0|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[2]~0_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(2));

-- Location: LCCOMB_X14_Y17_N14
\nios2_qsys_0|E_logic_result[18]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[18]~25_combout\ = (\nios2_qsys_0|E_src2\(18) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(18) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(18) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(18))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(18) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src2\(18),
	datac => \nios2_qsys_0|E_src1\(18),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[18]~25_combout\);

-- Location: LCCOMB_X14_Y17_N24
\nios2_qsys_0|E_alu_result[18]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~61_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(18)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[18]~25_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_logic_result[18]~25_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(18),
	datad => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	combout => \nios2_qsys_0|E_alu_result[18]~61_combout\);

-- Location: LCCOMB_X15_Y19_N8
\nios2_qsys_0|E_alu_result[18]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~62_combout\ = (\nios2_qsys_0|E_alu_result[18]~61_combout\ & ((\nios2_qsys_0|Add1~36_combout\) # ((\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|E_alu_result[18]~61_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[26]~18_combout\ & \nios2_qsys_0|Add2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~36_combout\,
	datab => \nios2_qsys_0|E_alu_result[18]~61_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|Add2~36_combout\,
	combout => \nios2_qsys_0|E_alu_result[18]~62_combout\);

-- Location: LCCOMB_X15_Y19_N16
\nios2_qsys_0|E_alu_result[18]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[18]~82_combout\ = (\nios2_qsys_0|E_alu_result[18]~62_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_alu_result[18]~62_combout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[18]~82_combout\);

-- Location: FF_X15_Y19_N17
\nios2_qsys_0|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[18]~82_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(18));

-- Location: LCCOMB_X15_Y19_N18
\nios2_qsys_0|W_rf_wr_data[18]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[18]~33_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte2_data\(2))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~34_combout\ & \nios2_qsys_0|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|av_ld_byte2_data\(2),
	datac => \nios2_qsys_0|E_alu_result~34_combout\,
	datad => \nios2_qsys_0|W_alu_result\(18),
	combout => \nios2_qsys_0|W_rf_wr_data[18]~33_combout\);

-- Location: LCCOMB_X19_Y22_N18
\nios2_qsys_0|E_st_data[18]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[18]~4_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_st_data[18]~4_combout\);

-- Location: FF_X19_Y22_N19
\nios2_qsys_0|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[18]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(18));

-- Location: LCCOMB_X20_Y22_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X20_Y22_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(18));

-- Location: LCCOMB_X21_Y22_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y22_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[18]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[18]~5_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[18]~5_combout\);

-- Location: LCCOMB_X23_Y24_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X23_Y24_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X23_Y22_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(18),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X23_Y22_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(20)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCCOMB_X27_Y23_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\);

-- Location: FF_X23_Y22_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X23_Y22_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X23_Y22_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X23_Y24_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X23_Y24_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X23_Y22_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(19),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X23_Y22_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(21))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: FF_X23_Y22_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(20));

-- Location: FF_X23_Y22_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X23_Y24_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X23_Y24_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X19_Y21_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(20),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X23_Y22_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(22))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X23_Y22_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X23_Y22_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X23_Y22_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X22_Y22_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[18]~5_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X20_Y22_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~23_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(18)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(18),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~23_combout\);

-- Location: LCCOMB_X24_Y21_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~38_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~38_combout\);

-- Location: FF_X24_Y21_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(21));

-- Location: FF_X20_Y21_N13
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X22_Y20_N10
\mm_interconnect_0|rsp_xbar_mux|src_payload~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X20_Y21_N30
\nios2_qsys_0|F_iw[21]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[21]~52_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21)))) # 
-- (!\nios2_qsys_0|D_iw[17]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\,
	combout => \nios2_qsys_0|F_iw[21]~52_combout\);

-- Location: FF_X20_Y21_N31
\nios2_qsys_0|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[21]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(21));

-- Location: LCCOMB_X15_Y18_N12
\nios2_qsys_0|E_src2[17]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src2[17]~12_combout\ = (\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(21)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \nios2_qsys_0|D_iw\(21),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|E_src2[17]~12_combout\);

-- Location: FF_X15_Y18_N13
\nios2_qsys_0|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src2[17]~12_combout\,
	asdata => \nios2_qsys_0|D_iw\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|R_src2_hi~2_combout\,
	sload => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(17));

-- Location: LCCOMB_X14_Y17_N16
\nios2_qsys_0|E_logic_result[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[17]~26_combout\ = (\nios2_qsys_0|E_src2\(17) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(17) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(17) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(17))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(17) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src2\(17),
	datac => \nios2_qsys_0|E_src1\(17),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[17]~26_combout\);

-- Location: LCCOMB_X14_Y17_N18
\nios2_qsys_0|E_alu_result[17]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~63_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(17)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[17]~26_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datab => \nios2_qsys_0|E_logic_result[17]~26_combout\,
	datac => \nios2_qsys_0|E_shift_rot_result\(17),
	datad => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	combout => \nios2_qsys_0|E_alu_result[17]~63_combout\);

-- Location: LCCOMB_X15_Y19_N10
\nios2_qsys_0|E_alu_result[17]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~64_combout\ = (\nios2_qsys_0|E_alu_result[17]~63_combout\ & ((\nios2_qsys_0|Add1~34_combout\) # ((\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|E_alu_result[17]~63_combout\ & 
-- (((!\nios2_qsys_0|W_alu_result[26]~18_combout\ & \nios2_qsys_0|Add2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~34_combout\,
	datab => \nios2_qsys_0|E_alu_result[17]~63_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|Add2~34_combout\,
	combout => \nios2_qsys_0|E_alu_result[17]~64_combout\);

-- Location: LCCOMB_X15_Y19_N4
\nios2_qsys_0|E_alu_result[17]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[17]~83_combout\ = (\nios2_qsys_0|E_alu_result[17]~64_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result[17]~64_combout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[17]~83_combout\);

-- Location: FF_X15_Y19_N5
\nios2_qsys_0|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[17]~83_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(17));

-- Location: LCCOMB_X22_Y22_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~32_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~32_combout\);

-- Location: FF_X22_Y22_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(17));

-- Location: FF_X22_Y20_N27
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: FF_X23_Y25_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X22_Y20_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\);

-- Location: LCCOMB_X22_Y20_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\) # ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\);

-- Location: LCCOMB_X17_Y20_N20
\nios2_qsys_0|av_ld_byte2_data[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[1]~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[1]~7_combout\);

-- Location: FF_X17_Y20_N21
\nios2_qsys_0|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[1]~7_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(1));

-- Location: LCCOMB_X15_Y20_N2
\nios2_qsys_0|W_rf_wr_data[17]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[17]~34_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(17) & ((!\nios2_qsys_0|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(17),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte2_data\(1),
	datad => \nios2_qsys_0|E_alu_result~34_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[17]~34_combout\);

-- Location: LCCOMB_X16_Y21_N10
\nios2_qsys_0|E_st_data[22]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[22]~1_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_qsys_0|E_st_data[22]~1_combout\);

-- Location: FF_X16_Y21_N11
\nios2_qsys_0|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[22]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(22));

-- Location: LCCOMB_X16_Y21_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ = (\nios2_qsys_0|d_writedata\(22) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(22),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M9K_X13_Y22_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: FF_X23_Y25_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X22_Y19_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\);

-- Location: LCCOMB_X22_Y19_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\);

-- Location: LCCOMB_X14_Y19_N4
\nios2_qsys_0|av_ld_byte2_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[0]~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[0]~2_combout\);

-- Location: FF_X14_Y19_N5
\nios2_qsys_0|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[0]~2_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(0));

-- Location: LCCOMB_X14_Y17_N10
\nios2_qsys_0|E_logic_result[16]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[16]~27_combout\ = (\nios2_qsys_0|E_src1\(16) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src2\(16) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src1\(16) & ((\nios2_qsys_0|E_src2\(16) & 
-- (\nios2_qsys_0|R_logic_op\(1))) # (!\nios2_qsys_0|E_src2\(16) & (!\nios2_qsys_0|R_logic_op\(1) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(16),
	datab => \nios2_qsys_0|E_src2\(16),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[16]~27_combout\);

-- Location: LCCOMB_X14_Y17_N4
\nios2_qsys_0|E_alu_result[16]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~65_combout\ = (\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(16)) # ((!\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (((\nios2_qsys_0|W_alu_result[26]~18_combout\ & \nios2_qsys_0|E_logic_result[16]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(16),
	datab => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|E_logic_result[16]~27_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~65_combout\);

-- Location: LCCOMB_X15_Y19_N20
\nios2_qsys_0|E_alu_result[16]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~66_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|E_alu_result[16]~65_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|E_alu_result[16]~65_combout\ & 
-- ((\nios2_qsys_0|Add1~32_combout\))) # (!\nios2_qsys_0|E_alu_result[16]~65_combout\ & (\nios2_qsys_0|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~32_combout\,
	datab => \nios2_qsys_0|Add1~32_combout\,
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|E_alu_result[16]~65_combout\,
	combout => \nios2_qsys_0|E_alu_result[16]~66_combout\);

-- Location: LCCOMB_X15_Y19_N14
\nios2_qsys_0|E_alu_result[16]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[16]~84_combout\ = (\nios2_qsys_0|E_alu_result[16]~66_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & !\nios2_qsys_0|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_alu_result[16]~66_combout\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|E_alu_result[16]~84_combout\);

-- Location: FF_X15_Y19_N15
\nios2_qsys_0|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[16]~84_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(16));

-- Location: LCCOMB_X15_Y20_N20
\nios2_qsys_0|W_rf_wr_data[16]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[16]~35_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte2_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & ((\nios2_qsys_0|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte2_data\(0),
	datad => \nios2_qsys_0|W_alu_result\(16),
	combout => \nios2_qsys_0|W_rf_wr_data[16]~35_combout\);

-- Location: LCCOMB_X12_Y18_N30
\nios2_qsys_0|R_src1[15]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[15]~58_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[15]~58_combout\);

-- Location: FF_X12_Y18_N31
\nios2_qsys_0|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[15]~58_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(15));

-- Location: LCCOMB_X14_Y17_N12
\nios2_qsys_0|E_logic_result[15]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[15]~28_combout\ = (\nios2_qsys_0|E_src2\(15) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|E_src1\(15) & \nios2_qsys_0|R_logic_op\(0)))))) # (!\nios2_qsys_0|E_src2\(15) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- (\nios2_qsys_0|E_src1\(15))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|E_src1\(15) & !\nios2_qsys_0|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src2\(15),
	datac => \nios2_qsys_0|E_src1\(15),
	datad => \nios2_qsys_0|R_logic_op\(0),
	combout => \nios2_qsys_0|E_logic_result[15]~28_combout\);

-- Location: LCCOMB_X14_Y17_N22
\nios2_qsys_0|E_alu_result[15]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~67_combout\ = (\nios2_qsys_0|W_alu_result[26]~18_combout\ & ((\nios2_qsys_0|W_alu_result[26]~19_combout\ & ((\nios2_qsys_0|E_shift_rot_result\(15)))) # (!\nios2_qsys_0|W_alu_result[26]~19_combout\ & 
-- (\nios2_qsys_0|E_logic_result[15]~28_combout\)))) # (!\nios2_qsys_0|W_alu_result[26]~18_combout\ & (((\nios2_qsys_0|W_alu_result[26]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[15]~28_combout\,
	datab => \nios2_qsys_0|E_shift_rot_result\(15),
	datac => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	datad => \nios2_qsys_0|W_alu_result[26]~19_combout\,
	combout => \nios2_qsys_0|E_alu_result[15]~67_combout\);

-- Location: LCCOMB_X14_Y20_N22
\nios2_qsys_0|E_alu_result[15]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~68_combout\ = (\nios2_qsys_0|E_alu_result[15]~67_combout\ & ((\nios2_qsys_0|Add1~30_combout\) # ((\nios2_qsys_0|W_alu_result[26]~18_combout\)))) # (!\nios2_qsys_0|E_alu_result[15]~67_combout\ & 
-- (((\nios2_qsys_0|Add2~30_combout\ & !\nios2_qsys_0|W_alu_result[26]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~30_combout\,
	datab => \nios2_qsys_0|E_alu_result[15]~67_combout\,
	datac => \nios2_qsys_0|Add2~30_combout\,
	datad => \nios2_qsys_0|W_alu_result[26]~18_combout\,
	combout => \nios2_qsys_0|E_alu_result[15]~68_combout\);

-- Location: LCCOMB_X14_Y20_N2
\nios2_qsys_0|E_alu_result[15]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_result[15]~85_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & \nios2_qsys_0|E_alu_result[15]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|E_alu_result[15]~68_combout\,
	combout => \nios2_qsys_0|E_alu_result[15]~85_combout\);

-- Location: FF_X14_Y20_N3
\nios2_qsys_0|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_result[15]~85_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(15));

-- Location: LCCOMB_X14_Y20_N4
\nios2_qsys_0|W_rf_wr_data[15]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[15]~36_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & ((\nios2_qsys_0|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~34_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(7),
	datad => \nios2_qsys_0|W_alu_result\(15),
	combout => \nios2_qsys_0|W_rf_wr_data[15]~36_combout\);

-- Location: LCCOMB_X14_Y18_N30
\nios2_qsys_0|E_src1[14]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[14]~3_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \nios2_qsys_0|D_iw\(18),
	datad => \nios2_qsys_0|R_src1~38_combout\,
	combout => \nios2_qsys_0|E_src1[14]~3_combout\);

-- Location: LCCOMB_X17_Y16_N6
\nios2_qsys_0|F_pc_no_crst_nxt[12]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\ = (\nios2_qsys_0|R_ctrl_break~q\) # ((\nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\ & \nios2_qsys_0|F_pc_plus_one[12]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\,
	datac => \nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	datad => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\);

-- Location: LCCOMB_X17_Y16_N24
\nios2_qsys_0|E_arith_result[14]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[14]~3_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~28_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~28_combout\,
	datac => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add1~28_combout\,
	combout => \nios2_qsys_0|E_arith_result[14]~3_combout\);

-- Location: LCCOMB_X17_Y16_N22
\nios2_qsys_0|F_pc_no_crst_nxt[12]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[12]~4_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & ((\nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\) # ((\nios2_qsys_0|E_arith_result[14]~3_combout\ & !\nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_no_crst_nxt[12]~3_combout\,
	datab => \nios2_qsys_0|E_arith_result[14]~3_combout\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	datad => \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[12]~4_combout\);

-- Location: FF_X17_Y16_N23
\nios2_qsys_0|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[12]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(12));

-- Location: LCCOMB_X17_Y18_N26
\nios2_qsys_0|F_pc_plus_one[10]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[10]~20_combout\ = (\nios2_qsys_0|F_pc\(10) & (\nios2_qsys_0|F_pc_plus_one[9]~19\ $ (GND))) # (!\nios2_qsys_0|F_pc\(10) & (!\nios2_qsys_0|F_pc_plus_one[9]~19\ & VCC))
-- \nios2_qsys_0|F_pc_plus_one[10]~21\ = CARRY((\nios2_qsys_0|F_pc\(10) & !\nios2_qsys_0|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(10),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[9]~19\,
	combout => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X17_Y18_N28
\nios2_qsys_0|F_pc_plus_one[11]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[11]~22_combout\ = (\nios2_qsys_0|F_pc\(11) & (!\nios2_qsys_0|F_pc_plus_one[10]~21\)) # (!\nios2_qsys_0|F_pc\(11) & ((\nios2_qsys_0|F_pc_plus_one[10]~21\) # (GND)))
-- \nios2_qsys_0|F_pc_plus_one[11]~23\ = CARRY((!\nios2_qsys_0|F_pc_plus_one[10]~21\) # (!\nios2_qsys_0|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(11),
	datad => VCC,
	cin => \nios2_qsys_0|F_pc_plus_one[10]~21\,
	combout => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X17_Y18_N30
\nios2_qsys_0|F_pc_plus_one[12]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[12]~24_combout\ = \nios2_qsys_0|F_pc\(12) $ (!\nios2_qsys_0|F_pc_plus_one[11]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc\(12),
	cin => \nios2_qsys_0|F_pc_plus_one[11]~23\,
	combout => \nios2_qsys_0|F_pc_plus_one[12]~24_combout\);

-- Location: FF_X14_Y18_N31
\nios2_qsys_0|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[14]~3_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(14));

-- Location: LCCOMB_X17_Y17_N0
\nios2_qsys_0|E_logic_result[14]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[14]~4_combout\ = (\nios2_qsys_0|E_src1\(14) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(14)))))) # (!\nios2_qsys_0|E_src1\(14) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(14)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src1\(14),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(14),
	combout => \nios2_qsys_0|E_logic_result[14]~4_combout\);

-- Location: LCCOMB_X17_Y16_N26
\nios2_qsys_0|W_alu_result[14]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[14]~15_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[14]~4_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[14]~4_combout\,
	datac => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[14]~15_combout\);

-- Location: LCCOMB_X17_Y16_N0
\nios2_qsys_0|W_alu_result[14]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[14]~3_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (((\nios2_qsys_0|W_alu_result[14]~15_combout\)))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|W_alu_result[14]~15_combout\ & (\nios2_qsys_0|Add1~28_combout\)) # 
-- (!\nios2_qsys_0|W_alu_result[14]~15_combout\ & ((\nios2_qsys_0|Add2~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~28_combout\,
	datab => \nios2_qsys_0|R_ctrl_logic~q\,
	datac => \nios2_qsys_0|W_alu_result[14]~15_combout\,
	datad => \nios2_qsys_0|Add2~28_combout\,
	combout => \nios2_qsys_0|W_alu_result[14]~3_combout\);

-- Location: LCCOMB_X19_Y17_N24
\nios2_qsys_0|W_alu_result[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[14]~feeder_combout\ = \nios2_qsys_0|W_alu_result[14]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result[14]~3_combout\,
	combout => \nios2_qsys_0|W_alu_result[14]~feeder_combout\);

-- Location: FF_X19_Y17_N25
\nios2_qsys_0|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[14]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(14));

-- Location: LCCOMB_X19_Y17_N26
\nios2_qsys_0|W_rf_wr_data[14]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[14]~14_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & (\nios2_qsys_0|W_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|W_alu_result\(14),
	datac => \nios2_qsys_0|av_ld_byte1_data\(6),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[14]~14_combout\);

-- Location: LCCOMB_X14_Y18_N24
\nios2_qsys_0|E_src1[13]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[13]~4_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (!\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \nios2_qsys_0|R_src1~38_combout\,
	datad => \nios2_qsys_0|D_iw\(17),
	combout => \nios2_qsys_0|E_src1[13]~4_combout\);

-- Location: FF_X14_Y18_N25
\nios2_qsys_0|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[13]~4_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(13));

-- Location: LCCOMB_X17_Y17_N12
\nios2_qsys_0|E_logic_result[13]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[13]~6_combout\ = (\nios2_qsys_0|E_src1\(13) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(13)))))) # (!\nios2_qsys_0|E_src1\(13) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(13)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(13),
	datad => \nios2_qsys_0|E_src2\(13),
	combout => \nios2_qsys_0|E_logic_result[13]~6_combout\);

-- Location: LCCOMB_X16_Y18_N14
\nios2_qsys_0|W_alu_result[13]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[13]~17_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[13]~6_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((!\nios2_qsys_0|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[13]~6_combout\,
	datac => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[13]~17_combout\);

-- Location: LCCOMB_X16_Y18_N0
\nios2_qsys_0|W_alu_result[13]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[13]~4_combout\ = (\nios2_qsys_0|W_alu_result[13]~17_combout\ & (((\nios2_qsys_0|Add2~26_combout\) # (\nios2_qsys_0|R_ctrl_logic~q\)))) # (!\nios2_qsys_0|W_alu_result[13]~17_combout\ & (\nios2_qsys_0|Add1~26_combout\ & 
-- ((!\nios2_qsys_0|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~26_combout\,
	datab => \nios2_qsys_0|W_alu_result[13]~17_combout\,
	datac => \nios2_qsys_0|Add2~26_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[13]~4_combout\);

-- Location: LCCOMB_X19_Y17_N12
\nios2_qsys_0|W_alu_result[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[13]~feeder_combout\ = \nios2_qsys_0|W_alu_result[13]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result[13]~4_combout\,
	combout => \nios2_qsys_0|W_alu_result[13]~feeder_combout\);

-- Location: FF_X19_Y17_N13
\nios2_qsys_0|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[13]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(13));

-- Location: LCCOMB_X19_Y17_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_data[49]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) = (\nios2_qsys_0|W_alu_result\(13) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(11))))) # 
-- (!\nios2_qsys_0|W_alu_result\(13) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|F_pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(13),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(11),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49));

-- Location: LCCOMB_X17_Y21_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ = (\nios2_qsys_0|d_writedata\(21) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(21),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: M9K_X25_Y21_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: FF_X23_Y25_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X20_Y21_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\);

-- Location: LCCOMB_X20_Y21_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\);

-- Location: LCCOMB_X17_Y20_N12
\nios2_qsys_0|av_ld_byte2_data[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[5]~4_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout\,
	datab => \nios2_qsys_0|av_fill_bit~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[5]~4_combout\);

-- Location: FF_X17_Y20_N13
\nios2_qsys_0|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[5]~4_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(5));

-- Location: LCCOMB_X16_Y20_N22
\nios2_qsys_0|av_ld_byte1_data_en~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data_en~2_combout\ = (\nios2_qsys_0|av_ld_rshift8~0_combout\) # (((\nios2_qsys_0|D_iw\(4)) # (!\nios2_qsys_0|av_ld_aligning_data~q\)) # (!\nios2_qsys_0|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\);

-- Location: FF_X15_Y20_N9
\nios2_qsys_0|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[5]~4_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(5));

-- Location: LCCOMB_X19_Y17_N28
\nios2_qsys_0|W_rf_wr_data[13]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[13]~15_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(5))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|W_alu_result\(13) & !\nios2_qsys_0|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(5),
	datab => \nios2_qsys_0|W_alu_result\(13),
	datac => \nios2_qsys_0|E_alu_result~34_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[13]~15_combout\);

-- Location: LCCOMB_X14_Y18_N4
\nios2_qsys_0|E_src1[11]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[11]~6_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_qsys_0|R_src1~38_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|E_src1[11]~6_combout\);

-- Location: FF_X14_Y18_N5
\nios2_qsys_0|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[11]~6_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(11));

-- Location: LCCOMB_X16_Y17_N16
\nios2_qsys_0|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~0_combout\ = (\nios2_qsys_0|E_src1\(0) & ((GND) # (!\nios2_qsys_0|E_src2\(0)))) # (!\nios2_qsys_0|E_src1\(0) & (\nios2_qsys_0|E_src2\(0) $ (GND)))
-- \nios2_qsys_0|Add1~1\ = CARRY((\nios2_qsys_0|E_src1\(0)) # (!\nios2_qsys_0|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(0),
	datab => \nios2_qsys_0|E_src2\(0),
	datad => VCC,
	combout => \nios2_qsys_0|Add1~0_combout\,
	cout => \nios2_qsys_0|Add1~1\);

-- Location: LCCOMB_X16_Y17_N18
\nios2_qsys_0|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~2_combout\ = (\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|Add1~1\)) # (!\nios2_qsys_0|E_src2\(1) & (\nios2_qsys_0|Add1~1\ & VCC)))) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1) & 
-- ((\nios2_qsys_0|Add1~1\) # (GND))) # (!\nios2_qsys_0|E_src2\(1) & (!\nios2_qsys_0|Add1~1\))))
-- \nios2_qsys_0|Add1~3\ = CARRY((\nios2_qsys_0|E_src1\(1) & (\nios2_qsys_0|E_src2\(1) & !\nios2_qsys_0|Add1~1\)) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|E_src2\(1)) # (!\nios2_qsys_0|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(1),
	datab => \nios2_qsys_0|E_src2\(1),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~1\,
	combout => \nios2_qsys_0|Add1~2_combout\,
	cout => \nios2_qsys_0|Add1~3\);

-- Location: LCCOMB_X16_Y17_N20
\nios2_qsys_0|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~4_combout\ = ((\nios2_qsys_0|E_src1\(2) $ (\nios2_qsys_0|E_src2\(2) $ (\nios2_qsys_0|Add1~3\)))) # (GND)
-- \nios2_qsys_0|Add1~5\ = CARRY((\nios2_qsys_0|E_src1\(2) & ((!\nios2_qsys_0|Add1~3\) # (!\nios2_qsys_0|E_src2\(2)))) # (!\nios2_qsys_0|E_src1\(2) & (!\nios2_qsys_0|E_src2\(2) & !\nios2_qsys_0|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(2),
	datab => \nios2_qsys_0|E_src2\(2),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~3\,
	combout => \nios2_qsys_0|Add1~4_combout\,
	cout => \nios2_qsys_0|Add1~5\);

-- Location: LCCOMB_X16_Y17_N22
\nios2_qsys_0|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~6_combout\ = (\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|Add1~5\)) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|Add1~5\) # (GND))))) # (!\nios2_qsys_0|E_src2\(3) & ((\nios2_qsys_0|E_src1\(3) & 
-- (\nios2_qsys_0|Add1~5\ & VCC)) # (!\nios2_qsys_0|E_src1\(3) & (!\nios2_qsys_0|Add1~5\))))
-- \nios2_qsys_0|Add1~7\ = CARRY((\nios2_qsys_0|E_src2\(3) & ((!\nios2_qsys_0|Add1~5\) # (!\nios2_qsys_0|E_src1\(3)))) # (!\nios2_qsys_0|E_src2\(3) & (!\nios2_qsys_0|E_src1\(3) & !\nios2_qsys_0|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(3),
	datab => \nios2_qsys_0|E_src1\(3),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~5\,
	combout => \nios2_qsys_0|Add1~6_combout\,
	cout => \nios2_qsys_0|Add1~7\);

-- Location: LCCOMB_X16_Y17_N24
\nios2_qsys_0|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~8_combout\ = ((\nios2_qsys_0|E_src2\(4) $ (\nios2_qsys_0|E_src1\(4) $ (\nios2_qsys_0|Add1~7\)))) # (GND)
-- \nios2_qsys_0|Add1~9\ = CARRY((\nios2_qsys_0|E_src2\(4) & (\nios2_qsys_0|E_src1\(4) & !\nios2_qsys_0|Add1~7\)) # (!\nios2_qsys_0|E_src2\(4) & ((\nios2_qsys_0|E_src1\(4)) # (!\nios2_qsys_0|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(4),
	datab => \nios2_qsys_0|E_src1\(4),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~7\,
	combout => \nios2_qsys_0|Add1~8_combout\,
	cout => \nios2_qsys_0|Add1~9\);

-- Location: LCCOMB_X16_Y17_N26
\nios2_qsys_0|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~10_combout\ = (\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|Add1~9\)) # (!\nios2_qsys_0|E_src2\(5) & (\nios2_qsys_0|Add1~9\ & VCC)))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5) & 
-- ((\nios2_qsys_0|Add1~9\) # (GND))) # (!\nios2_qsys_0|E_src2\(5) & (!\nios2_qsys_0|Add1~9\))))
-- \nios2_qsys_0|Add1~11\ = CARRY((\nios2_qsys_0|E_src1\(5) & (\nios2_qsys_0|E_src2\(5) & !\nios2_qsys_0|Add1~9\)) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|E_src2\(5)) # (!\nios2_qsys_0|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(5),
	datab => \nios2_qsys_0|E_src2\(5),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~9\,
	combout => \nios2_qsys_0|Add1~10_combout\,
	cout => \nios2_qsys_0|Add1~11\);

-- Location: LCCOMB_X16_Y17_N28
\nios2_qsys_0|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~12_combout\ = ((\nios2_qsys_0|E_src1\(6) $ (\nios2_qsys_0|E_src2\(6) $ (\nios2_qsys_0|Add1~11\)))) # (GND)
-- \nios2_qsys_0|Add1~13\ = CARRY((\nios2_qsys_0|E_src1\(6) & ((!\nios2_qsys_0|Add1~11\) # (!\nios2_qsys_0|E_src2\(6)))) # (!\nios2_qsys_0|E_src1\(6) & (!\nios2_qsys_0|E_src2\(6) & !\nios2_qsys_0|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(6),
	datab => \nios2_qsys_0|E_src2\(6),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~11\,
	combout => \nios2_qsys_0|Add1~12_combout\,
	cout => \nios2_qsys_0|Add1~13\);

-- Location: LCCOMB_X16_Y17_N30
\nios2_qsys_0|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~14_combout\ = (\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|Add1~13\)) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|Add1~13\) # (GND))))) # (!\nios2_qsys_0|E_src2\(7) & ((\nios2_qsys_0|E_src1\(7) & 
-- (\nios2_qsys_0|Add1~13\ & VCC)) # (!\nios2_qsys_0|E_src1\(7) & (!\nios2_qsys_0|Add1~13\))))
-- \nios2_qsys_0|Add1~15\ = CARRY((\nios2_qsys_0|E_src2\(7) & ((!\nios2_qsys_0|Add1~13\) # (!\nios2_qsys_0|E_src1\(7)))) # (!\nios2_qsys_0|E_src2\(7) & (!\nios2_qsys_0|E_src1\(7) & !\nios2_qsys_0|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(7),
	datab => \nios2_qsys_0|E_src1\(7),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~13\,
	combout => \nios2_qsys_0|Add1~14_combout\,
	cout => \nios2_qsys_0|Add1~15\);

-- Location: LCCOMB_X16_Y16_N0
\nios2_qsys_0|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~16_combout\ = ((\nios2_qsys_0|E_src2\(8) $ (\nios2_qsys_0|E_src1\(8) $ (\nios2_qsys_0|Add1~15\)))) # (GND)
-- \nios2_qsys_0|Add1~17\ = CARRY((\nios2_qsys_0|E_src2\(8) & (\nios2_qsys_0|E_src1\(8) & !\nios2_qsys_0|Add1~15\)) # (!\nios2_qsys_0|E_src2\(8) & ((\nios2_qsys_0|E_src1\(8)) # (!\nios2_qsys_0|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(8),
	datab => \nios2_qsys_0|E_src1\(8),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~15\,
	combout => \nios2_qsys_0|Add1~16_combout\,
	cout => \nios2_qsys_0|Add1~17\);

-- Location: LCCOMB_X16_Y16_N2
\nios2_qsys_0|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~18_combout\ = (\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|Add1~17\)) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|Add1~17\) # (GND))))) # (!\nios2_qsys_0|E_src2\(9) & ((\nios2_qsys_0|E_src1\(9) & 
-- (\nios2_qsys_0|Add1~17\ & VCC)) # (!\nios2_qsys_0|E_src1\(9) & (!\nios2_qsys_0|Add1~17\))))
-- \nios2_qsys_0|Add1~19\ = CARRY((\nios2_qsys_0|E_src2\(9) & ((!\nios2_qsys_0|Add1~17\) # (!\nios2_qsys_0|E_src1\(9)))) # (!\nios2_qsys_0|E_src2\(9) & (!\nios2_qsys_0|E_src1\(9) & !\nios2_qsys_0|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(9),
	datab => \nios2_qsys_0|E_src1\(9),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~17\,
	combout => \nios2_qsys_0|Add1~18_combout\,
	cout => \nios2_qsys_0|Add1~19\);

-- Location: LCCOMB_X16_Y16_N4
\nios2_qsys_0|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~20_combout\ = ((\nios2_qsys_0|E_src2\(10) $ (\nios2_qsys_0|E_src1\(10) $ (\nios2_qsys_0|Add1~19\)))) # (GND)
-- \nios2_qsys_0|Add1~21\ = CARRY((\nios2_qsys_0|E_src2\(10) & (\nios2_qsys_0|E_src1\(10) & !\nios2_qsys_0|Add1~19\)) # (!\nios2_qsys_0|E_src2\(10) & ((\nios2_qsys_0|E_src1\(10)) # (!\nios2_qsys_0|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(10),
	datab => \nios2_qsys_0|E_src1\(10),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~19\,
	combout => \nios2_qsys_0|Add1~20_combout\,
	cout => \nios2_qsys_0|Add1~21\);

-- Location: LCCOMB_X16_Y16_N6
\nios2_qsys_0|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~22_combout\ = (\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|Add1~21\)) # (!\nios2_qsys_0|E_src2\(11) & (\nios2_qsys_0|Add1~21\ & VCC)))) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|E_src2\(11) & 
-- ((\nios2_qsys_0|Add1~21\) # (GND))) # (!\nios2_qsys_0|E_src2\(11) & (!\nios2_qsys_0|Add1~21\))))
-- \nios2_qsys_0|Add1~23\ = CARRY((\nios2_qsys_0|E_src1\(11) & (\nios2_qsys_0|E_src2\(11) & !\nios2_qsys_0|Add1~21\)) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|E_src2\(11)) # (!\nios2_qsys_0|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(11),
	datab => \nios2_qsys_0|E_src2\(11),
	datad => VCC,
	cin => \nios2_qsys_0|Add1~21\,
	combout => \nios2_qsys_0|Add1~22_combout\,
	cout => \nios2_qsys_0|Add1~23\);

-- Location: LCCOMB_X16_Y18_N10
\nios2_qsys_0|F_pc[10]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[10]~1_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~24_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~24_combout\,
	datab => \nios2_qsys_0|Add1~24_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|F_pc[10]~1_combout\);

-- Location: FF_X16_Y18_N11
\nios2_qsys_0|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[10]~1_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(10));

-- Location: LCCOMB_X19_Y17_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_data[48]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) = (\nios2_qsys_0|W_alu_result\(12) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \nios2_qsys_0|F_pc\(10))))) # 
-- (!\nios2_qsys_0|W_alu_result\(12) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(12),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|F_pc\(10),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X17_Y21_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: M9K_X13_Y21_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y21_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\);

-- Location: LCCOMB_X20_Y21_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20) & !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\);

-- Location: LCCOMB_X17_Y20_N18
\nios2_qsys_0|av_ld_byte2_data[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte2_data[4]~5_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & (\nios2_qsys_0|av_fill_bit~0_combout\)) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_byte2_data[4]~5_combout\);

-- Location: FF_X17_Y20_N19
\nios2_qsys_0|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte2_data[4]~5_combout\,
	asdata => \nios2_qsys_0|av_ld_byte3_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte2_data\(4));

-- Location: FF_X15_Y20_N11
\nios2_qsys_0|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[4]~5_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(4));

-- Location: LCCOMB_X19_Y17_N14
\nios2_qsys_0|W_rf_wr_data[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[12]~16_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & (\nios2_qsys_0|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_alu_result~34_combout\,
	datac => \nios2_qsys_0|W_alu_result\(12),
	datad => \nios2_qsys_0|av_ld_byte1_data\(4),
	combout => \nios2_qsys_0|W_rf_wr_data[12]~16_combout\);

-- Location: LCCOMB_X20_Y20_N24
\nios2_qsys_0|E_st_data[17]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[17]~6_combout\ = (\nios2_qsys_0|D_iw\(4) & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\nios2_qsys_0|D_iw\(4) & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_st_data[17]~6_combout\);

-- Location: FF_X20_Y20_N25
\nios2_qsys_0|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[17]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(17));

-- Location: LCCOMB_X20_Y20_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(17),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X21_Y19_N20
\mm_interconnect_0|rsp_xbar_demux|src0_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X21_Y19_N6
\nios2_qsys_0|F_iw[17]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[17]~40_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[17]~40_combout\);

-- Location: LCCOMB_X23_Y21_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(3))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(3),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X23_Y21_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X22_Y21_N26
\nios2_qsys_0|wait_for_one_post_bret_inst~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ & ((\nios2_qsys_0|hbreak_enabled~q\) # ((!\nios2_qsys_0|F_valid~0_combout\ & 
-- \nios2_qsys_0|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_valid~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	datad => \nios2_qsys_0|hbreak_enabled~q\,
	combout => \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X22_Y21_N27
\nios2_qsys_0|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X22_Y21_N4
\nios2_qsys_0|hbreak_pending_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_pending_nxt~0_combout\ = (!\nios2_qsys_0|hbreak_enabled~q\ & ((\nios2_qsys_0|hbreak_pending~q\) # (!\nios2_qsys_0|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datab => \nios2_qsys_0|hbreak_req~0_combout\,
	datac => \nios2_qsys_0|hbreak_pending~q\,
	combout => \nios2_qsys_0|hbreak_pending_nxt~0_combout\);

-- Location: FF_X22_Y21_N5
\nios2_qsys_0|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|hbreak_pending_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|hbreak_pending~q\);

-- Location: LCCOMB_X22_Y21_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\ & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X22_Y21_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X22_Y21_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|r_sync_rst~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X22_Y21_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X22_Y21_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X22_Y21_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X22_Y21_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\)) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X23_Y22_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\ & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X22_Y21_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\,
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X22_Y21_N14
\nios2_qsys_0|hbreak_req~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_req~0_combout\ = (\nios2_qsys_0|wait_for_one_post_bret_inst~q\ & (((!\nios2_qsys_0|hbreak_pending~q\ & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\)) # 
-- (!\nios2_qsys_0|W_valid~q\))) # (!\nios2_qsys_0|wait_for_one_post_bret_inst~q\ & (((!\nios2_qsys_0|hbreak_pending~q\ & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	datab => \nios2_qsys_0|W_valid~q\,
	datac => \nios2_qsys_0|hbreak_pending~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	combout => \nios2_qsys_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X21_Y19_N0
\nios2_qsys_0|F_iw[17]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[17]~41_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & (\nios2_qsys_0|F_iw[17]~40_combout\)) # (!\nios2_qsys_0|D_iw[17]~1_combout\ & (((\nios2_qsys_0|hbreak_enabled~q\) # (\nios2_qsys_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_iw[17]~40_combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[17]~41_combout\);

-- Location: FF_X21_Y19_N1
\nios2_qsys_0|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[17]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(17));

-- Location: LCCOMB_X16_Y21_N26
\nios2_qsys_0|R_src2_lo[11]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[11]~12_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(17))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|D_iw\(17),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[11]~12_combout\);

-- Location: FF_X16_Y21_N27
\nios2_qsys_0|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[11]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(11));

-- Location: LCCOMB_X17_Y16_N28
\nios2_qsys_0|E_arith_result[11]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[11]~0_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~22_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add2~22_combout\,
	datac => \nios2_qsys_0|Add1~22_combout\,
	combout => \nios2_qsys_0|E_arith_result[11]~0_combout\);

-- Location: LCCOMB_X17_Y16_N16
\nios2_qsys_0|F_pc_no_crst_nxt[9]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\ = (\nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout\ & (((\nios2_qsys_0|E_arith_result[11]~0_combout\) # (\nios2_qsys_0|R_ctrl_break~q\)) # (!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout\,
	datac => \nios2_qsys_0|E_arith_result[11]~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\);

-- Location: FF_X17_Y16_N17
\nios2_qsys_0|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(9));

-- Location: LCCOMB_X17_Y17_N6
\nios2_qsys_0|E_logic_result[11]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[11]~7_combout\ = (\nios2_qsys_0|E_src1\(11) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(11)))))) # (!\nios2_qsys_0|E_src1\(11) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(11)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|E_src1\(11),
	datac => \nios2_qsys_0|R_logic_op\(0),
	datad => \nios2_qsys_0|E_src2\(11),
	combout => \nios2_qsys_0|E_logic_result[11]~7_combout\);

-- Location: LCCOMB_X19_Y17_N22
\nios2_qsys_0|W_alu_result[11]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[11]~6_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[11]~7_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_arith_result[11]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[11]~7_combout\,
	datab => \nios2_qsys_0|E_arith_result[11]~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[11]~6_combout\);

-- Location: FF_X19_Y17_N23
\nios2_qsys_0|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[11]~6_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(11));

-- Location: LCCOMB_X19_Y17_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) = (\nios2_qsys_0|F_pc\(9) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\nios2_qsys_0|W_alu_result\(11) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\nios2_qsys_0|F_pc\(9) & 
-- (((\nios2_qsys_0|W_alu_result\(11) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(9),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X24_Y20_N8
\jtag_uart_0|rvalid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|rvalid~0_combout\ = (\jtag_uart_0|fifo_rd~2_combout\) # ((!\jtag_uart_0|fifo_rd~3_combout\ & \jtag_uart_0|rvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_rd~3_combout\,
	datab => \jtag_uart_0|fifo_rd~2_combout\,
	datac => \jtag_uart_0|rvalid~q\,
	combout => \jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X24_Y20_N9
\jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|rvalid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|rvalid~q\);

-- Location: FF_X24_Y20_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|rvalid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X24_Y20_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X29_Y16_N12
\timer_0|internal_counter[14]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[14]~45_combout\ = (\timer_0|internal_counter\(14) & ((GND) # (!\timer_0|internal_counter[13]~44\))) # (!\timer_0|internal_counter\(14) & (\timer_0|internal_counter[13]~44\ $ (GND)))
-- \timer_0|internal_counter[14]~46\ = CARRY((\timer_0|internal_counter\(14)) # (!\timer_0|internal_counter[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(14),
	datad => VCC,
	cin => \timer_0|internal_counter[13]~44\,
	combout => \timer_0|internal_counter[14]~45_combout\,
	cout => \timer_0|internal_counter[14]~46\);

-- Location: FF_X29_Y16_N13
\timer_0|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[14]~45_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(14));

-- Location: LCCOMB_X29_Y16_N14
\timer_0|internal_counter[15]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[15]~47_combout\ = (\timer_0|internal_counter\(15) & (\timer_0|internal_counter[14]~46\ $ (GND))) # (!\timer_0|internal_counter\(15) & (!\timer_0|internal_counter[14]~46\ & VCC))
-- \timer_0|internal_counter[15]~48\ = CARRY((\timer_0|internal_counter\(15) & !\timer_0|internal_counter[14]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(15),
	datad => VCC,
	cin => \timer_0|internal_counter[14]~46\,
	combout => \timer_0|internal_counter[15]~47_combout\,
	cout => \timer_0|internal_counter[15]~48\);

-- Location: FF_X29_Y16_N15
\timer_0|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[15]~47_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(15));

-- Location: LCCOMB_X28_Y16_N12
\timer_0|counter_snapshot[15]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[15]~8_combout\ = !\timer_0|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \timer_0|internal_counter\(15),
	combout => \timer_0|counter_snapshot[15]~8_combout\);

-- Location: FF_X28_Y16_N13
\timer_0|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[15]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(15));

-- Location: LCCOMB_X28_Y16_N6
\timer_0|read_mux_out~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~11_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|W_alu_result\(3) & \timer_0|counter_snapshot\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \timer_0|counter_snapshot\(15),
	combout => \timer_0|read_mux_out~11_combout\);

-- Location: FF_X28_Y16_N7
\timer_0|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(15));

-- Location: LCCOMB_X24_Y20_N14
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\ = \timer_0|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|readdata\(15),
	combout => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X24_Y20_N15
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X23_Y16_N2
\spi_0|spi_slave_select_holding_reg[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[15]~feeder_combout\ = \nios2_qsys_0|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(15),
	combout => \spi_0|spi_slave_select_holding_reg[15]~feeder_combout\);

-- Location: FF_X23_Y16_N3
\spi_0|spi_slave_select_holding_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[15]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(15));

-- Location: LCCOMB_X23_Y16_N14
\spi_0|spi_slave_select_reg[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_reg[15]~feeder_combout\ = \spi_0|spi_slave_select_holding_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi_0|spi_slave_select_holding_reg\(15),
	combout => \spi_0|spi_slave_select_reg[15]~feeder_combout\);

-- Location: FF_X23_Y16_N15
\spi_0|spi_slave_select_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_reg[15]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(15));

-- Location: FF_X24_Y16_N19
\spi_0|endofpacketvalue_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(15));

-- Location: LCCOMB_X24_Y16_N4
\spi_0|p1_data_to_cpu[15]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[15]~25_combout\ = (\spi_0|data_to_cpu[14]~2_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(15))) # (!\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|endofpacketvalue_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|spi_slave_select_reg\(15),
	datab => \spi_0|endofpacketvalue_reg\(15),
	datac => \spi_0|data_to_cpu[14]~2_combout\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \spi_0|p1_data_to_cpu[15]~25_combout\);

-- Location: FF_X24_Y16_N5
\spi_0|data_to_cpu[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[15]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(15));

-- Location: FF_X24_Y20_N1
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X24_Y20_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(15)) # 
-- ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15) & \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15) & ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X24_Y20_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X15_Y20_N18
\nios2_qsys_0|av_ld_byte1_data[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[7]~1_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[7]~1_combout\);

-- Location: FF_X15_Y20_N19
\nios2_qsys_0|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[7]~1_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(7));

-- Location: LCCOMB_X16_Y20_N28
\nios2_qsys_0|av_fill_bit~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_fill_bit~0_combout\ = (\nios2_qsys_0|R_ctrl_ld_signed~q\ & ((\nios2_qsys_0|Equal1~0_combout\ & (\nios2_qsys_0|av_ld_byte1_data\(7))) # (!\nios2_qsys_0|Equal1~0_combout\ & ((\nios2_qsys_0|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld_signed~q\,
	datab => \nios2_qsys_0|av_ld_byte1_data\(7),
	datac => \nios2_qsys_0|av_ld_byte0_data\(7),
	datad => \nios2_qsys_0|Equal1~0_combout\,
	combout => \nios2_qsys_0|av_fill_bit~0_combout\);

-- Location: LCCOMB_X15_Y20_N28
\nios2_qsys_0|av_ld_byte1_data[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[3]~6_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[3]~6_combout\);

-- Location: FF_X15_Y20_N29
\nios2_qsys_0|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[3]~6_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(3));

-- Location: LCCOMB_X19_Y17_N8
\nios2_qsys_0|W_rf_wr_data[11]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[11]~17_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte1_data\(3))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((!\nios2_qsys_0|E_alu_result~34_combout\ & \nios2_qsys_0|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(3),
	datab => \nios2_qsys_0|E_alu_result~34_combout\,
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[11]~17_combout\);

-- Location: LCCOMB_X19_Y20_N8
\nios2_qsys_0|d_writedata[31]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[31]~7_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \nios2_qsys_0|d_writedata[31]~7_combout\);

-- Location: FF_X19_Y20_N9
\nios2_qsys_0|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[31]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(15));

-- Location: LCCOMB_X19_Y20_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(15),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X19_Y20_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(15));

-- Location: LCCOMB_X19_Y20_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~11_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(15))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(15),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~11_combout\);

-- Location: LCCOMB_X22_Y22_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X22_Y22_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X24_Y24_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X24_Y24_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X24_Y24_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(13),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X23_Y23_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(15))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X23_Y23_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X23_Y23_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X23_Y23_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X24_Y23_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X24_Y23_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X27_Y23_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(14)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X27_Y23_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(15))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X27_Y23_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\,
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X27_Y23_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X27_Y23_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X24_Y23_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X24_Y23_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X23_Y22_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(15)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(15),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X23_Y22_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(17))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X23_Y22_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X27_Y23_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X27_Y23_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X24_Y24_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X24_Y24_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X24_Y24_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~6_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(13)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(13),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~6_combout\);

-- Location: LCCOMB_X24_Y23_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7_combout\);

-- Location: FF_X24_Y23_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X24_Y22_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X24_Y22_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(11));

-- Location: LCCOMB_X24_Y22_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~5_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(11))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(11),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~5_combout\);

-- Location: LCCOMB_X24_Y23_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X24_Y23_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X23_Y24_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X23_Y24_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X23_Y23_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(11),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X23_Y23_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(13))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X23_Y23_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X23_Y23_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X23_Y23_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X24_Y23_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X24_Y23_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X23_Y23_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(12)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(12),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X23_Y23_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(14))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X23_Y23_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X22_Y23_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X22_Y23_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: FF_X24_Y24_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[10]~4_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X21_Y24_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~16_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(10)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(10),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~16_combout\);

-- Location: LCCOMB_X24_Y23_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[9]~9_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[9]~9_combout\);

-- Location: FF_X24_Y23_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[9]~9_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X23_Y23_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(9))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(9),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X23_Y23_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(11))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X23_Y23_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X22_Y23_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X22_Y23_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X24_Y24_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X24_Y24_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X23_Y23_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(10))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(10),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X23_Y23_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(12))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X23_Y23_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(11));

-- Location: FF_X23_Y23_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: FF_X24_Y22_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[8]~8_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X24_Y22_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X24_Y22_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(8));

-- Location: LCCOMB_X24_Y22_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~14_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(8))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~14_combout\);

-- Location: LCCOMB_X24_Y23_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X24_Y23_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X26_Y23_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~15_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(6)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(6),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~15_combout\);

-- Location: LCCOMB_X20_Y19_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~23_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~23_combout\);

-- Location: FF_X20_Y19_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(10));

-- Location: FF_X20_Y19_N1
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X27_Y25_N14
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X27_Y25_N15
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X27_Y25_N11
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X27_Y25_N20
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X27_Y25_N21
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X27_Y25_N8
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X27_Y25_N16
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \jtag_uart_0|t_dav~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X27_Y25_N22
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X27_Y25_N23
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X27_Y25_N12
\jtag_uart_0|ac~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~0_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\) # (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X27_Y25_N28
\jtag_uart_0|ac~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~1_combout\ = (\jtag_uart_0|ac~0_combout\) # ((\jtag_uart_0|ac~q\ & ((!\nios2_qsys_0|d_writedata\(10)) # (!\jtag_uart_0|ien_AF~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|ien_AF~2_combout\,
	datab => \nios2_qsys_0|d_writedata\(10),
	datac => \jtag_uart_0|ac~q\,
	datad => \jtag_uart_0|ac~0_combout\,
	combout => \jtag_uart_0|ac~1_combout\);

-- Location: FF_X27_Y25_N29
\jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ac~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ac~q\);

-- Location: FF_X20_Y19_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|ac~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X24_Y15_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ = (\nios2_qsys_0|d_writedata\(10) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(10),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: M9K_X25_Y15_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y19_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X20_Y19_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X15_Y20_N24
\nios2_qsys_0|av_ld_byte1_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[2]~0_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[2]~0_combout\);

-- Location: FF_X15_Y20_N25
\nios2_qsys_0|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[2]~0_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(2));

-- Location: LCCOMB_X15_Y20_N26
\nios2_qsys_0|W_rf_wr_data[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[10]~2_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(10) & ((!\nios2_qsys_0|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(10),
	datab => \nios2_qsys_0|av_ld_byte1_data\(2),
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|E_alu_result~34_combout\,
	combout => \nios2_qsys_0|W_rf_wr_data[10]~2_combout\);

-- Location: LCCOMB_X17_Y21_N16
\nios2_qsys_0|d_writedata[29]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[29]~5_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \nios2_qsys_0|d_writedata[29]~5_combout\);

-- Location: FF_X17_Y21_N17
\nios2_qsys_0|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[29]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(13));

-- Location: FF_X24_Y16_N7
\spi_0|endofpacketvalue_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(13));

-- Location: FF_X24_Y16_N29
\spi_0|endofpacketvalue_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|endofpacketvalue_reg\(14));

-- Location: LCCOMB_X24_Y16_N16
\spi_0|EOP~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~11_combout\ = (!\spi_0|endofpacketvalue_reg\(13) & (!\spi_0|endofpacketvalue_reg\(14) & (!\spi_0|endofpacketvalue_reg\(12) & !\spi_0|endofpacketvalue_reg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|endofpacketvalue_reg\(13),
	datab => \spi_0|endofpacketvalue_reg\(14),
	datac => \spi_0|endofpacketvalue_reg\(12),
	datad => \spi_0|endofpacketvalue_reg\(15),
	combout => \spi_0|EOP~11_combout\);

-- Location: LCCOMB_X27_Y18_N18
\spi_0|EOP~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~13_combout\ = (\spi_0|EOP~12_combout\ & \spi_0|EOP~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|EOP~12_combout\,
	datad => \spi_0|EOP~11_combout\,
	combout => \spi_0|EOP~13_combout\);

-- Location: LCCOMB_X27_Y18_N28
\spi_0|EOP~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|EOP~14_combout\ = (!\spi_0|status_wr_strobe~combout\ & ((\spi_0|EOP~q\) # ((\spi_0|EOP~10_combout\ & \spi_0|EOP~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|EOP~10_combout\,
	datab => \spi_0|status_wr_strobe~combout\,
	datac => \spi_0|EOP~q\,
	datad => \spi_0|EOP~13_combout\,
	combout => \spi_0|EOP~14_combout\);

-- Location: FF_X27_Y18_N29
\spi_0|EOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|EOP~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|EOP~q\);

-- Location: LCCOMB_X24_Y16_N20
\spi_0|p1_data_to_cpu[9]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[9]~34_combout\ = (\nios2_qsys_0|W_alu_result\(2) & (!\spi_0|data_to_cpu[6]~1_combout\)) # (!\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|data_to_cpu[6]~1_combout\ & (\spi_0|endofpacketvalue_reg\(9))) # (!\spi_0|data_to_cpu[6]~1_combout\ 
-- & ((\spi_0|EOP~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \spi_0|data_to_cpu[6]~1_combout\,
	datac => \spi_0|endofpacketvalue_reg\(9),
	datad => \spi_0|EOP~q\,
	combout => \spi_0|p1_data_to_cpu[9]~34_combout\);

-- Location: FF_X27_Y16_N31
\spi_0|spi_slave_select_holding_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(9));

-- Location: FF_X27_Y16_N7
\spi_0|spi_slave_select_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(9));

-- Location: LCCOMB_X27_Y16_N2
\spi_0|data_to_cpu[8]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|data_to_cpu[8]~3_combout\ = (\nios2_qsys_0|W_alu_result\(2) & ((!\nios2_qsys_0|W_alu_result\(3)) # (!\nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \spi_0|data_to_cpu[8]~3_combout\);

-- Location: LCCOMB_X27_Y16_N6
\spi_0|p1_data_to_cpu[9]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[9]~35_combout\ = (\spi_0|data_to_cpu[8]~3_combout\ & (((!\spi_0|spi_slave_select_reg\(9)) # (!\nios2_qsys_0|W_alu_result\(4))) # (!\spi_0|p1_data_to_cpu[9]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[9]~34_combout\,
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \spi_0|spi_slave_select_reg\(9),
	datad => \spi_0|data_to_cpu[8]~3_combout\,
	combout => \spi_0|p1_data_to_cpu[9]~35_combout\);

-- Location: FF_X27_Y18_N15
\spi_0|iEOP_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|iEOP_reg~q\);

-- Location: LCCOMB_X26_Y18_N0
\pio_4|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_4|Equal0~0_combout\ = (\nios2_qsys_0|W_alu_result\(3)) # (\nios2_qsys_0|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \pio_4|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y18_N4
\spi_0|p1_data_to_cpu[9]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[9]~36_combout\ = (\pio_4|Equal0~0_combout\ & ((\spi_0|p1_data_to_cpu[9]~34_combout\ & (!\spi_0|p1_data_to_cpu[9]~35_combout\)) # (!\spi_0|p1_data_to_cpu[9]~34_combout\ & (\spi_0|p1_data_to_cpu[9]~35_combout\ & \spi_0|iEOP_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[9]~34_combout\,
	datab => \spi_0|p1_data_to_cpu[9]~35_combout\,
	datac => \spi_0|iEOP_reg~q\,
	datad => \pio_4|Equal0~0_combout\,
	combout => \spi_0|p1_data_to_cpu[9]~36_combout\);

-- Location: FF_X27_Y18_N5
\spi_0|data_to_cpu[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[9]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(9));

-- Location: FF_X23_Y20_N29
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X28_Y16_N4
\timer_0|counter_snapshot[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[9]~9_combout\ = !\timer_0|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \timer_0|internal_counter\(9),
	combout => \timer_0|counter_snapshot[9]~9_combout\);

-- Location: FF_X28_Y16_N5
\timer_0|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[9]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(9));

-- Location: LCCOMB_X28_Y16_N30
\timer_0|read_mux_out~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~17_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & (\timer_0|counter_snapshot\(9) & !\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \timer_0|counter_snapshot\(9),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \timer_0|read_mux_out~17_combout\);

-- Location: FF_X28_Y16_N31
\timer_0|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(9));

-- Location: FF_X23_Y20_N7
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X23_Y20_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(9)) # 
-- ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9))))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\);

-- Location: LCCOMB_X21_Y25_N24
\jtag_uart_0|ien_AE~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AE~feeder_combout\ = \nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(1),
	combout => \jtag_uart_0|ien_AE~feeder_combout\);

-- Location: FF_X21_Y25_N25
\jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ien_AE~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|ien_AF~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X22_Y25_N22
\jtag_uart_0|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~0_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X22_Y25_N20
\jtag_uart_0|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~1_combout\ = (!\jtag_uart_0|LessThan0~0_combout\ & (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & !\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|LessThan0~0_combout\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X22_Y25_N21
\jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|LessThan0~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_AE~q\);

-- Location: LCCOMB_X21_Y18_N16
\jtag_uart_0|av_readdata[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata\(9) = (\jtag_uart_0|ien_AE~q\ & \jtag_uart_0|fifo_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|ien_AE~q\,
	datad => \jtag_uart_0|fifo_AE~q\,
	combout => \jtag_uart_0|av_readdata\(9));

-- Location: FF_X21_Y18_N17
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X20_Y18_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\);

-- Location: LCCOMB_X23_Y20_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\);

-- Location: LCCOMB_X15_Y20_N30
\nios2_qsys_0|av_ld_byte1_data[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[1]~7_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[1]~7_combout\);

-- Location: FF_X15_Y20_N31
\nios2_qsys_0|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[1]~7_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(1));

-- Location: LCCOMB_X15_Y20_N14
\nios2_qsys_0|W_rf_wr_data[9]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[9]~18_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & ((\nios2_qsys_0|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(1),
	datad => \nios2_qsys_0|W_alu_result\(9),
	combout => \nios2_qsys_0|W_rf_wr_data[9]~18_combout\);

-- Location: LCCOMB_X14_Y18_N6
\nios2_qsys_0|E_src1[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[10]~7_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (!\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src1~38_combout\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|E_src1[10]~7_combout\);

-- Location: FF_X14_Y18_N7
\nios2_qsys_0|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[10]~7_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(10));

-- Location: LCCOMB_X16_Y18_N18
\nios2_qsys_0|F_pc[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[8]~9_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~20_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add1~20_combout\,
	datad => \nios2_qsys_0|Add2~20_combout\,
	combout => \nios2_qsys_0|F_pc[8]~9_combout\);

-- Location: FF_X16_Y18_N19
\nios2_qsys_0|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[8]~9_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(8));

-- Location: LCCOMB_X20_Y20_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(8)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(10))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(8),
	datad => \nios2_qsys_0|W_alu_result\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X22_Y18_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)) # 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: FF_X26_Y14_N17
\spi_0|data_rd_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_rd_strobe~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_rd_strobe~q\);

-- Location: LCCOMB_X27_Y18_N26
\spi_0|RRDY~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|RRDY~0_combout\ = (\spi_0|transmitting~5_combout\) # ((!\spi_0|data_rd_strobe~q\ & (\spi_0|RRDY~q\ & !\spi_0|status_wr_strobe~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|data_rd_strobe~q\,
	datab => \spi_0|transmitting~5_combout\,
	datac => \spi_0|RRDY~q\,
	datad => \spi_0|status_wr_strobe~combout\,
	combout => \spi_0|RRDY~0_combout\);

-- Location: FF_X27_Y18_N27
\spi_0|RRDY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|RRDY~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|RRDY~q\);

-- Location: LCCOMB_X27_Y18_N2
\spi_0|ROE~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|ROE~0_combout\ = (\spi_0|RRDY~q\ & ((\spi_0|transmitting~5_combout\) # ((\spi_0|ROE~q\ & !\spi_0|status_wr_strobe~combout\)))) # (!\spi_0|RRDY~q\ & (((\spi_0|ROE~q\ & !\spi_0|status_wr_strobe~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|RRDY~q\,
	datab => \spi_0|transmitting~5_combout\,
	datac => \spi_0|ROE~q\,
	datad => \spi_0|status_wr_strobe~combout\,
	combout => \spi_0|ROE~0_combout\);

-- Location: FF_X27_Y18_N3
\spi_0|ROE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|ROE~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|ROE~q\);

-- Location: LCCOMB_X26_Y18_N28
\spi_0|TRDY~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|TRDY~0_combout\ = (\spi_0|tx_holding_primed~q\ & \spi_0|transmitting~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \spi_0|tx_holding_primed~q\,
	datad => \spi_0|transmitting~q\,
	combout => \spi_0|TRDY~0_combout\);

-- Location: LCCOMB_X27_Y18_N6
\spi_0|TOE~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|TOE~0_combout\ = (!\spi_0|status_wr_strobe~combout\ & ((\spi_0|TOE~q\) # ((\spi_0|data_wr_strobe~q\ & \spi_0|TRDY~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|data_wr_strobe~q\,
	datab => \spi_0|TRDY~0_combout\,
	datac => \spi_0|TOE~q\,
	datad => \spi_0|status_wr_strobe~combout\,
	combout => \spi_0|TOE~0_combout\);

-- Location: FF_X27_Y18_N7
\spi_0|TOE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|TOE~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|TOE~q\);

-- Location: LCCOMB_X26_Y18_N6
\spi_0|p1_data_to_cpu[8]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[8]~26_combout\ = (\spi_0|ROE~q\) # (\spi_0|TOE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|ROE~q\,
	datad => \spi_0|TOE~q\,
	combout => \spi_0|p1_data_to_cpu[8]~26_combout\);

-- Location: LCCOMB_X24_Y16_N30
\spi_0|p1_data_to_cpu[8]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[8]~27_combout\ = (\nios2_qsys_0|W_alu_result\(2) & (!\spi_0|data_to_cpu[6]~1_combout\)) # (!\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|data_to_cpu[6]~1_combout\ & (\spi_0|endofpacketvalue_reg\(8))) # (!\spi_0|data_to_cpu[6]~1_combout\ 
-- & ((\spi_0|p1_data_to_cpu[8]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \spi_0|data_to_cpu[6]~1_combout\,
	datac => \spi_0|endofpacketvalue_reg\(8),
	datad => \spi_0|p1_data_to_cpu[8]~26_combout\,
	combout => \spi_0|p1_data_to_cpu[8]~27_combout\);

-- Location: LCCOMB_X27_Y16_N26
\spi_0|spi_slave_select_holding_reg[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[8]~feeder_combout\ = \nios2_qsys_0|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \spi_0|spi_slave_select_holding_reg[8]~feeder_combout\);

-- Location: FF_X27_Y16_N27
\spi_0|spi_slave_select_holding_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[8]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(8));

-- Location: FF_X27_Y16_N11
\spi_0|spi_slave_select_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(8));

-- Location: LCCOMB_X27_Y18_N16
\spi_0|iE_reg~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|iE_reg~feeder_combout\ = \nios2_qsys_0|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(8),
	combout => \spi_0|iE_reg~feeder_combout\);

-- Location: FF_X27_Y18_N17
\spi_0|iE_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|iE_reg~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|iE_reg~q\);

-- Location: LCCOMB_X27_Y16_N10
\spi_0|p1_data_to_cpu[8]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[8]~28_combout\ = (\spi_0|p1_data_to_cpu[8]~27_combout\ & (\nios2_qsys_0|W_alu_result\(4) & (\spi_0|spi_slave_select_reg\(8)))) # (!\spi_0|p1_data_to_cpu[8]~27_combout\ & (((\spi_0|iE_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \spi_0|p1_data_to_cpu[8]~27_combout\,
	datac => \spi_0|spi_slave_select_reg\(8),
	datad => \spi_0|iE_reg~q\,
	combout => \spi_0|p1_data_to_cpu[8]~28_combout\);

-- Location: LCCOMB_X22_Y18_N22
\spi_0|p1_data_to_cpu[8]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[8]~29_combout\ = (\pio_4|Equal0~0_combout\ & ((\spi_0|data_to_cpu[8]~3_combout\ & ((\spi_0|p1_data_to_cpu[8]~28_combout\))) # (!\spi_0|data_to_cpu[8]~3_combout\ & (\spi_0|p1_data_to_cpu[8]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_4|Equal0~0_combout\,
	datab => \spi_0|p1_data_to_cpu[8]~27_combout\,
	datac => \spi_0|p1_data_to_cpu[8]~28_combout\,
	datad => \spi_0|data_to_cpu[8]~3_combout\,
	combout => \spi_0|p1_data_to_cpu[8]~29_combout\);

-- Location: FF_X22_Y18_N23
\spi_0|data_to_cpu[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[8]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(8));

-- Location: FF_X22_Y18_N19
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X29_Y16_N24
\timer_0|counter_snapshot[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[8]~feeder_combout\ = \timer_0|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|internal_counter\(8),
	combout => \timer_0|counter_snapshot[8]~feeder_combout\);

-- Location: FF_X29_Y16_N25
\timer_0|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[8]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(8));

-- Location: LCCOMB_X22_Y18_N26
\timer_0|read_mux_out~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~12_combout\ = (!\nios2_qsys_0|W_alu_result\(2) & (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & \timer_0|counter_snapshot\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \timer_0|counter_snapshot\(8),
	combout => \timer_0|read_mux_out~12_combout\);

-- Location: FF_X22_Y18_N27
\timer_0|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(8));

-- Location: FF_X22_Y18_N11
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X22_Y18_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(8)) # 
-- ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8))))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X22_Y18_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X15_Y20_N12
\nios2_qsys_0|av_ld_byte1_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[0]~2_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[0]~2_combout\);

-- Location: FF_X15_Y20_N13
\nios2_qsys_0|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[0]~2_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(0));

-- Location: LCCOMB_X17_Y14_N10
\nios2_qsys_0|W_rf_wr_data[8]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[8]~19_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte1_data\(0))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(8) & ((!\nios2_qsys_0|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(8),
	datab => \nios2_qsys_0|av_ld_byte1_data\(0),
	datac => \nios2_qsys_0|E_alu_result~34_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[8]~19_combout\);

-- Location: LCCOMB_X19_Y18_N24
\nios2_qsys_0|E_src1[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[3]~1_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \nios2_qsys_0|R_src1~38_combout\,
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|E_src1[3]~1_combout\);

-- Location: FF_X19_Y18_N25
\nios2_qsys_0|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[3]~1_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(3));

-- Location: FF_X16_Y14_N17
\nios2_qsys_0|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[3]~0_combout\,
	asdata => \nios2_qsys_0|E_src1\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(3));

-- Location: LCCOMB_X16_Y14_N28
\nios2_qsys_0|E_shift_rot_result_nxt[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[4]~2_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(5))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(5),
	datad => \nios2_qsys_0|E_shift_rot_result\(3),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[4]~2_combout\);

-- Location: FF_X16_Y14_N29
\nios2_qsys_0|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[4]~2_combout\,
	asdata => \nios2_qsys_0|E_src1\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(4));

-- Location: LCCOMB_X16_Y14_N20
\nios2_qsys_0|E_shift_rot_result_nxt[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(6)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(4),
	datad => \nios2_qsys_0|E_shift_rot_result\(6),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout\);

-- Location: FF_X16_Y14_N21
\nios2_qsys_0|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout\,
	asdata => \nios2_qsys_0|E_src1\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(5));

-- Location: LCCOMB_X16_Y14_N10
\nios2_qsys_0|E_shift_rot_result_nxt[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(7))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(7),
	datad => \nios2_qsys_0|E_shift_rot_result\(5),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout\);

-- Location: FF_X16_Y14_N11
\nios2_qsys_0|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout\,
	asdata => \nios2_qsys_0|E_src1\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(6));

-- Location: LCCOMB_X16_Y14_N14
\nios2_qsys_0|E_shift_rot_result_nxt[7]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[7]~3_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(8))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(8),
	datad => \nios2_qsys_0|E_shift_rot_result\(6),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[7]~3_combout\);

-- Location: FF_X16_Y14_N15
\nios2_qsys_0|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[7]~3_combout\,
	asdata => \nios2_qsys_0|E_src1\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(7));

-- Location: LCCOMB_X16_Y14_N0
\nios2_qsys_0|E_shift_rot_result_nxt[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[8]~10_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(9)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(7),
	datad => \nios2_qsys_0|E_shift_rot_result\(9),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[8]~10_combout\);

-- Location: FF_X16_Y14_N1
\nios2_qsys_0|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[8]~10_combout\,
	asdata => \nios2_qsys_0|E_src1\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(8));

-- Location: LCCOMB_X16_Y14_N6
\nios2_qsys_0|E_shift_rot_result_nxt[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[9]~9_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(10))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(10),
	datad => \nios2_qsys_0|E_shift_rot_result\(8),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[9]~9_combout\);

-- Location: FF_X16_Y14_N7
\nios2_qsys_0|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[9]~9_combout\,
	asdata => \nios2_qsys_0|E_src1\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(9));

-- Location: LCCOMB_X16_Y14_N4
\nios2_qsys_0|E_shift_rot_result_nxt[10]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[10]~8_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(11))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(11),
	datad => \nios2_qsys_0|E_shift_rot_result\(9),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[10]~8_combout\);

-- Location: FF_X16_Y14_N5
\nios2_qsys_0|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[10]~8_combout\,
	asdata => \nios2_qsys_0|E_src1\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(10));

-- Location: LCCOMB_X16_Y14_N2
\nios2_qsys_0|E_shift_rot_result_nxt[11]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[11]~7_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(12)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(10),
	datad => \nios2_qsys_0|E_shift_rot_result\(12),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[11]~7_combout\);

-- Location: FF_X16_Y14_N3
\nios2_qsys_0|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[11]~7_combout\,
	asdata => \nios2_qsys_0|E_src1\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(11));

-- Location: LCCOMB_X16_Y14_N24
\nios2_qsys_0|E_shift_rot_result_nxt[12]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[12]~5_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(13))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(13),
	datab => \nios2_qsys_0|E_shift_rot_result\(11),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[12]~5_combout\);

-- Location: FF_X16_Y14_N25
\nios2_qsys_0|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[12]~5_combout\,
	asdata => \nios2_qsys_0|E_src1\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(12));

-- Location: LCCOMB_X14_Y17_N2
\nios2_qsys_0|E_shift_rot_result_nxt[13]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[13]~6_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(14))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(14),
	datad => \nios2_qsys_0|E_shift_rot_result\(12),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[13]~6_combout\);

-- Location: FF_X14_Y17_N3
\nios2_qsys_0|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[13]~6_combout\,
	asdata => \nios2_qsys_0|E_src1\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(13));

-- Location: LCCOMB_X14_Y17_N0
\nios2_qsys_0|E_shift_rot_result_nxt[14]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[14]~4_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(15))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(15),
	datad => \nios2_qsys_0|E_shift_rot_result\(13),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[14]~4_combout\);

-- Location: FF_X14_Y17_N1
\nios2_qsys_0|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[14]~4_combout\,
	asdata => \nios2_qsys_0|E_src1\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(14));

-- Location: LCCOMB_X14_Y17_N28
\nios2_qsys_0|E_shift_rot_result_nxt[15]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[15]~14_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(16))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(16),
	datab => \nios2_qsys_0|E_shift_rot_result\(14),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[15]~14_combout\);

-- Location: FF_X14_Y17_N29
\nios2_qsys_0|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[15]~14_combout\,
	asdata => \nios2_qsys_0|E_src1\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(15));

-- Location: LCCOMB_X14_Y17_N30
\nios2_qsys_0|E_shift_rot_result_nxt[16]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[16]~16_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(17))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(17),
	datad => \nios2_qsys_0|E_shift_rot_result\(15),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[16]~16_combout\);

-- Location: FF_X14_Y17_N31
\nios2_qsys_0|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[16]~16_combout\,
	asdata => \nios2_qsys_0|E_src1\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(16));

-- Location: LCCOMB_X14_Y17_N8
\nios2_qsys_0|E_shift_rot_result_nxt[17]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[17]~18_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(18)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(16),
	datab => \nios2_qsys_0|E_shift_rot_result\(18),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[17]~18_combout\);

-- Location: FF_X14_Y17_N9
\nios2_qsys_0|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[17]~18_combout\,
	asdata => \nios2_qsys_0|E_src1\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(17));

-- Location: LCCOMB_X14_Y17_N26
\nios2_qsys_0|E_shift_rot_result_nxt[18]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[18]~20_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(19))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(19),
	datab => \nios2_qsys_0|E_shift_rot_result\(17),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[18]~20_combout\);

-- Location: FF_X14_Y17_N27
\nios2_qsys_0|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[18]~20_combout\,
	asdata => \nios2_qsys_0|E_src1\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(18));

-- Location: LCCOMB_X14_Y17_N20
\nios2_qsys_0|E_shift_rot_result_nxt[19]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[19]~31_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(20)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(18),
	datab => \nios2_qsys_0|E_shift_rot_result\(20),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[19]~31_combout\);

-- Location: FF_X14_Y17_N21
\nios2_qsys_0|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[19]~31_combout\,
	asdata => \nios2_qsys_0|E_src1\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(19));

-- Location: LCCOMB_X14_Y16_N10
\nios2_qsys_0|E_shift_rot_result_nxt[20]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[20]~30_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(21)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(19),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(21),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[20]~30_combout\);

-- Location: FF_X14_Y16_N11
\nios2_qsys_0|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[20]~30_combout\,
	asdata => \nios2_qsys_0|E_src1\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(20));

-- Location: LCCOMB_X14_Y16_N24
\nios2_qsys_0|E_shift_rot_result_nxt[21]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[21]~29_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(22)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(20),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(22),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[21]~29_combout\);

-- Location: FF_X14_Y16_N25
\nios2_qsys_0|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[21]~29_combout\,
	asdata => \nios2_qsys_0|E_src1\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(21));

-- Location: LCCOMB_X16_Y14_N12
\nios2_qsys_0|E_shift_rot_result_nxt[22]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[22]~28_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(23)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(21),
	datad => \nios2_qsys_0|E_shift_rot_result\(23),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[22]~28_combout\);

-- Location: FF_X16_Y14_N13
\nios2_qsys_0|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[22]~28_combout\,
	asdata => \nios2_qsys_0|E_src1\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(22));

-- Location: LCCOMB_X16_Y14_N18
\nios2_qsys_0|E_shift_rot_result_nxt[23]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[23]~27_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(24))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datab => \nios2_qsys_0|E_shift_rot_result\(24),
	datad => \nios2_qsys_0|E_shift_rot_result\(22),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[23]~27_combout\);

-- Location: FF_X16_Y14_N19
\nios2_qsys_0|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[23]~27_combout\,
	asdata => \nios2_qsys_0|E_src1\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(23));

-- Location: LCCOMB_X16_Y14_N8
\nios2_qsys_0|E_shift_rot_result_nxt[24]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[24]~26_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(25))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(25),
	datab => \nios2_qsys_0|E_shift_rot_result\(23),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[24]~26_combout\);

-- Location: FF_X16_Y14_N9
\nios2_qsys_0|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[24]~26_combout\,
	asdata => \nios2_qsys_0|E_src1\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(24));

-- Location: LCCOMB_X16_Y14_N22
\nios2_qsys_0|E_shift_rot_result_nxt[25]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[25]~25_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(26))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(26),
	datab => \nios2_qsys_0|E_shift_rot_result\(24),
	datad => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[25]~25_combout\);

-- Location: FF_X16_Y14_N23
\nios2_qsys_0|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[25]~25_combout\,
	asdata => \nios2_qsys_0|E_src1\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(25));

-- Location: LCCOMB_X14_Y15_N14
\nios2_qsys_0|E_shift_rot_result_nxt[26]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[26]~24_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(27)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(25),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(27),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[26]~24_combout\);

-- Location: FF_X14_Y15_N15
\nios2_qsys_0|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[26]~24_combout\,
	asdata => \nios2_qsys_0|E_src1\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(26));

-- Location: LCCOMB_X14_Y15_N20
\nios2_qsys_0|E_shift_rot_result_nxt[27]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[27]~23_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(28)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(26),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[27]~23_combout\);

-- Location: FF_X14_Y15_N21
\nios2_qsys_0|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[27]~23_combout\,
	asdata => \nios2_qsys_0|E_src1\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(27));

-- Location: LCCOMB_X14_Y15_N18
\nios2_qsys_0|E_shift_rot_result_nxt[28]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[28]~22_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(29))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(29),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(27),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[28]~22_combout\);

-- Location: FF_X14_Y15_N19
\nios2_qsys_0|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[28]~22_combout\,
	asdata => \nios2_qsys_0|E_src1\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(28));

-- Location: LCCOMB_X14_Y15_N8
\nios2_qsys_0|E_shift_rot_result_nxt[29]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[29]~21_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(30))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(30),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(28),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[29]~21_combout\);

-- Location: FF_X14_Y15_N9
\nios2_qsys_0|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[29]~21_combout\,
	asdata => \nios2_qsys_0|E_src1\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(29));

-- Location: LCCOMB_X14_Y15_N6
\nios2_qsys_0|E_shift_rot_result_nxt[30]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[30]~19_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(31))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_result\(31),
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(29),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[30]~19_combout\);

-- Location: FF_X14_Y15_N7
\nios2_qsys_0|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[30]~19_combout\,
	asdata => \nios2_qsys_0|E_src1\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(30));

-- Location: LCCOMB_X14_Y15_N4
\nios2_qsys_0|E_shift_rot_result_nxt[31]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[31]~17_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_fill_bit~0_combout\)) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(30),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[31]~17_combout\);

-- Location: FF_X14_Y15_N5
\nios2_qsys_0|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[31]~17_combout\,
	asdata => \nios2_qsys_0|E_src1\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(31));

-- Location: LCCOMB_X14_Y15_N30
\nios2_qsys_0|E_shift_rot_fill_bit~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\ = (!\nios2_qsys_0|R_ctrl_shift_logical~q\ & ((\nios2_qsys_0|R_ctrl_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_result\(0))) # (!\nios2_qsys_0|R_ctrl_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_shift_logical~q\,
	datab => \nios2_qsys_0|R_ctrl_rot_right~q\,
	datac => \nios2_qsys_0|E_shift_rot_result\(0),
	datad => \nios2_qsys_0|E_shift_rot_result\(31),
	combout => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X14_Y15_N10
\nios2_qsys_0|E_shift_rot_result_nxt[0]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_result_nxt[0]~15_combout\ = (\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & ((\nios2_qsys_0|E_shift_rot_result\(1)))) # (!\nios2_qsys_0|R_ctrl_shift_rot_right~q\ & (\nios2_qsys_0|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_fill_bit~0_combout\,
	datab => \nios2_qsys_0|R_ctrl_shift_rot_right~q\,
	datad => \nios2_qsys_0|E_shift_rot_result\(1),
	combout => \nios2_qsys_0|E_shift_rot_result_nxt[0]~15_combout\);

-- Location: FF_X14_Y15_N11
\nios2_qsys_0|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_result_nxt[0]~15_combout\,
	asdata => \nios2_qsys_0|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_result\(0));

-- Location: FF_X16_Y20_N25
\nios2_qsys_0|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[0]~13_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(0));

-- Location: LCCOMB_X16_Y20_N6
\nios2_qsys_0|av_ld_rshift8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_rshift8~0_combout\ = (\nios2_qsys_0|av_ld_align_cycle\(1) & (\nios2_qsys_0|W_alu_result\(0) & (!\nios2_qsys_0|av_ld_align_cycle\(0) & \nios2_qsys_0|W_alu_result\(1)))) # (!\nios2_qsys_0|av_ld_align_cycle\(1) & 
-- ((\nios2_qsys_0|W_alu_result\(1)) # ((\nios2_qsys_0|W_alu_result\(0) & !\nios2_qsys_0|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(0),
	datab => \nios2_qsys_0|av_ld_align_cycle\(1),
	datac => \nios2_qsys_0|av_ld_align_cycle\(0),
	datad => \nios2_qsys_0|W_alu_result\(1),
	combout => \nios2_qsys_0|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X16_Y20_N8
\nios2_qsys_0|av_ld_rshift8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_rshift8~1_combout\ = (\nios2_qsys_0|av_ld_rshift8~0_combout\ & \nios2_qsys_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|av_ld_rshift8~1_combout\);

-- Location: LCCOMB_X27_Y16_N0
\spi_0|data_to_cpu[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|data_to_cpu[0]~0_combout\ = \nios2_qsys_0|W_alu_result\(3) $ (((\nios2_qsys_0|W_alu_result\(4) & \nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \spi_0|data_to_cpu[0]~0_combout\);

-- Location: LCCOMB_X26_Y18_N22
\spi_0|spi_slave_select_holding_reg[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[7]~feeder_combout\ = \nios2_qsys_0|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(7),
	combout => \spi_0|spi_slave_select_holding_reg[7]~feeder_combout\);

-- Location: FF_X26_Y18_N23
\spi_0|spi_slave_select_holding_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[7]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(7));

-- Location: FF_X26_Y18_N17
\spi_0|spi_slave_select_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(7));

-- Location: LCCOMB_X26_Y18_N16
\spi_0|p1_data_to_cpu[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[7]~22_combout\ = (\spi_0|data_to_cpu[6]~1_combout\ & (\nios2_qsys_0|W_alu_result\(2))) # (!\spi_0|data_to_cpu[6]~1_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(7))) # (!\nios2_qsys_0|W_alu_result\(2) & 
-- ((\spi_0|RRDY~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|data_to_cpu[6]~1_combout\,
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \spi_0|spi_slave_select_reg\(7),
	datad => \spi_0|RRDY~q\,
	combout => \spi_0|p1_data_to_cpu[7]~22_combout\);

-- Location: FF_X27_Y18_N9
\spi_0|iRRDY_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|iRRDY_reg~q\);

-- Location: LCCOMB_X24_Y16_N0
\spi_0|p1_data_to_cpu[7]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[7]~23_combout\ = (\spi_0|p1_data_to_cpu[7]~22_combout\ & (((\spi_0|iRRDY_reg~q\)) # (!\spi_0|data_to_cpu[6]~1_combout\))) # (!\spi_0|p1_data_to_cpu[7]~22_combout\ & (\spi_0|data_to_cpu[6]~1_combout\ & 
-- (\spi_0|endofpacketvalue_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[7]~22_combout\,
	datab => \spi_0|data_to_cpu[6]~1_combout\,
	datac => \spi_0|endofpacketvalue_reg\(7),
	datad => \spi_0|iRRDY_reg~q\,
	combout => \spi_0|p1_data_to_cpu[7]~23_combout\);

-- Location: LCCOMB_X24_Y17_N14
\spi_0|p1_data_to_cpu[7]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[7]~24_combout\ = (\spi_0|data_to_cpu[0]~0_combout\ & (\spi_0|p1_data_to_cpu[7]~23_combout\)) # (!\spi_0|data_to_cpu[0]~0_combout\ & ((\spi_0|rx_holding_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|data_to_cpu[0]~0_combout\,
	datac => \spi_0|p1_data_to_cpu[7]~23_combout\,
	datad => \spi_0|rx_holding_reg\(7),
	combout => \spi_0|p1_data_to_cpu[7]~24_combout\);

-- Location: FF_X24_Y17_N15
\spi_0|data_to_cpu[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[7]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(7));

-- Location: FF_X24_Y17_N7
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X21_Y17_N24
\pio_0|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|always0~1_combout\ = (\pio_0|always0~0_combout\ & (!\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & (!\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & !\pio_4|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_0|always0~0_combout\,
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datad => \pio_4|Equal0~0_combout\,
	combout => \pio_0|always0~1_combout\);

-- Location: FF_X21_Y17_N15
\pio_0|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(7));

-- Location: LCCOMB_X24_Y17_N26
\pio_0|readdata[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(7) = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(2) & \pio_0|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_0|data_out\(7),
	combout => \pio_0|readdata\(7));

-- Location: FF_X24_Y17_N27
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X24_Y17_N6
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~43_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7)) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(7))))) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~43_combout\);

-- Location: LCCOMB_X21_Y20_N10
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~54_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[7]~43_combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7) & !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~43_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~54_combout\);

-- Location: LCCOMB_X28_Y16_N2
\timer_0|counter_snapshot[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[7]~7_combout\ = !\timer_0|internal_counter\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \timer_0|internal_counter\(7),
	combout => \timer_0|counter_snapshot[7]~7_combout\);

-- Location: FF_X28_Y16_N3
\timer_0|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[7]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(7));

-- Location: LCCOMB_X28_Y16_N20
\timer_0|read_mux_out~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~10_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|W_alu_result\(3) & \timer_0|counter_snapshot\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \timer_0|counter_snapshot\(7),
	combout => \timer_0|read_mux_out~10_combout\);

-- Location: FF_X28_Y16_N21
\timer_0|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(7));

-- Location: FF_X23_Y19_N23
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X27_Y26_N26
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X27_Y26_N27
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X24_Y25_N18
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X24_Y25_N19
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X24_Y25_N20
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y25_N21
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X24_Y25_N22
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y25_N23
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X24_Y25_N24
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y25_N25
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X24_Y25_N26
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y25_N27
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X24_Y25_N28
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X24_Y25_N29
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X24_Y20_N20
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X24_Y20_N21
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X24_Y20_N22
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y20_N23
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X24_Y20_N24
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y20_N25
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X24_Y20_N26
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y20_N27
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X24_Y20_N28
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y20_N29
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X24_Y20_N30
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X24_Y20_N31
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: M9K_X25_Y24_N0
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "master_jtag_uart_0:jtag_uart_0|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \jtag_uart_0|r_val~0_combout\,
	ena2 => \jtag_uart_0|fifo_wr~q\,
	clr0 => \rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y25_N16
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X26_Y25_N17
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X26_Y25_N30
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X26_Y25_N10
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X26_Y25_N11
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X26_Y25_N12
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X26_Y24_N26
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X26_Y24_N27
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X26_Y24_N22
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X26_Y24_N24
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X26_Y24_N25
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X26_Y24_N4
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X26_Y24_N20
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X26_Y24_N21
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X26_Y24_N0
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X26_Y24_N1
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X26_Y24_N6
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X26_Y24_N7
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: FF_X26_Y24_N11
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X26_Y25_N2
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X26_Y25_N3
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X26_Y25_N4
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X26_Y25_N5
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X26_Y25_N22
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X26_Y25_N23
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X26_Y25_N24
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X26_Y25_N25
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X25_Y25_N0
\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "master_jtag_uart_0:jtag_uart_0|master_jtag_uart_0_scfifo_r:the_master_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart_0|wr_rfifo~combout\,
	ena1 => \jtag_uart_0|fifo_rd~2_combout\,
	portadatain => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y25_N14
\jtag_uart_0|av_readdata[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[7]~8_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \jtag_uart_0|av_readdata[7]~8_combout\);

-- Location: FF_X23_Y25_N15
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[7]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X23_Y19_N22
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout\ = (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7))))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout\);

-- Location: LCCOMB_X23_Y19_N4
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~55_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~55_combout\);

-- Location: LCCOMB_X16_Y20_N26
\nios2_qsys_0|av_ld_byte0_data_nxt[7]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[7]~45_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(7))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[7]~54_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[7]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~54_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~55_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(7),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~45_combout\);

-- Location: LCCOMB_X15_Y20_N4
\nios2_qsys_0|av_ld_byte0_data[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\ = (\nios2_qsys_0|av_ld_rshift8~0_combout\) # (!\nios2_qsys_0|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_ld_rshift8~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\);

-- Location: FF_X16_Y20_N27
\nios2_qsys_0|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[7]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(7));

-- Location: LCCOMB_X16_Y20_N12
\nios2_qsys_0|W_rf_wr_data[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[7]~13_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(7))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & (\nios2_qsys_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|W_alu_result\(7),
	datac => \nios2_qsys_0|av_ld_byte0_data\(7),
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[7]~13_combout\);

-- Location: FF_X24_Y17_N3
\nios2_qsys_0|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(7));

-- Location: LCCOMB_X26_Y24_N30
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X26_Y24_N18
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X26_Y24_N19
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X26_Y24_N28
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X26_Y24_N14
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X26_Y24_N15
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X26_Y24_N16
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X26_Y24_N2
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X26_Y24_N3
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X26_Y24_N12
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X26_Y24_N8
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X26_Y24_N9
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: FF_X26_Y22_N17
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X26_Y22_N16
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X26_Y25_N20
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X27_Y22_N8
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X27_Y22_N24
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X27_Y22_N25
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X27_Y26_N18
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X27_Y26_N19
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X28_Y24_N6
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X28_Y24_N7
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X28_Y24_N0
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X28_Y24_N1
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X28_Y24_N2
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read2~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\);

-- Location: FF_X28_Y24_N3
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: FF_X28_Y24_N5
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X28_Y24_N4
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X26_Y22_N26
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X26_Y22_N27
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X22_Y25_N18
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X22_Y25_N12
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # ((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (!\jtag_uart_0|r_val~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \jtag_uart_0|r_val~0_combout\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X22_Y25_N26
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\jtag_uart_0|fifo_wr~q\) # ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X22_Y25_N27
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X26_Y22_N24
\jtag_uart_0|r_val~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|r_val~0_combout\ = (!\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- ((!\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\) # (!\jtag_uart_0|r_val~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|r_val~q\,
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X22_Y25_N30
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|fifo_wr~q\ & (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X22_Y25_N16
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X22_Y25_N24
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|r_val~0_combout\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|r_val~0_combout\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X22_Y25_N25
\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X22_Y17_N14
\jtag_uart_0|woverflow~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~3_combout\ = (\nios2_qsys_0|d_write~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (\jtag_uart_0|av_waitrequest~4_combout\ & !\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \jtag_uart_0|av_waitrequest~4_combout\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \jtag_uart_0|woverflow~3_combout\);

-- Location: LCCOMB_X22_Y17_N10
\jtag_uart_0|woverflow~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~2_combout\ = (\jtag_uart_0|woverflow~3_combout\ & (\jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\jtag_uart_0|woverflow~3_combout\ & ((\jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \jtag_uart_0|woverflow~3_combout\,
	datac => \jtag_uart_0|woverflow~q\,
	combout => \jtag_uart_0|woverflow~2_combout\);

-- Location: FF_X22_Y17_N11
\jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|woverflow~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|woverflow~q\);

-- Location: FF_X21_Y19_N23
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|woverflow~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X21_Y19_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X22_Y22_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~16_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~16_combout\);

-- Location: FF_X22_Y22_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(14));

-- Location: FF_X21_Y19_N3
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: FF_X28_Y16_N23
\timer_0|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|internal_counter\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(14));

-- Location: LCCOMB_X28_Y16_N24
\timer_0|read_mux_out~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~13_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & (\timer_0|counter_snapshot\(14) & !\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \timer_0|counter_snapshot\(14),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \timer_0|read_mux_out~13_combout\);

-- Location: FF_X28_Y16_N25
\timer_0|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(14));

-- Location: LCCOMB_X21_Y19_N18
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder_combout\ = \timer_0|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|readdata\(14),
	combout => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: FF_X21_Y19_N19
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X23_Y16_N12
\spi_0|spi_slave_select_holding_reg[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[14]~feeder_combout\ = \nios2_qsys_0|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(14),
	combout => \spi_0|spi_slave_select_holding_reg[14]~feeder_combout\);

-- Location: FF_X23_Y16_N13
\spi_0|spi_slave_select_holding_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[14]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(14));

-- Location: LCCOMB_X23_Y16_N8
\spi_0|spi_slave_select_reg[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_reg[14]~feeder_combout\ = \spi_0|spi_slave_select_holding_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi_0|spi_slave_select_holding_reg\(14),
	combout => \spi_0|spi_slave_select_reg[14]~feeder_combout\);

-- Location: FF_X23_Y16_N9
\spi_0|spi_slave_select_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_reg[14]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(14));

-- Location: LCCOMB_X24_Y16_N8
\spi_0|p1_data_to_cpu[14]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[14]~30_combout\ = (\spi_0|data_to_cpu[14]~2_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(14))) # (!\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|endofpacketvalue_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|spi_slave_select_reg\(14),
	datab => \spi_0|endofpacketvalue_reg\(14),
	datac => \spi_0|data_to_cpu[14]~2_combout\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \spi_0|p1_data_to_cpu[14]~30_combout\);

-- Location: FF_X24_Y16_N9
\spi_0|data_to_cpu[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[14]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(14));

-- Location: FF_X21_Y19_N13
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X21_Y19_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\ = (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14)) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(14) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(14) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X21_Y19_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X15_Y20_N6
\nios2_qsys_0|av_ld_byte1_data[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte1_data[6]~3_combout\ = (\nios2_qsys_0|av_ld_aligning_data~q\ & ((\nios2_qsys_0|av_fill_bit~0_combout\))) # (!\nios2_qsys_0|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data~q\,
	datad => \nios2_qsys_0|av_fill_bit~0_combout\,
	combout => \nios2_qsys_0|av_ld_byte1_data[6]~3_combout\);

-- Location: FF_X15_Y20_N7
\nios2_qsys_0|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte1_data[6]~3_combout\,
	asdata => \nios2_qsys_0|av_ld_byte2_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	ena => \nios2_qsys_0|av_ld_byte1_data_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte1_data\(6));

-- Location: FF_X21_Y17_N13
\pio_0|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(6));

-- Location: LCCOMB_X24_Y19_N12
\pio_0|readdata[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(6) = (\pio_0|data_out\(6) & (!\nios2_qsys_0|W_alu_result\(3) & !\nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_0|data_out\(6),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	combout => \pio_0|readdata\(6));

-- Location: FF_X24_Y19_N13
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X26_Y18_N14
\spi_0|spi_slave_select_holding_reg[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[6]~feeder_combout\ = \nios2_qsys_0|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(6),
	combout => \spi_0|spi_slave_select_holding_reg[6]~feeder_combout\);

-- Location: FF_X26_Y18_N15
\spi_0|spi_slave_select_holding_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[6]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(6));

-- Location: FF_X26_Y18_N11
\spi_0|spi_slave_select_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(6));

-- Location: LCCOMB_X26_Y18_N10
\spi_0|p1_data_to_cpu[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[6]~19_combout\ = (\spi_0|data_to_cpu[6]~1_combout\ & (\nios2_qsys_0|W_alu_result\(2))) # (!\spi_0|data_to_cpu[6]~1_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(6))) # (!\nios2_qsys_0|W_alu_result\(2) & 
-- ((!\spi_0|TRDY~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|data_to_cpu[6]~1_combout\,
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \spi_0|spi_slave_select_reg\(6),
	datad => \spi_0|TRDY~0_combout\,
	combout => \spi_0|p1_data_to_cpu[6]~19_combout\);

-- Location: FF_X27_Y18_N25
\spi_0|iTRDY_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|iTRDY_reg~q\);

-- Location: LCCOMB_X24_Y16_N14
\spi_0|p1_data_to_cpu[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[6]~20_combout\ = (\spi_0|p1_data_to_cpu[6]~19_combout\ & (((\spi_0|iTRDY_reg~q\)) # (!\spi_0|data_to_cpu[6]~1_combout\))) # (!\spi_0|p1_data_to_cpu[6]~19_combout\ & (\spi_0|data_to_cpu[6]~1_combout\ & 
-- (\spi_0|endofpacketvalue_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[6]~19_combout\,
	datab => \spi_0|data_to_cpu[6]~1_combout\,
	datac => \spi_0|endofpacketvalue_reg\(6),
	datad => \spi_0|iTRDY_reg~q\,
	combout => \spi_0|p1_data_to_cpu[6]~20_combout\);

-- Location: LCCOMB_X24_Y17_N16
\spi_0|p1_data_to_cpu[6]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[6]~21_combout\ = (\spi_0|data_to_cpu[0]~0_combout\ & (\spi_0|p1_data_to_cpu[6]~20_combout\)) # (!\spi_0|data_to_cpu[0]~0_combout\ & ((\spi_0|rx_holding_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[6]~20_combout\,
	datac => \spi_0|rx_holding_reg\(6),
	datad => \spi_0|data_to_cpu[0]~0_combout\,
	combout => \spi_0|p1_data_to_cpu[6]~21_combout\);

-- Location: FF_X24_Y17_N17
\spi_0|data_to_cpu[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[6]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(6));

-- Location: FF_X24_Y19_N17
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X24_Y19_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~40_combout\ = (\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6) & ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(6) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6) & 
-- (((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(6) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~40_combout\);

-- Location: LCCOMB_X24_Y19_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~22_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~22_combout\);

-- Location: FF_X24_Y19_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(6));

-- Location: FF_X24_Y19_N19
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X24_Y19_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~52_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[6]~40_combout\) # ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~40_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~52_combout\);

-- Location: LCCOMB_X24_Y19_N24
\jtag_uart_0|av_readdata[6]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[6]~7_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	combout => \jtag_uart_0|av_readdata[6]~7_combout\);

-- Location: FF_X24_Y19_N25
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[6]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X28_Y16_N0
\timer_0|counter_snapshot[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[6]~feeder_combout\ = \timer_0|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|internal_counter\(6),
	combout => \timer_0|counter_snapshot[6]~feeder_combout\);

-- Location: FF_X28_Y16_N1
\timer_0|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[6]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(6));

-- Location: LCCOMB_X28_Y16_N10
\timer_0|read_mux_out~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~9_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|W_alu_result\(3) & \timer_0|counter_snapshot\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \timer_0|counter_snapshot\(6),
	combout => \timer_0|read_mux_out~9_combout\);

-- Location: FF_X28_Y16_N11
\timer_0|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(6));

-- Location: FF_X24_Y19_N3
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X24_Y19_N2
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~41_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)) # 
-- ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6) & \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6) & \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datac => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~41_combout\);

-- Location: LCCOMB_X24_Y19_N10
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~53_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[6]~41_combout\) # ((\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & 
-- !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~41_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~53_combout\);

-- Location: LCCOMB_X19_Y19_N8
\nios2_qsys_0|av_ld_byte0_data_nxt[6]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[6]~42_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (\nios2_qsys_0|av_ld_byte1_data\(6))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte0_data_nxt[6]~52_combout\) # 
-- (\nios2_qsys_0|av_ld_byte0_data_nxt[6]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte1_data\(6),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~52_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~53_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~42_combout\);

-- Location: FF_X19_Y19_N9
\nios2_qsys_0|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[6]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(6));

-- Location: LCCOMB_X19_Y19_N2
\nios2_qsys_0|W_rf_wr_data[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[6]~12_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(6))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & ((\nios2_qsys_0|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_byte0_data\(6),
	datad => \nios2_qsys_0|W_alu_result\(6),
	combout => \nios2_qsys_0|W_rf_wr_data[6]~12_combout\);

-- Location: FF_X20_Y22_N17
\nios2_qsys_0|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(2));

-- Location: FF_X27_Y17_N9
\timer_0|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|control_register\(1));

-- Location: LCCOMB_X27_Y17_N8
\timer_0|counter_is_running~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_is_running~0_combout\ = (\timer_0|counter_is_running~q\ & (!\timer_0|force_reload~q\ & ((\timer_0|control_register\(1)) # (!\timer_0|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|counter_is_running~q\,
	datab => \timer_0|Equal0~5_combout\,
	datac => \timer_0|control_register\(1),
	datad => \timer_0|force_reload~q\,
	combout => \timer_0|counter_is_running~0_combout\);

-- Location: LCCOMB_X27_Y17_N12
\timer_0|counter_is_running~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_is_running~1_combout\ = (\timer_0|control_wr_strobe~combout\ & ((\nios2_qsys_0|d_writedata\(2)) # ((!\nios2_qsys_0|d_writedata\(3) & \timer_0|counter_is_running~0_combout\)))) # (!\timer_0|control_wr_strobe~combout\ & 
-- (((\timer_0|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|control_wr_strobe~combout\,
	datab => \nios2_qsys_0|d_writedata\(3),
	datac => \nios2_qsys_0|d_writedata\(2),
	datad => \timer_0|counter_is_running~0_combout\,
	combout => \timer_0|counter_is_running~1_combout\);

-- Location: FF_X27_Y17_N13
\timer_0|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_is_running~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_is_running~q\);

-- Location: LCCOMB_X27_Y17_N30
\timer_0|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|always0~1_combout\ = (\timer_0|counter_is_running~q\) # (\timer_0|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|counter_is_running~q\,
	datad => \timer_0|force_reload~q\,
	combout => \timer_0|always0~1_combout\);

-- Location: FF_X29_Y17_N29
\timer_0|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[6]~29_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(6));

-- Location: FF_X29_Y17_N31
\timer_0|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[7]~31_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(7));

-- Location: LCCOMB_X29_Y17_N2
\timer_0|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|Equal0~1_combout\ = (!\timer_0|internal_counter\(5) & (\timer_0|internal_counter\(4) & (\timer_0|internal_counter\(7) & !\timer_0|internal_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(5),
	datab => \timer_0|internal_counter\(4),
	datac => \timer_0|internal_counter\(7),
	datad => \timer_0|internal_counter\(6),
	combout => \timer_0|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y16_N16
\timer_0|internal_counter[16]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[16]~49_combout\ = \timer_0|internal_counter[15]~48\ $ (\timer_0|internal_counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|internal_counter\(16),
	cin => \timer_0|internal_counter[15]~48\,
	combout => \timer_0|internal_counter[16]~49_combout\);

-- Location: FF_X29_Y16_N17
\timer_0|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[16]~49_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(16));

-- Location: LCCOMB_X29_Y17_N0
\timer_0|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|Equal0~0_combout\ = (\timer_0|internal_counter\(2) & (\timer_0|internal_counter\(1) & (\timer_0|internal_counter\(3) & \timer_0|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(2),
	datab => \timer_0|internal_counter\(1),
	datac => \timer_0|internal_counter\(3),
	datad => \timer_0|internal_counter\(0),
	combout => \timer_0|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y16_N28
\timer_0|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|Equal0~3_combout\ = (!\timer_0|internal_counter\(14) & (\timer_0|internal_counter\(15) & (!\timer_0|internal_counter\(12) & !\timer_0|internal_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(14),
	datab => \timer_0|internal_counter\(15),
	datac => \timer_0|internal_counter\(12),
	datad => \timer_0|internal_counter\(13),
	combout => \timer_0|Equal0~3_combout\);

-- Location: LCCOMB_X29_Y16_N26
\timer_0|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|Equal0~2_combout\ = (!\timer_0|internal_counter\(11) & (!\timer_0|internal_counter\(8) & (\timer_0|internal_counter\(10) & \timer_0|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(11),
	datab => \timer_0|internal_counter\(8),
	datac => \timer_0|internal_counter\(10),
	datad => \timer_0|internal_counter\(9),
	combout => \timer_0|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y16_N30
\timer_0|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|Equal0~4_combout\ = (\timer_0|Equal0~3_combout\ & \timer_0|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|Equal0~3_combout\,
	datac => \timer_0|Equal0~2_combout\,
	combout => \timer_0|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y17_N10
\timer_0|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|Equal0~5_combout\ = (\timer_0|Equal0~1_combout\ & (\timer_0|internal_counter\(16) & (\timer_0|Equal0~0_combout\ & \timer_0|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|Equal0~1_combout\,
	datab => \timer_0|internal_counter\(16),
	datac => \timer_0|Equal0~0_combout\,
	datad => \timer_0|Equal0~4_combout\,
	combout => \timer_0|Equal0~5_combout\);

-- Location: LCCOMB_X27_Y17_N26
\timer_0|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|always0~0_combout\ = (\timer_0|force_reload~q\) # (\timer_0|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|force_reload~q\,
	datac => \timer_0|Equal0~5_combout\,
	combout => \timer_0|always0~0_combout\);

-- Location: FF_X29_Y17_N17
\timer_0|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[0]~17_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(0));

-- Location: LCCOMB_X29_Y17_N18
\timer_0|internal_counter[1]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[1]~19_combout\ = (\timer_0|internal_counter\(1) & (\timer_0|internal_counter[0]~18\ $ (GND))) # (!\timer_0|internal_counter\(1) & (!\timer_0|internal_counter[0]~18\ & VCC))
-- \timer_0|internal_counter[1]~20\ = CARRY((\timer_0|internal_counter\(1) & !\timer_0|internal_counter[0]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(1),
	datad => VCC,
	cin => \timer_0|internal_counter[0]~18\,
	combout => \timer_0|internal_counter[1]~19_combout\,
	cout => \timer_0|internal_counter[1]~20\);

-- Location: FF_X29_Y17_N19
\timer_0|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[1]~19_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(1));

-- Location: LCCOMB_X29_Y17_N20
\timer_0|internal_counter[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[2]~21_combout\ = (\timer_0|internal_counter\(2) & (!\timer_0|internal_counter[1]~20\)) # (!\timer_0|internal_counter\(2) & ((\timer_0|internal_counter[1]~20\) # (GND)))
-- \timer_0|internal_counter[2]~22\ = CARRY((!\timer_0|internal_counter[1]~20\) # (!\timer_0|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(2),
	datad => VCC,
	cin => \timer_0|internal_counter[1]~20\,
	combout => \timer_0|internal_counter[2]~21_combout\,
	cout => \timer_0|internal_counter[2]~22\);

-- Location: FF_X29_Y17_N21
\timer_0|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[2]~21_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(2));

-- Location: LCCOMB_X29_Y17_N22
\timer_0|internal_counter[3]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[3]~23_combout\ = (\timer_0|internal_counter\(3) & (\timer_0|internal_counter[2]~22\ $ (GND))) # (!\timer_0|internal_counter\(3) & (!\timer_0|internal_counter[2]~22\ & VCC))
-- \timer_0|internal_counter[3]~24\ = CARRY((\timer_0|internal_counter\(3) & !\timer_0|internal_counter[2]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|internal_counter\(3),
	datad => VCC,
	cin => \timer_0|internal_counter[2]~22\,
	combout => \timer_0|internal_counter[3]~23_combout\,
	cout => \timer_0|internal_counter[3]~24\);

-- Location: FF_X29_Y17_N23
\timer_0|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[3]~23_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(3));

-- Location: LCCOMB_X29_Y17_N24
\timer_0|internal_counter[4]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|internal_counter[4]~25_combout\ = (\timer_0|internal_counter\(4) & (!\timer_0|internal_counter[3]~24\)) # (!\timer_0|internal_counter\(4) & ((\timer_0|internal_counter[3]~24\) # (GND)))
-- \timer_0|internal_counter[4]~26\ = CARRY((!\timer_0|internal_counter[3]~24\) # (!\timer_0|internal_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer_0|internal_counter\(4),
	datad => VCC,
	cin => \timer_0|internal_counter[3]~24\,
	combout => \timer_0|internal_counter[4]~25_combout\,
	cout => \timer_0|internal_counter[4]~26\);

-- Location: FF_X29_Y17_N25
\timer_0|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[4]~25_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(4));

-- Location: FF_X29_Y17_N27
\timer_0|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|internal_counter[5]~27_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \timer_0|always0~0_combout\,
	ena => \timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|internal_counter\(5));

-- Location: LCCOMB_X29_Y17_N6
\timer_0|counter_snapshot[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[5]~feeder_combout\ = \timer_0|internal_counter\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \timer_0|internal_counter\(5),
	combout => \timer_0|counter_snapshot[5]~feeder_combout\);

-- Location: FF_X29_Y17_N7
\timer_0|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(5));

-- Location: LCCOMB_X28_Y16_N16
\timer_0|read_mux_out~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~8_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|W_alu_result\(3) & \timer_0|counter_snapshot\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \timer_0|counter_snapshot\(5),
	combout => \timer_0|read_mux_out~8_combout\);

-- Location: FF_X28_Y16_N17
\timer_0|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(5));

-- Location: FF_X23_Y19_N13
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X23_Y25_N18
\jtag_uart_0|av_readdata[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[5]~6_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \jtag_uart_0|av_readdata[5]~6_combout\);

-- Location: FF_X23_Y25_N19
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[5]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X23_Y19_N12
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout\ = (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout\);

-- Location: LCCOMB_X20_Y20_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ = (\nios2_qsys_0|d_writedata\(5) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(5),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: M9K_X25_Y16_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y19_N6
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~51_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~51_combout\);

-- Location: FF_X21_Y17_N19
\pio_0|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(5));

-- Location: LCCOMB_X24_Y18_N4
\pio_0|readdata[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(5) = (\pio_0|data_out\(5) & (!\nios2_qsys_0|W_alu_result\(3) & !\nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_0|data_out\(5),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	combout => \pio_0|readdata\(5));

-- Location: FF_X24_Y18_N5
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X23_Y17_N10
\spi_0|p1_data_to_cpu[5]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[5]~17_combout\ = (\nios2_qsys_0|W_alu_result\(4) & ((\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|rx_holding_reg\(5)))) # (!\nios2_qsys_0|W_alu_result\(2) & (\spi_0|endofpacketvalue_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|endofpacketvalue_reg\(5),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \spi_0|rx_holding_reg\(5),
	datad => \nios2_qsys_0|W_alu_result\(4),
	combout => \spi_0|p1_data_to_cpu[5]~17_combout\);

-- Location: LCCOMB_X26_Y18_N12
\spi_0|p1_data_to_cpu[5]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[5]~16_combout\ = (!\spi_0|tx_holding_primed~q\ & (!\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|W_alu_result\(4) & !\spi_0|transmitting~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|tx_holding_primed~q\,
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \spi_0|transmitting~q\,
	combout => \spi_0|p1_data_to_cpu[5]~16_combout\);

-- Location: LCCOMB_X26_Y18_N4
\spi_0|spi_slave_select_holding_reg[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[5]~feeder_combout\ = \nios2_qsys_0|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(5),
	combout => \spi_0|spi_slave_select_holding_reg[5]~feeder_combout\);

-- Location: FF_X26_Y18_N5
\spi_0|spi_slave_select_holding_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(5));

-- Location: FF_X26_Y18_N25
\spi_0|spi_slave_select_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(5));

-- Location: LCCOMB_X26_Y18_N24
\spi_0|p1_data_to_cpu[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[5]~15_combout\ = (\nios2_qsys_0|W_alu_result\(4) & ((\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|spi_slave_select_reg\(5)))) # (!\nios2_qsys_0|W_alu_result\(2) & (\spi_0|rx_holding_reg\(5))))) # (!\nios2_qsys_0|W_alu_result\(4) & 
-- (\spi_0|rx_holding_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(4),
	datab => \spi_0|rx_holding_reg\(5),
	datac => \spi_0|spi_slave_select_reg\(5),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \spi_0|p1_data_to_cpu[5]~15_combout\);

-- Location: LCCOMB_X22_Y18_N14
\spi_0|p1_data_to_cpu[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[5]~18_combout\ = (\nios2_qsys_0|W_alu_result\(3) & ((\spi_0|p1_data_to_cpu[5]~17_combout\) # ((\spi_0|p1_data_to_cpu[5]~16_combout\)))) # (!\nios2_qsys_0|W_alu_result\(3) & (((\spi_0|p1_data_to_cpu[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[5]~17_combout\,
	datab => \spi_0|p1_data_to_cpu[5]~16_combout\,
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \spi_0|p1_data_to_cpu[5]~15_combout\,
	combout => \spi_0|p1_data_to_cpu[5]~18_combout\);

-- Location: FF_X22_Y18_N15
\spi_0|data_to_cpu[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[5]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(5));

-- Location: FF_X22_Y18_N21
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X22_Y18_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout\ = (\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5) & ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(5) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5) & 
-- (((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(5) & \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout\);

-- Location: LCCOMB_X22_Y18_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~50_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout\) # ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~50_combout\);

-- Location: LCCOMB_X19_Y19_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[5]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[5]~39_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(5))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~51_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[5]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~51_combout\,
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~50_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(5),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~39_combout\);

-- Location: FF_X19_Y19_N21
\nios2_qsys_0|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[5]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(5));

-- Location: LCCOMB_X19_Y19_N14
\nios2_qsys_0|W_rf_wr_data[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[5]~11_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(5))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_alu_result\(5) & (!\nios2_qsys_0|E_alu_result~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(5),
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|E_alu_result~34_combout\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(5),
	combout => \nios2_qsys_0|W_rf_wr_data[5]~11_combout\);

-- Location: FF_X20_Y20_N31
\nios2_qsys_0|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(5));

-- Location: LCCOMB_X20_Y22_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ = (\nios2_qsys_0|d_writedata\(5) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(5),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X20_Y22_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(5));

-- Location: LCCOMB_X20_Y22_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(5))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(5),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~8_combout\);

-- Location: LCCOMB_X24_Y24_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X24_Y24_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X24_Y24_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X24_Y24_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X23_Y23_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(7)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(7),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCCOMB_X23_Y23_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(9))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X23_Y23_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X22_Y23_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X22_Y23_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: FF_X24_Y23_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[5]~6_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X24_Y24_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1_combout\);

-- Location: FF_X24_Y24_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X26_Y23_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X26_Y23_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X27_Y23_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(1)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X26_Y23_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(0))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X27_Y23_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X27_Y23_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X27_Y23_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X23_Y24_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X23_Y24_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X27_Y24_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(0))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(0),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X27_Y24_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(2))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X27_Y24_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X27_Y23_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X27_Y23_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X23_Y24_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X23_Y24_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X27_Y24_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(1)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X27_Y24_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(3))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X27_Y24_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X23_Y26_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X23_Y26_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X23_Y24_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X23_Y24_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X27_Y24_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(2)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X27_Y24_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(4))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X27_Y24_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X27_Y24_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X27_Y24_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X24_Y24_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X24_Y24_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X27_Y24_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(3)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(3),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X27_Y24_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(5))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X27_Y24_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(4));

-- Location: FF_X27_Y24_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X24_Y24_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X24_Y24_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X24_Y24_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(4),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X27_Y24_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(6))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X27_Y24_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X27_Y24_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X27_Y24_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X24_Y23_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X24_Y23_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X27_Y24_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(5)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(5),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X27_Y24_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(7))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X27_Y24_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X27_Y24_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X27_Y24_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X24_Y23_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X24_Y23_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X26_Y23_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(6))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(6),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X22_Y24_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(7))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X22_Y24_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X23_Y26_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X23_Y26_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X24_Y24_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X24_Y24_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X20_Y22_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ = (\nios2_qsys_0|d_writedata\(4) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(4),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X20_Y22_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(4));

-- Location: LCCOMB_X20_Y22_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~2_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(4))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(4),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~2_combout\);

-- Location: LCCOMB_X24_Y23_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3_combout\);

-- Location: FF_X24_Y23_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X23_Y21_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(3)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(3),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X24_Y23_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2_combout\);

-- Location: FF_X24_Y23_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X20_Y22_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ = (\nios2_qsys_0|d_writedata\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X20_Y22_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(2));

-- Location: LCCOMB_X20_Y22_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~4_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(2))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~4_combout\);

-- Location: LCCOMB_X26_Y21_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~2_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~2_combout\);

-- Location: FF_X26_Y21_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(4));

-- Location: FF_X22_Y19_N19
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: FF_X26_Y18_N9
\spi_0|spi_slave_select_holding_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(4));

-- Location: FF_X26_Y18_N21
\spi_0|spi_slave_select_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(4));

-- Location: LCCOMB_X26_Y18_N20
\spi_0|p1_data_to_cpu[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[4]~12_combout\ = (\spi_0|data_to_cpu[6]~1_combout\ & (\nios2_qsys_0|W_alu_result\(2))) # (!\spi_0|data_to_cpu[6]~1_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(4))) # (!\nios2_qsys_0|W_alu_result\(2) & 
-- ((\spi_0|TOE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|data_to_cpu[6]~1_combout\,
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \spi_0|spi_slave_select_reg\(4),
	datad => \spi_0|TOE~q\,
	combout => \spi_0|p1_data_to_cpu[4]~12_combout\);

-- Location: FF_X27_Y18_N13
\spi_0|iTOE_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|iTOE_reg~q\);

-- Location: LCCOMB_X23_Y17_N14
\spi_0|p1_data_to_cpu[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[4]~13_combout\ = (\spi_0|p1_data_to_cpu[4]~12_combout\ & (((\spi_0|iTOE_reg~q\)) # (!\spi_0|data_to_cpu[6]~1_combout\))) # (!\spi_0|p1_data_to_cpu[4]~12_combout\ & (\spi_0|data_to_cpu[6]~1_combout\ & 
-- (\spi_0|endofpacketvalue_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[4]~12_combout\,
	datab => \spi_0|data_to_cpu[6]~1_combout\,
	datac => \spi_0|endofpacketvalue_reg\(4),
	datad => \spi_0|iTOE_reg~q\,
	combout => \spi_0|p1_data_to_cpu[4]~13_combout\);

-- Location: LCCOMB_X24_Y17_N4
\spi_0|p1_data_to_cpu[4]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[4]~14_combout\ = (\spi_0|data_to_cpu[0]~0_combout\ & ((\spi_0|p1_data_to_cpu[4]~13_combout\))) # (!\spi_0|data_to_cpu[0]~0_combout\ & (\spi_0|rx_holding_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|rx_holding_reg\(4),
	datac => \spi_0|p1_data_to_cpu[4]~13_combout\,
	datad => \spi_0|data_to_cpu[0]~0_combout\,
	combout => \spi_0|p1_data_to_cpu[4]~14_combout\);

-- Location: FF_X24_Y17_N5
\spi_0|data_to_cpu[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[4]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(4));

-- Location: FF_X24_Y17_N1
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X21_Y17_N8
\pio_0|data_out[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|data_out[4]~feeder_combout\ = \nios2_qsys_0|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(4),
	combout => \pio_0|data_out[4]~feeder_combout\);

-- Location: FF_X21_Y17_N9
\pio_0|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|data_out[4]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \pio_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(4));

-- Location: LCCOMB_X24_Y17_N24
\pio_0|readdata[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(4) = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(2) & \pio_0|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_0|data_out\(4),
	combout => \pio_0|readdata\(4));

-- Location: FF_X24_Y17_N25
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X24_Y17_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4)) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(4))))) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\);

-- Location: LCCOMB_X22_Y19_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~48_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~34_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~48_combout\);

-- Location: LCCOMB_X29_Y17_N4
\timer_0|counter_snapshot[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[4]~6_combout\ = !\timer_0|internal_counter\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|internal_counter\(4),
	combout => \timer_0|counter_snapshot[4]~6_combout\);

-- Location: FF_X29_Y17_N5
\timer_0|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[4]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(4));

-- Location: LCCOMB_X28_Y17_N16
\timer_0|read_mux_out~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out~7_combout\ = (!\nios2_qsys_0|W_alu_result\(2) & (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & \timer_0|counter_snapshot\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \timer_0|counter_snapshot\(4),
	combout => \timer_0|read_mux_out~7_combout\);

-- Location: FF_X28_Y17_N17
\timer_0|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(4));

-- Location: FF_X23_Y19_N11
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y25_N28
\jtag_uart_0|av_readdata[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[4]~5_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \jtag_uart_0|av_readdata[4]~5_combout\);

-- Location: FF_X23_Y25_N29
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[4]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y19_N10
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~35_combout\ = (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4))))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~35_combout\);

-- Location: LCCOMB_X23_Y19_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~49_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[4]~35_combout\) # ((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~35_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~49_combout\);

-- Location: LCCOMB_X19_Y19_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[4]~36_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(4))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~48_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[4]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~48_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~49_combout\,
	datac => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(4),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~36_combout\);

-- Location: FF_X19_Y19_N25
\nios2_qsys_0|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[4]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(4));

-- Location: LCCOMB_X19_Y19_N18
\nios2_qsys_0|W_rf_wr_data[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[4]~10_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(4))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (!\nios2_qsys_0|E_alu_result~34_combout\ & (\nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_result~34_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|av_ld_byte0_data\(4),
	combout => \nios2_qsys_0|W_rf_wr_data[4]~10_combout\);

-- Location: FF_X20_Y20_N27
\nios2_qsys_0|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(1));

-- Location: LCCOMB_X23_Y21_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ = (\nios2_qsys_0|d_writedata\(1) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X23_Y21_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(1));

-- Location: LCCOMB_X23_Y21_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(1)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(1),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X21_Y22_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~21_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~21_combout\);

-- Location: FF_X21_Y22_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(8));

-- Location: FF_X22_Y18_N25
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X22_Y18_N8
\nios2_qsys_0|F_iw[8]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[8]~20_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \nios2_qsys_0|F_iw[8]~20_combout\);

-- Location: LCCOMB_X22_Y18_N12
\nios2_qsys_0|F_iw[8]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[8]~21_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[8]~20_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \nios2_qsys_0|F_iw[8]~20_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \nios2_qsys_0|F_iw[8]~21_combout\);

-- Location: FF_X22_Y18_N13
\nios2_qsys_0|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[8]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(8));

-- Location: LCCOMB_X19_Y18_N2
\nios2_qsys_0|R_src2_lo[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[2]~2_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(8))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|D_iw\(8),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_qsys_0|R_src2_use_imm~q\,
	combout => \nios2_qsys_0|R_src2_lo[2]~2_combout\);

-- Location: FF_X19_Y18_N3
\nios2_qsys_0|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[2]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(2));

-- Location: LCCOMB_X16_Y17_N0
\nios2_qsys_0|E_logic_result[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[2]~1_combout\ = (\nios2_qsys_0|E_src2\(2) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(2)))))) # (!\nios2_qsys_0|E_src2\(2) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(2)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src2\(2),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(2),
	combout => \nios2_qsys_0|E_logic_result[2]~1_combout\);

-- Location: LCCOMB_X17_Y14_N26
\nios2_qsys_0|W_alu_result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[2]~2_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[2]~1_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[2]~1_combout\,
	datab => \nios2_qsys_0|F_pc[0]~2_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[2]~2_combout\);

-- Location: FF_X17_Y14_N27
\nios2_qsys_0|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[2]~2_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(2));

-- Location: LCCOMB_X22_Y17_N28
\jtag_uart_0|ien_AF~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AF~2_combout\ = (\nios2_qsys_0|d_write~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (\jtag_uart_0|av_waitrequest~4_combout\ & \nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \jtag_uart_0|av_waitrequest~4_combout\,
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \jtag_uart_0|ien_AF~2_combout\);

-- Location: FF_X21_Y25_N27
\jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ien_AF~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|ien_AF~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X21_Y25_N6
\jtag_uart_0|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~0_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)))
-- \jtag_uart_0|Add0~1\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|Add0~0_combout\,
	cout => \jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X21_Y25_N8
\jtag_uart_0|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~2_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\jtag_uart_0|Add0~1\))
-- \jtag_uart_0|Add0~3\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|Add0~1\,
	combout => \jtag_uart_0|Add0~2_combout\,
	cout => \jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X21_Y25_N10
\jtag_uart_0|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~4_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\jtag_uart_0|Add0~3\ $ (GND)))
-- \jtag_uart_0|Add0~5\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|Add0~3\,
	combout => \jtag_uart_0|Add0~4_combout\,
	cout => \jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X21_Y25_N12
\jtag_uart_0|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~6_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\jtag_uart_0|Add0~5\))
-- \jtag_uart_0|Add0~7\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|Add0~5\,
	combout => \jtag_uart_0|Add0~6_combout\,
	cout => \jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X21_Y25_N14
\jtag_uart_0|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~8_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\jtag_uart_0|Add0~7\ $ (GND)))
-- \jtag_uart_0|Add0~9\ = CARRY((!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \jtag_uart_0|Add0~7\,
	combout => \jtag_uart_0|Add0~8_combout\,
	cout => \jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X21_Y25_N16
\jtag_uart_0|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~10_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\jtag_uart_0|Add0~9\)) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (\jtag_uart_0|Add0~9\ & VCC))
-- \jtag_uart_0|Add0~11\ = CARRY((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \jtag_uart_0|Add0~9\,
	combout => \jtag_uart_0|Add0~10_combout\,
	cout => \jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X21_Y25_N18
\jtag_uart_0|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~12_combout\ = !\jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \jtag_uart_0|Add0~11\,
	combout => \jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X21_Y25_N2
\jtag_uart_0|LessThan1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~0_combout\ = (\jtag_uart_0|Add0~4_combout\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\jtag_uart_0|Add0~2_combout\) # 
-- (\jtag_uart_0|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Add0~4_combout\,
	datab => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \jtag_uart_0|Add0~2_combout\,
	datad => \jtag_uart_0|Add0~0_combout\,
	combout => \jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X21_Y25_N20
\jtag_uart_0|LessThan1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~1_combout\ = (\jtag_uart_0|Add0~8_combout\) # (\jtag_uart_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Add0~8_combout\,
	datad => \jtag_uart_0|Add0~6_combout\,
	combout => \jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X21_Y25_N28
\jtag_uart_0|LessThan1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~2_combout\ = (!\jtag_uart_0|Add0~10_combout\ & (\jtag_uart_0|Add0~12_combout\ & (!\jtag_uart_0|LessThan1~0_combout\ & !\jtag_uart_0|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Add0~10_combout\,
	datab => \jtag_uart_0|Add0~12_combout\,
	datac => \jtag_uart_0|LessThan1~0_combout\,
	datad => \jtag_uart_0|LessThan1~1_combout\,
	combout => \jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X21_Y25_N29
\jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|LessThan1~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X21_Y25_N4
\jtag_uart_0|pause_irq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|pause_irq~0_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\) # ((\jtag_uart_0|pause_irq~q\ & 
-- !\jtag_uart_0|read_0~q\)))) # (!\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (((\jtag_uart_0|pause_irq~q\ & !\jtag_uart_0|read_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datac => \jtag_uart_0|pause_irq~q\,
	datad => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X21_Y25_N5
\jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|pause_irq~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X21_Y25_N22
\jtag_uart_0|av_readdata[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[8]~0_combout\ = (\jtag_uart_0|ien_AF~q\ & ((\jtag_uart_0|fifo_AF~q\) # (\jtag_uart_0|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|ien_AF~q\,
	datab => \jtag_uart_0|fifo_AF~q\,
	datac => \jtag_uart_0|pause_irq~q\,
	combout => \jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: LCCOMB_X21_Y18_N14
\nios2_qsys_0|W_ienable_reg[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ienable_reg[3]~feeder_combout\ = \nios2_qsys_0|E_src1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|E_src1\(3),
	combout => \nios2_qsys_0|W_ienable_reg[3]~feeder_combout\);

-- Location: FF_X21_Y18_N15
\nios2_qsys_0|W_ienable_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_ienable_reg[3]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_ienable_reg\(3));

-- Location: LCCOMB_X23_Y21_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]~0_combout\ = !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(3),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]~0_combout\);

-- Location: LCCOMB_X21_Y22_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(3) & (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(4) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(2) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(3),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(4),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(2),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y20_N6
\mm_interconnect_0|cmd_xbar_mux|src_data[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(43) = (\nios2_qsys_0|F_pc\(5) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\nios2_qsys_0|W_alu_result\(7) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\nios2_qsys_0|F_pc\(5) & 
-- (\nios2_qsys_0|W_alu_result\(7) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(5),
	datab => \nios2_qsys_0|W_alu_result\(7),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(43));

-- Location: FF_X20_Y20_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(5));

-- Location: LCCOMB_X21_Y21_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(6) & (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(7) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(5) & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(6),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(7),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(5),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y21_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X23_Y21_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(3));

-- Location: LCCOMB_X21_Y18_N22
\nios2_qsys_0|W_ipending_reg_nxt[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ipending_reg_nxt[3]~0_combout\ = (\nios2_qsys_0|W_ienable_reg\(3) & (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(3) & ((\jtag_uart_0|av_readdata[8]~0_combout\) # 
-- (\jtag_uart_0|av_readdata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_readdata[8]~0_combout\,
	datab => \jtag_uart_0|av_readdata\(9),
	datac => \nios2_qsys_0|W_ienable_reg\(3),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(3),
	combout => \nios2_qsys_0|W_ipending_reg_nxt[3]~0_combout\);

-- Location: FF_X21_Y18_N23
\nios2_qsys_0|W_ipending_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_ipending_reg_nxt[3]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_ipending_reg\(3));

-- Location: LCCOMB_X19_Y18_N8
\nios2_qsys_0|E_control_rd_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[2]~0_combout\ = (\nios2_qsys_0|D_iw\(8) & (!\nios2_qsys_0|D_iw\(6) & !\nios2_qsys_0|D_iw\(7))) # (!\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|D_iw\(6) & \nios2_qsys_0|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(8),
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|E_control_rd_data[2]~0_combout\);

-- Location: LCCOMB_X21_Y18_N0
\nios2_qsys_0|E_control_rd_data[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[3]~6_combout\ = (\nios2_qsys_0|E_control_rd_data[2]~0_combout\ & ((\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|W_ipending_reg\(3))) # (!\nios2_qsys_0|D_iw\(8) & ((\nios2_qsys_0|W_ienable_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_ipending_reg\(3),
	datab => \nios2_qsys_0|W_ienable_reg\(3),
	datac => \nios2_qsys_0|D_iw\(8),
	datad => \nios2_qsys_0|E_control_rd_data[2]~0_combout\,
	combout => \nios2_qsys_0|E_control_rd_data[3]~6_combout\);

-- Location: FF_X21_Y18_N1
\nios2_qsys_0|W_control_rd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_control_rd_data[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_control_rd_data\(3));

-- Location: LCCOMB_X19_Y19_N12
\nios2_qsys_0|W_rf_wr_data[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[3]~8_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (\nios2_qsys_0|W_control_rd_data\(3))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_control_rd_data\(3),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[3]~8_combout\);

-- Location: LCCOMB_X21_Y21_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y21_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X23_Y21_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~4_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(3),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~4_combout\);

-- Location: LCCOMB_X23_Y18_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~5_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~4_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~4_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~5_combout\);

-- Location: FF_X23_Y18_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(3));

-- Location: FF_X23_Y18_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: FF_X26_Y18_N27
\spi_0|spi_slave_select_holding_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(3));

-- Location: FF_X26_Y18_N19
\spi_0|spi_slave_select_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(3));

-- Location: LCCOMB_X26_Y18_N18
\spi_0|p1_data_to_cpu[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[3]~9_combout\ = (\spi_0|data_to_cpu[6]~1_combout\ & (\nios2_qsys_0|W_alu_result\(2))) # (!\spi_0|data_to_cpu[6]~1_combout\ & ((\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(3))) # (!\nios2_qsys_0|W_alu_result\(2) & 
-- ((\spi_0|ROE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|data_to_cpu[6]~1_combout\,
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \spi_0|spi_slave_select_reg\(3),
	datad => \spi_0|ROE~q\,
	combout => \spi_0|p1_data_to_cpu[3]~9_combout\);

-- Location: LCCOMB_X27_Y18_N30
\spi_0|iROE_reg~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|iROE_reg~feeder_combout\ = \nios2_qsys_0|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(3),
	combout => \spi_0|iROE_reg~feeder_combout\);

-- Location: FF_X27_Y18_N31
\spi_0|iROE_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|iROE_reg~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|iROE_reg~q\);

-- Location: LCCOMB_X23_Y17_N26
\spi_0|p1_data_to_cpu[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[3]~10_combout\ = (\spi_0|p1_data_to_cpu[3]~9_combout\ & (((\spi_0|iROE_reg~q\)) # (!\spi_0|data_to_cpu[6]~1_combout\))) # (!\spi_0|p1_data_to_cpu[3]~9_combout\ & (\spi_0|data_to_cpu[6]~1_combout\ & (\spi_0|endofpacketvalue_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[3]~9_combout\,
	datab => \spi_0|data_to_cpu[6]~1_combout\,
	datac => \spi_0|endofpacketvalue_reg\(3),
	datad => \spi_0|iROE_reg~q\,
	combout => \spi_0|p1_data_to_cpu[3]~10_combout\);

-- Location: LCCOMB_X23_Y18_N4
\spi_0|p1_data_to_cpu[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[3]~11_combout\ = (\spi_0|data_to_cpu[0]~0_combout\ & ((\spi_0|p1_data_to_cpu[3]~10_combout\))) # (!\spi_0|data_to_cpu[0]~0_combout\ & (\spi_0|rx_holding_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|rx_holding_reg\(3),
	datac => \spi_0|p1_data_to_cpu[3]~10_combout\,
	datad => \spi_0|data_to_cpu[0]~0_combout\,
	combout => \spi_0|p1_data_to_cpu[3]~11_combout\);

-- Location: FF_X23_Y18_N5
\spi_0|data_to_cpu[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[3]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(3));

-- Location: FF_X23_Y18_N17
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X21_Y17_N6
\pio_0|data_out[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|data_out[3]~feeder_combout\ = \nios2_qsys_0|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(3),
	combout => \pio_0|data_out[3]~feeder_combout\);

-- Location: FF_X21_Y17_N7
\pio_0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|data_out[3]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \pio_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(3));

-- Location: LCCOMB_X23_Y18_N10
\pio_0|readdata[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(3) = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(2) & \pio_0|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_0|data_out\(3),
	combout => \pio_0|readdata\(3));

-- Location: FF_X23_Y18_N11
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X23_Y18_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(3)) # 
-- ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3))))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\);

-- Location: LCCOMB_X23_Y18_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~46_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~46_combout\);

-- Location: LCCOMB_X29_Y17_N10
\timer_0|counter_snapshot[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[3]~5_combout\ = !\timer_0|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \timer_0|internal_counter\(3),
	combout => \timer_0|counter_snapshot[3]~5_combout\);

-- Location: FF_X29_Y17_N11
\timer_0|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(3));

-- Location: LCCOMB_X27_Y17_N20
\timer_0|control_register[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|control_register[3]~feeder_combout\ = \nios2_qsys_0|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(3),
	combout => \timer_0|control_register[3]~feeder_combout\);

-- Location: FF_X27_Y17_N21
\timer_0|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|control_register[3]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|control_register\(3));

-- Location: LCCOMB_X27_Y17_N4
\timer_0|Equal4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|Equal4~1_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (!\nios2_qsys_0|W_alu_result\(3) & !\nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \timer_0|Equal4~1_combout\);

-- Location: LCCOMB_X27_Y17_N2
\timer_0|read_mux_out[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out\(3) = (\timer_0|counter_snapshot\(3) & ((\timer_0|Equal4~1_combout\) # ((\timer_0|control_register\(3) & \timer_0|Equal4~0_combout\)))) # (!\timer_0|counter_snapshot\(3) & (\timer_0|control_register\(3) & 
-- ((\timer_0|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|counter_snapshot\(3),
	datab => \timer_0|control_register\(3),
	datac => \timer_0|Equal4~1_combout\,
	datad => \timer_0|Equal4~0_combout\,
	combout => \timer_0|read_mux_out\(3));

-- Location: FF_X27_Y17_N3
\timer_0|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(3));

-- Location: FF_X23_Y19_N1
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X23_Y25_N16
\jtag_uart_0|av_readdata[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[3]~4_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \jtag_uart_0|av_readdata[3]~4_combout\);

-- Location: FF_X23_Y25_N17
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[3]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X23_Y19_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\ = (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3))))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\);

-- Location: LCCOMB_X23_Y19_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~47_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~47_combout\);

-- Location: LCCOMB_X19_Y19_N10
\nios2_qsys_0|av_ld_byte0_data_nxt[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(3))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~46_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[3]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~46_combout\,
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~47_combout\,
	datad => \nios2_qsys_0|av_ld_byte1_data\(3),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\);

-- Location: FF_X19_Y19_N11
\nios2_qsys_0|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(3));

-- Location: LCCOMB_X19_Y19_N30
\nios2_qsys_0|W_rf_wr_data[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[3]~9_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(3))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_rf_wr_data[3]~8_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_rf_wr_data[3]~8_combout\,
	datab => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datac => \nios2_qsys_0|R_ctrl_ld~q\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(3),
	combout => \nios2_qsys_0|W_rf_wr_data[3]~9_combout\);

-- Location: LCCOMB_X16_Y21_N20
\nios2_qsys_0|d_writedata[30]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[30]~6_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_qsys_0|d_writedata[30]~6_combout\);

-- Location: LCCOMB_X21_Y21_N16
\nios2_qsys_0|d_writedata[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[30]~feeder_combout\ = \nios2_qsys_0|d_writedata[30]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata[30]~6_combout\,
	combout => \nios2_qsys_0|d_writedata[30]~feeder_combout\);

-- Location: FF_X21_Y21_N17
\nios2_qsys_0|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[30]~feeder_combout\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(30));

-- Location: LCCOMB_X17_Y21_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ = (\nios2_qsys_0|d_writedata\(30) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(30),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X20_Y18_N14
\nios2_qsys_0|F_iw[31]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[31]~51_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[31]~50_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[31]~50_combout\,
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	combout => \nios2_qsys_0|F_iw[31]~51_combout\);

-- Location: FF_X20_Y18_N15
\nios2_qsys_0|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[31]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(31));

-- Location: LCCOMB_X12_Y18_N24
\nios2_qsys_0|R_src1[1]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[1]~40_combout\ = (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\nios2_qsys_0|R_src1~39_combout\ & ((!\nios2_qsys_0|R_ctrl_jmp_direct~q\) # (!\nios2_qsys_0|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datad => \nios2_qsys_0|R_src1~39_combout\,
	combout => \nios2_qsys_0|R_src1[1]~40_combout\);

-- Location: FF_X12_Y18_N25
\nios2_qsys_0|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[1]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(1));

-- Location: LCCOMB_X15_Y17_N4
\nios2_qsys_0|E_arith_result[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[1]~4_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~2_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|Add2~2_combout\,
	datac => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add1~2_combout\,
	combout => \nios2_qsys_0|E_arith_result[1]~4_combout\);

-- Location: LCCOMB_X16_Y19_N16
\nios2_qsys_0|E_mem_byte_en[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[2]~4_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((\nios2_qsys_0|E_arith_result[1]~4_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (!\nios2_qsys_0|E_arith_result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|E_arith_result[1]~4_combout\,
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X16_Y19_N17
\nios2_qsys_0|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(2));

-- Location: LCCOMB_X21_Y22_N2
\mm_interconnect_0|cmd_xbar_mux|src_data[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|d_byteenable\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(34));

-- Location: FF_X21_Y22_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X21_Y22_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~2_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(2)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(2),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: LCCOMB_X21_Y20_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~36_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~36_combout\);

-- Location: FF_X21_Y20_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(30));

-- Location: FF_X21_Y20_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X21_Y20_N12
\nios2_qsys_0|F_iw[30]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[30]~48_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \nios2_qsys_0|F_iw[30]~48_combout\);

-- Location: LCCOMB_X20_Y18_N28
\nios2_qsys_0|F_iw[30]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[30]~49_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[30]~48_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[30]~48_combout\,
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \nios2_qsys_0|F_iw[30]~49_combout\);

-- Location: FF_X20_Y18_N29
\nios2_qsys_0|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[30]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(30));

-- Location: LCCOMB_X20_Y15_N0
\nios2_qsys_0|R_src1[0]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src1[0]~41_combout\ = (!\nios2_qsys_0|R_src1~39_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\nios2_qsys_0|E_valid~q\) # (!\nios2_qsys_0|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_jmp_direct~q\,
	datab => \nios2_qsys_0|R_src1~39_combout\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|R_src1[0]~41_combout\);

-- Location: FF_X20_Y15_N1
\nios2_qsys_0|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src1[0]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(0));

-- Location: LCCOMB_X15_Y17_N10
\nios2_qsys_0|E_arith_result[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[0]~2_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~0_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datac => \nios2_qsys_0|Add2~0_combout\,
	datad => \nios2_qsys_0|Add1~0_combout\,
	combout => \nios2_qsys_0|E_arith_result[0]~2_combout\);

-- Location: LCCOMB_X16_Y19_N14
\nios2_qsys_0|E_mem_byte_en[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_mem_byte_en[0]~6_combout\ = (\nios2_qsys_0|D_iw\(4)) # ((!\nios2_qsys_0|E_arith_result[1]~4_combout\ & ((\nios2_qsys_0|D_iw\(3)) # (!\nios2_qsys_0|E_arith_result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[0]~2_combout\,
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|E_arith_result[1]~4_combout\,
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X16_Y19_N15
\nios2_qsys_0|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_mem_byte_en[0]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_byteenable\(0));

-- Location: LCCOMB_X17_Y22_N2
\mm_interconnect_0|cmd_xbar_mux|src_data[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(32));

-- Location: FF_X17_Y22_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X17_Y22_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|byteenable\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X24_Y20_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~18_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~18_combout\);

-- Location: FF_X24_Y20_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(15));

-- Location: FF_X24_Y20_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X24_Y20_N18
\mm_interconnect_0|rsp_xbar_mux|src_payload~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X19_Y15_N4
\nios2_qsys_0|F_iw[15]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[15]~15_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\) # (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15))) # 
-- (!\nios2_qsys_0|D_iw[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	combout => \nios2_qsys_0|F_iw[15]~15_combout\);

-- Location: FF_X19_Y15_N5
\nios2_qsys_0|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[15]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(15));

-- Location: LCCOMB_X15_Y18_N0
\nios2_qsys_0|Equal101~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~1_combout\ = (!\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(15) & \nios2_qsys_0|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|Equal101~1_combout\);

-- Location: LCCOMB_X20_Y17_N0
\nios2_qsys_0|Equal101~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~5_combout\ = (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\nios2_qsys_0|Equal101~1_combout\ & (\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datab => \nios2_qsys_0|Equal101~1_combout\,
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|Equal101~5_combout\);

-- Location: FF_X20_Y17_N1
\nios2_qsys_0|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|Equal101~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X19_Y18_N10
\nios2_qsys_0|Equal127~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal127~0_combout\ = (\nios2_qsys_0|R_ctrl_wrctl_inst~q\ & !\nios2_qsys_0|D_iw\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|Equal127~0_combout\);

-- Location: LCCOMB_X19_Y18_N0
\nios2_qsys_0|W_ienable_reg_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ienable_reg_nxt~0_combout\ = (\nios2_qsys_0|Equal127~0_combout\ & (\nios2_qsys_0|E_valid~q\ & (\nios2_qsys_0|D_iw\(6) & \nios2_qsys_0|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal127~0_combout\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X21_Y18_N31
\nios2_qsys_0|W_ienable_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_ienable_reg[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_ienable_reg\(2));

-- Location: LCCOMB_X21_Y14_N2
\pio_2|always1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_2|always1~0_combout\ = (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) & \nios2_qsys_0|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datad => \nios2_qsys_0|W_alu_result\(3),
	combout => \pio_2|always1~0_combout\);

-- Location: LCCOMB_X21_Y14_N4
\pio_2|always1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_2|always1~1_combout\ = (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & (\pio_2|always1~0_combout\ & \mm_interconnect_0|addr_router_001|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \pio_2|always1~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal6~0_combout\,
	combout => \pio_2|always1~1_combout\);

-- Location: IOIBUF_X23_Y0_N8
\spi_can_int_n_export~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_spi_can_int_n_export,
	o => \spi_can_int_n_export~input_o\);

-- Location: LCCOMB_X21_Y18_N26
\pio_2|d1_data_in~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in~feeder_combout\ = \spi_can_int_n_export~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \spi_can_int_n_export~input_o\,
	combout => \pio_2|d1_data_in~feeder_combout\);

-- Location: FF_X21_Y18_N27
\pio_2|d1_data_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in~q\);

-- Location: FF_X21_Y18_N11
\pio_2|d2_data_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in~q\);

-- Location: LCCOMB_X21_Y18_N10
\pio_2|edge_capture~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~0_combout\ = (\pio_2|edge_capture~q\) # ((!\pio_2|d1_data_in~q\ & \pio_2|d2_data_in~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|d1_data_in~q\,
	datac => \pio_2|d2_data_in~q\,
	datad => \pio_2|edge_capture~q\,
	combout => \pio_2|edge_capture~0_combout\);

-- Location: LCCOMB_X21_Y18_N6
\pio_2|edge_capture~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~1_combout\ = (\pio_2|edge_capture~0_combout\ & ((!\nios2_qsys_0|W_alu_result\(2)) # (!\pio_2|always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|always1~1_combout\,
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_2|edge_capture~0_combout\,
	combout => \pio_2|edge_capture~1_combout\);

-- Location: FF_X21_Y18_N7
\pio_2|edge_capture\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture~q\);

-- Location: LCCOMB_X20_Y22_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~1_combout\ = !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~1_combout\);

-- Location: FF_X20_Y22_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(2));

-- Location: LCCOMB_X21_Y18_N20
\pio_2|irq_mask~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_2|irq_mask~0_combout\ = (\nios2_qsys_0|W_alu_result\(2) & (((\pio_2|irq_mask~q\)))) # (!\nios2_qsys_0|W_alu_result\(2) & ((\pio_2|always1~1_combout\ & (\nios2_qsys_0|d_writedata\(0))) # (!\pio_2|always1~1_combout\ & ((\pio_2|irq_mask~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \nios2_qsys_0|d_writedata\(0),
	datac => \pio_2|irq_mask~q\,
	datad => \pio_2|always1~1_combout\,
	combout => \pio_2|irq_mask~0_combout\);

-- Location: FF_X21_Y18_N21
\pio_2|irq_mask\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|irq_mask~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask~q\);

-- Location: LCCOMB_X21_Y18_N8
\nios2_qsys_0|W_ipending_reg_nxt[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ipending_reg_nxt[2]~1_combout\ = (\pio_2|edge_capture~q\ & (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(2) & (\nios2_qsys_0|W_ienable_reg\(2) & \pio_2|irq_mask~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(2),
	datac => \nios2_qsys_0|W_ienable_reg\(2),
	datad => \pio_2|irq_mask~q\,
	combout => \nios2_qsys_0|W_ipending_reg_nxt[2]~1_combout\);

-- Location: FF_X21_Y18_N9
\nios2_qsys_0|W_ipending_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_ipending_reg_nxt[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_ipending_reg\(2));

-- Location: LCCOMB_X21_Y18_N18
\nios2_qsys_0|E_control_rd_data[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[2]~1_combout\ = (\nios2_qsys_0|E_control_rd_data[2]~0_combout\ & ((\nios2_qsys_0|D_iw\(8) & ((\nios2_qsys_0|W_ipending_reg\(2)))) # (!\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|W_ienable_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_ienable_reg\(2),
	datab => \nios2_qsys_0|W_ipending_reg\(2),
	datac => \nios2_qsys_0|D_iw\(8),
	datad => \nios2_qsys_0|E_control_rd_data[2]~0_combout\,
	combout => \nios2_qsys_0|E_control_rd_data[2]~1_combout\);

-- Location: FF_X21_Y18_N19
\nios2_qsys_0|W_control_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_control_rd_data[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_control_rd_data\(2));

-- Location: LCCOMB_X14_Y20_N10
\nios2_qsys_0|W_rf_wr_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[2]~0_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (\nios2_qsys_0|W_control_rd_data\(2))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_control_rd_data\(2),
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|W_alu_result\(2),
	combout => \nios2_qsys_0|W_rf_wr_data[2]~0_combout\);

-- Location: LCCOMB_X19_Y21_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23) & 
-- ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~q\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23) & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X19_Y21_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X19_Y21_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~10_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~q\))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(2),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~10_combout\);

-- Location: LCCOMB_X19_Y21_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~11_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~10_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~10_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~11_combout\);

-- Location: FF_X19_Y21_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(2));

-- Location: FF_X22_Y18_N7
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X22_Y18_N6
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~20_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) & 
-- (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~20_combout\);

-- Location: LCCOMB_X21_Y17_N4
\pio_0|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|data_out[2]~feeder_combout\ = \nios2_qsys_0|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(2),
	combout => \pio_0|data_out[2]~feeder_combout\);

-- Location: FF_X21_Y17_N5
\pio_0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|data_out[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \pio_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(2));

-- Location: LCCOMB_X24_Y18_N8
\pio_0|readdata[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(2) = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(2) & \pio_0|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_0|data_out\(2),
	combout => \pio_0|readdata\(2));

-- Location: FF_X24_Y18_N9
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2));

-- Location: FF_X23_Y16_N5
\spi_0|spi_slave_select_holding_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(2));

-- Location: FF_X23_Y16_N1
\spi_0|spi_slave_select_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(2));

-- Location: LCCOMB_X23_Y16_N0
\spi_0|p1_data_to_cpu[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[2]~0_combout\ = (\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(2))) # (!\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|endofpacketvalue_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \spi_0|spi_slave_select_reg\(2),
	datad => \spi_0|endofpacketvalue_reg\(2),
	combout => \spi_0|p1_data_to_cpu[2]~0_combout\);

-- Location: LCCOMB_X24_Y17_N18
\spi_0|p1_data_to_cpu[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[2]~1_combout\ = (\spi_0|data_to_cpu[0]~0_combout\ & (((\spi_0|p1_data_to_cpu[2]~0_combout\ & \nios2_qsys_0|W_alu_result\(4))))) # (!\spi_0|data_to_cpu[0]~0_combout\ & (\spi_0|rx_holding_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|rx_holding_reg\(2),
	datab => \spi_0|p1_data_to_cpu[2]~0_combout\,
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \spi_0|data_to_cpu[0]~0_combout\,
	combout => \spi_0|p1_data_to_cpu[2]~1_combout\);

-- Location: FF_X24_Y17_N19
\spi_0|data_to_cpu[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(2));

-- Location: FF_X24_Y18_N7
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y18_N6
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~21_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(2)) # 
-- ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2) & \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2) & ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~21_combout\);

-- Location: LCCOMB_X29_Y17_N12
\timer_0|counter_snapshot[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[2]~0_combout\ = !\timer_0|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|internal_counter\(2),
	combout => \timer_0|counter_snapshot[2]~0_combout\);

-- Location: FF_X29_Y17_N13
\timer_0|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[2]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(2));

-- Location: FF_X27_Y17_N23
\timer_0|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|control_register\(2));

-- Location: LCCOMB_X27_Y17_N28
\timer_0|read_mux_out[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out\(2) = (\timer_0|counter_snapshot\(2) & ((\timer_0|Equal4~1_combout\) # ((\timer_0|control_register\(2) & \timer_0|Equal4~0_combout\)))) # (!\timer_0|counter_snapshot\(2) & (((\timer_0|control_register\(2) & 
-- \timer_0|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|counter_snapshot\(2),
	datab => \timer_0|Equal4~1_combout\,
	datac => \timer_0|control_register\(2),
	datad => \timer_0|Equal4~0_combout\,
	combout => \timer_0|read_mux_out\(2));

-- Location: FF_X27_Y17_N29
\timer_0|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(2));

-- Location: FF_X24_Y18_N21
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y18_N2
\jtag_uart_0|av_readdata[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[2]~1_combout\ = (\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) & \jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	datad => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[2]~1_combout\);

-- Location: FF_X24_Y18_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y18_N20
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout\ = (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout\);

-- Location: LCCOMB_X24_Y18_N18
\pio_1|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_1|data_out[2]~feeder_combout\ = \nios2_qsys_0|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(2),
	combout => \pio_1|data_out[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N22
\mm_interconnect_0|pio_1_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\ = \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X24_Y14_N20
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\ & (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\ & !\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\,
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X24_Y14_N21
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X24_Y14_N18
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\nios2_qsys_0|d_write~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & 
-- !\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X24_Y14_N8
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal5~1_combout\ & ((\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1)) # 
-- (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (!\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal5~1_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X24_Y14_N30
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ & (\mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\ & 
-- (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & !\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\,
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X24_Y14_N31
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X24_Y14_N24
\pio_1|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_1|always0~0_combout\ = (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & (!\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|W_alu_result\(3) & !\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	combout => \pio_1|always0~0_combout\);

-- Location: LCCOMB_X24_Y14_N2
\pio_1|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_1|always0~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal5~1_combout\ & (\pio_1|always0~0_combout\ & \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal5~1_combout\,
	datab => \pio_1|always0~0_combout\,
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \pio_1|always0~1_combout\);

-- Location: FF_X24_Y18_N19
\pio_1|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|data_out[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \pio_1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_1|data_out\(2));

-- Location: LCCOMB_X24_Y18_N12
\pio_1|readdata[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_1|readdata\(2) = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(2) & \pio_1|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_1|data_out\(2),
	combout => \pio_1|readdata\(2));

-- Location: FF_X24_Y18_N13
\mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y18_N30
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[2]~21_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout\) # ((\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~21_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout\,
	datac => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout\);

-- Location: LCCOMB_X15_Y20_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(2))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~20_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~20_combout\,
	datab => \nios2_qsys_0|av_ld_byte1_data\(2),
	datac => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout\,
	datad => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout\);

-- Location: FF_X15_Y20_N17
\nios2_qsys_0|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(2));

-- Location: LCCOMB_X14_Y20_N20
\nios2_qsys_0|W_rf_wr_data[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[2]~1_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(2))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_rf_wr_data[2]~0_combout\ & ((!\nios2_qsys_0|R_ctrl_br_cmp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_rf_wr_data[2]~0_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data\(2),
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[2]~1_combout\);

-- Location: LCCOMB_X16_Y19_N18
\nios2_qsys_0|R_src2_lo[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[9]~14_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datac => \nios2_qsys_0|D_iw\(15),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[9]~14_combout\);

-- Location: FF_X16_Y19_N19
\nios2_qsys_0|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[9]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(9));

-- Location: LCCOMB_X16_Y18_N12
\nios2_qsys_0|F_pc[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[7]~8_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~18_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~18_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~18_combout\,
	combout => \nios2_qsys_0|F_pc[7]~8_combout\);

-- Location: LCCOMB_X17_Y17_N26
\nios2_qsys_0|E_logic_result[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[9]~9_combout\ = (\nios2_qsys_0|E_src1\(9) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(9)))))) # (!\nios2_qsys_0|E_src1\(9) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(9)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(9),
	datad => \nios2_qsys_0|E_src2\(9),
	combout => \nios2_qsys_0|E_logic_result[9]~9_combout\);

-- Location: LCCOMB_X17_Y14_N18
\nios2_qsys_0|W_alu_result[9]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[9]~8_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[9]~9_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[7]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc[7]~8_combout\,
	datab => \nios2_qsys_0|E_logic_result[9]~9_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[9]~8_combout\);

-- Location: FF_X17_Y14_N19
\nios2_qsys_0|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[9]~8_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(9));

-- Location: LCCOMB_X17_Y22_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(7)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(9))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(9),
	datad => \nios2_qsys_0|F_pc\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X24_Y15_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(13),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M9K_X13_Y15_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N2
\mm_interconnect_0|rsp_xbar_mux|src_payload~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X23_Y18_N26
\nios2_qsys_0|F_iw[11]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[11]~7_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\) # (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)) # 
-- (!\nios2_qsys_0|D_iw[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datab => \mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios2_qsys_0|D_iw[17]~1_combout\,
	combout => \nios2_qsys_0|F_iw[11]~7_combout\);

-- Location: FF_X23_Y18_N27
\nios2_qsys_0|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[11]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(11));

-- Location: LCCOMB_X19_Y15_N18
\nios2_qsys_0|Equal2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~8_combout\ = (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & (\nios2_qsys_0|D_iw\(12) & (!\nios2_qsys_0|D_iw\(16) & !\nios2_qsys_0|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_iw\(11),
	combout => \nios2_qsys_0|Equal2~8_combout\);

-- Location: LCCOMB_X19_Y15_N0
\nios2_qsys_0|D_ctrl_logic~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_logic~8_combout\ = (\nios2_qsys_0|Equal2~8_combout\) # ((\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|Equal2~4_combout\) # (!\nios2_qsys_0|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_logic~9_combout\,
	datab => \nios2_qsys_0|Equal2~8_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|Equal2~4_combout\,
	combout => \nios2_qsys_0|D_ctrl_logic~8_combout\);

-- Location: FF_X19_Y15_N1
\nios2_qsys_0|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_logic~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_logic~q\);

-- Location: LCCOMB_X16_Y17_N2
\nios2_qsys_0|E_logic_result[1]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[1]~30_combout\ = (\nios2_qsys_0|E_src1\(1) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(1)))))) # (!\nios2_qsys_0|E_src1\(1) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(1)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(1),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(1),
	combout => \nios2_qsys_0|E_logic_result[1]~30_combout\);

-- Location: LCCOMB_X16_Y20_N2
\nios2_qsys_0|W_alu_result[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[1]~14_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[1]~30_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_arith_result[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_logic~q\,
	datab => \nios2_qsys_0|E_arith_result[1]~4_combout\,
	datad => \nios2_qsys_0|E_logic_result[1]~30_combout\,
	combout => \nios2_qsys_0|W_alu_result[1]~14_combout\);

-- Location: FF_X16_Y20_N3
\nios2_qsys_0|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[1]~14_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(1));

-- Location: LCCOMB_X20_Y18_N24
\nios2_qsys_0|W_ienable_reg[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ienable_reg[1]~feeder_combout\ = \nios2_qsys_0|E_src1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|E_src1\(1),
	combout => \nios2_qsys_0|W_ienable_reg[1]~feeder_combout\);

-- Location: FF_X20_Y18_N25
\nios2_qsys_0|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_ienable_reg[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_ienable_reg\(1));

-- Location: LCCOMB_X23_Y21_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~2_combout\ = !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~2_combout\);

-- Location: FF_X23_Y21_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X27_Y18_N24
\spi_0|irq_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|irq_reg~2_combout\ = (\spi_0|iROE_reg~q\ & ((\spi_0|ROE~q\) # ((!\spi_0|TRDY~0_combout\ & \spi_0|iTRDY_reg~q\)))) # (!\spi_0|iROE_reg~q\ & (!\spi_0|TRDY~0_combout\ & (\spi_0|iTRDY_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|iROE_reg~q\,
	datab => \spi_0|TRDY~0_combout\,
	datac => \spi_0|iTRDY_reg~q\,
	datad => \spi_0|ROE~q\,
	combout => \spi_0|irq_reg~2_combout\);

-- Location: LCCOMB_X27_Y18_N8
\spi_0|irq_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|irq_reg~1_combout\ = (\spi_0|RRDY~q\ & ((\spi_0|iRRDY_reg~q\) # ((\spi_0|iEOP_reg~q\ & \spi_0|EOP~q\)))) # (!\spi_0|RRDY~q\ & (\spi_0|iEOP_reg~q\ & ((\spi_0|EOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|RRDY~q\,
	datab => \spi_0|iEOP_reg~q\,
	datac => \spi_0|iRRDY_reg~q\,
	datad => \spi_0|EOP~q\,
	combout => \spi_0|irq_reg~1_combout\);

-- Location: LCCOMB_X27_Y18_N12
\spi_0|irq_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|irq_reg~0_combout\ = (\spi_0|TOE~q\ & (((\spi_0|iTOE_reg~q\) # (\spi_0|iE_reg~q\)))) # (!\spi_0|TOE~q\ & (\spi_0|ROE~q\ & ((\spi_0|iE_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|TOE~q\,
	datab => \spi_0|ROE~q\,
	datac => \spi_0|iTOE_reg~q\,
	datad => \spi_0|iE_reg~q\,
	combout => \spi_0|irq_reg~0_combout\);

-- Location: LCCOMB_X27_Y18_N20
\spi_0|irq_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|irq_reg~3_combout\ = (\spi_0|irq_reg~2_combout\) # ((\spi_0|irq_reg~1_combout\) # (\spi_0|irq_reg~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|irq_reg~2_combout\,
	datac => \spi_0|irq_reg~1_combout\,
	datad => \spi_0|irq_reg~0_combout\,
	combout => \spi_0|irq_reg~3_combout\);

-- Location: FF_X27_Y18_N21
\spi_0|irq_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|irq_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|irq_reg~q\);

-- Location: LCCOMB_X27_Y18_N10
\nios2_qsys_0|W_ipending_reg_nxt[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ipending_reg_nxt[1]~2_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1) & (\nios2_qsys_0|W_ienable_reg\(1) & \spi_0|irq_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1),
	datac => \nios2_qsys_0|W_ienable_reg\(1),
	datad => \spi_0|irq_reg~q\,
	combout => \nios2_qsys_0|W_ipending_reg_nxt[1]~2_combout\);

-- Location: FF_X27_Y18_N11
\nios2_qsys_0|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_ipending_reg_nxt[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_ipending_reg\(1));

-- Location: LCCOMB_X21_Y18_N4
\nios2_qsys_0|E_control_rd_data[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[1]~5_combout\ = (\nios2_qsys_0|E_control_rd_data[2]~0_combout\ & ((\nios2_qsys_0|D_iw\(8) & ((\nios2_qsys_0|W_ipending_reg\(1)))) # (!\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|W_ienable_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(8),
	datab => \nios2_qsys_0|W_ienable_reg\(1),
	datac => \nios2_qsys_0|W_ipending_reg\(1),
	datad => \nios2_qsys_0|E_control_rd_data[2]~0_combout\,
	combout => \nios2_qsys_0|E_control_rd_data[1]~5_combout\);

-- Location: FF_X21_Y18_N5
\nios2_qsys_0|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_control_rd_data[1]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_control_rd_data\(1));

-- Location: LCCOMB_X14_Y20_N30
\nios2_qsys_0|W_rf_wr_data[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[1]~6_combout\ = (\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|W_control_rd_data\(1)))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (\nios2_qsys_0|W_alu_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(1),
	datab => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datac => \nios2_qsys_0|W_control_rd_data\(1),
	combout => \nios2_qsys_0|W_rf_wr_data[1]~6_combout\);

-- Location: LCCOMB_X23_Y16_N16
\spi_0|spi_slave_select_holding_reg[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[1]~feeder_combout\ = \nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(1),
	combout => \spi_0|spi_slave_select_holding_reg[1]~feeder_combout\);

-- Location: FF_X23_Y16_N17
\spi_0|spi_slave_select_holding_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(1));

-- Location: FF_X23_Y16_N27
\spi_0|spi_slave_select_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(1));

-- Location: LCCOMB_X23_Y16_N26
\spi_0|p1_data_to_cpu[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[1]~7_combout\ = (\nios2_qsys_0|W_alu_result\(2) & (\spi_0|spi_slave_select_reg\(1))) # (!\nios2_qsys_0|W_alu_result\(2) & ((\spi_0|endofpacketvalue_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \spi_0|spi_slave_select_reg\(1),
	datad => \spi_0|endofpacketvalue_reg\(1),
	combout => \spi_0|p1_data_to_cpu[1]~7_combout\);

-- Location: LCCOMB_X24_Y17_N10
\spi_0|p1_data_to_cpu[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[1]~8_combout\ = (\spi_0|data_to_cpu[0]~0_combout\ & (\spi_0|p1_data_to_cpu[1]~7_combout\ & ((\nios2_qsys_0|W_alu_result\(4))))) # (!\spi_0|data_to_cpu[0]~0_combout\ & (((\spi_0|rx_holding_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[1]~7_combout\,
	datab => \spi_0|rx_holding_reg\(1),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \spi_0|data_to_cpu[0]~0_combout\,
	combout => \spi_0|p1_data_to_cpu[1]~8_combout\);

-- Location: FF_X24_Y17_N11
\spi_0|data_to_cpu[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[1]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(1));

-- Location: FF_X24_Y18_N11
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X21_Y17_N2
\pio_0|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|data_out[1]~feeder_combout\ = \nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(1),
	combout => \pio_0|data_out[1]~feeder_combout\);

-- Location: FF_X21_Y17_N3
\pio_0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|data_out[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \pio_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(1));

-- Location: LCCOMB_X24_Y18_N28
\pio_0|readdata[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(1) = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(2) & \pio_0|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_0|data_out\(1),
	combout => \pio_0|readdata\(1));

-- Location: FF_X24_Y18_N29
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y18_N10
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~27_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(1)) # 
-- ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~27_combout\);

-- Location: LCCOMB_X24_Y18_N14
\jtag_uart_0|av_readdata[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[1]~3_combout\ = (\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1)))) # (!\jtag_uart_0|read_0~q\ & (\jtag_uart_0|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|ien_AE~q\,
	datac => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datad => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[1]~3_combout\);

-- Location: FF_X24_Y18_N15
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X27_Y17_N10
\timer_0|read_mux_out[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out[1]~5_combout\ = (\timer_0|counter_is_running~q\ & ((\timer_0|read_mux_out~0_combout\) # ((\timer_0|control_register\(1) & \timer_0|Equal4~0_combout\)))) # (!\timer_0|counter_is_running~q\ & (\timer_0|control_register\(1) & 
-- ((\timer_0|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|counter_is_running~q\,
	datab => \timer_0|control_register\(1),
	datac => \timer_0|read_mux_out~0_combout\,
	datad => \timer_0|Equal4~0_combout\,
	combout => \timer_0|read_mux_out[1]~5_combout\);

-- Location: LCCOMB_X29_Y17_N8
\timer_0|counter_snapshot[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[1]~4_combout\ = !\timer_0|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|internal_counter\(1),
	combout => \timer_0|counter_snapshot[1]~4_combout\);

-- Location: FF_X29_Y17_N9
\timer_0|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(1));

-- Location: LCCOMB_X27_Y17_N24
\timer_0|read_mux_out[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out[1]~6_combout\ = (\timer_0|read_mux_out[1]~5_combout\) # ((\timer_0|Equal4~1_combout\ & \timer_0|counter_snapshot\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|read_mux_out[1]~5_combout\,
	datac => \timer_0|Equal4~1_combout\,
	datad => \timer_0|counter_snapshot\(1),
	combout => \timer_0|read_mux_out[1]~6_combout\);

-- Location: FF_X27_Y17_N25
\timer_0|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out[1]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(1));

-- Location: FF_X24_Y18_N25
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y18_N24
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~28_combout\ = (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datac => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~28_combout\);

-- Location: LCCOMB_X24_Y18_N16
\pio_1|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_1|data_out[1]~feeder_combout\ = \nios2_qsys_0|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(1),
	combout => \pio_1|data_out[1]~feeder_combout\);

-- Location: FF_X24_Y18_N17
\pio_1|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|data_out[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \pio_1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_1|data_out\(1));

-- Location: LCCOMB_X24_Y18_N0
\pio_1|readdata[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_1|readdata\(1) = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(2) & \pio_1|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_1|data_out\(1),
	combout => \pio_1|readdata\(1));

-- Location: FF_X24_Y18_N1
\mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y18_N26
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~29_combout\ = (\nios2_qsys_0|av_ld_byte0_data_nxt[1]~27_combout\) # ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~28_combout\) # ((\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~27_combout\,
	datab => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~28_combout\,
	datac => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~29_combout\);

-- Location: LCCOMB_X23_Y21_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~6_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(1),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~6_combout\);

-- Location: LCCOMB_X23_Y21_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~7_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~6_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~6_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~7_combout\);

-- Location: FF_X23_Y21_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(1));

-- Location: FF_X20_Y19_N19
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X20_Y20_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ = (\nios2_qsys_0|d_writedata\(0) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X20_Y20_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ = (\nios2_qsys_0|d_writedata\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: M9K_X25_Y20_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y19_N18
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~26_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~26_combout\);

-- Location: LCCOMB_X19_Y19_N0
\nios2_qsys_0|av_ld_byte0_data_nxt[1]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(1))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~29_combout\) # 
-- ((\nios2_qsys_0|av_ld_byte0_data_nxt[1]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~29_combout\,
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(1),
	datad => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~26_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\);

-- Location: FF_X19_Y19_N1
\nios2_qsys_0|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[1]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(1));

-- Location: LCCOMB_X14_Y20_N24
\nios2_qsys_0|W_rf_wr_data[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[1]~7_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|av_ld_byte0_data\(1))))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|W_rf_wr_data[1]~6_combout\ & (!\nios2_qsys_0|R_ctrl_br_cmp~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_rf_wr_data[1]~6_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	datad => \nios2_qsys_0|av_ld_byte0_data\(1),
	combout => \nios2_qsys_0|W_rf_wr_data[1]~7_combout\);

-- Location: LCCOMB_X19_Y22_N8
\nios2_qsys_0|d_writedata[26]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[26]~2_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[26]~2_combout\);

-- Location: LCCOMB_X19_Y22_N30
\nios2_qsys_0|d_writedata[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[26]~feeder_combout\ = \nios2_qsys_0|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata[26]~2_combout\,
	combout => \nios2_qsys_0|d_writedata[26]~feeder_combout\);

-- Location: FF_X19_Y22_N31
\nios2_qsys_0|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[26]~feeder_combout\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(26));

-- Location: LCCOMB_X19_Y22_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(26),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X20_Y19_N10
\nios2_qsys_0|F_iw[26]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[26]~34_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \nios2_qsys_0|F_iw[26]~34_combout\);

-- Location: LCCOMB_X20_Y19_N12
\nios2_qsys_0|F_iw[26]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[26]~35_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[26]~34_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \nios2_qsys_0|F_iw[26]~34_combout\,
	combout => \nios2_qsys_0|F_iw[26]~35_combout\);

-- Location: FF_X20_Y19_N13
\nios2_qsys_0|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[26]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(26));

-- Location: FF_X21_Y15_N11
\nios2_qsys_0|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[28]~feeder_combout\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(28));

-- Location: LCCOMB_X24_Y15_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ = (\nios2_qsys_0|d_writedata\(28) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_writedata\(28),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X23_Y18_N22
\nios2_qsys_0|F_iw[29]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[29]~46_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \nios2_qsys_0|F_iw[29]~46_combout\);

-- Location: LCCOMB_X23_Y18_N12
\nios2_qsys_0|F_iw[29]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[29]~47_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[29]~46_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \nios2_qsys_0|F_iw[29]~46_combout\,
	datad => \nios2_qsys_0|D_iw[17]~1_combout\,
	combout => \nios2_qsys_0|F_iw[29]~47_combout\);

-- Location: FF_X23_Y18_N13
\nios2_qsys_0|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[29]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(29));

-- Location: LCCOMB_X19_Y18_N14
\nios2_qsys_0|E_src1[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[8]~9_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(12),
	datab => \nios2_qsys_0|R_src1~38_combout\,
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \nios2_qsys_0|E_src1[8]~9_combout\);

-- Location: FF_X19_Y18_N15
\nios2_qsys_0|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[8]~9_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(8));

-- Location: LCCOMB_X16_Y18_N6
\nios2_qsys_0|F_pc[6]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[6]~7_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~16_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~16_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add1~16_combout\,
	combout => \nios2_qsys_0|F_pc[6]~7_combout\);

-- Location: LCCOMB_X17_Y17_N28
\nios2_qsys_0|E_logic_result[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[8]~10_combout\ = (\nios2_qsys_0|E_src1\(8) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(8)))))) # (!\nios2_qsys_0|E_src1\(8) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(8)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(8),
	datad => \nios2_qsys_0|E_src2\(8),
	combout => \nios2_qsys_0|E_logic_result[8]~10_combout\);

-- Location: LCCOMB_X17_Y14_N12
\nios2_qsys_0|W_alu_result[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[8]~9_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[8]~10_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc[6]~7_combout\,
	datab => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|E_logic_result[8]~10_combout\,
	combout => \nios2_qsys_0|W_alu_result[8]~9_combout\);

-- Location: FF_X17_Y14_N13
\nios2_qsys_0|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[8]~9_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(8));

-- Location: LCCOMB_X17_Y22_N10
\mm_interconnect_0|cmd_xbar_mux|src_data[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(44) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(8)) # ((\nios2_qsys_0|F_pc\(6) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (((\nios2_qsys_0|F_pc\(6) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios2_qsys_0|W_alu_result\(8),
	datac => \nios2_qsys_0|F_pc\(6),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(44));

-- Location: FF_X17_Y22_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(6));

-- Location: LCCOMB_X17_Y22_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(8)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(6),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X21_Y22_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y22_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10_combout\);

-- Location: FF_X22_Y22_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[29]~10_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X23_Y24_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X23_Y24_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X22_Y24_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(29),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X22_Y24_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(31) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(31) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X22_Y24_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(30));

-- Location: FF_X22_Y23_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X21_Y23_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(5) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X21_Y23_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X21_Y23_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X21_Y23_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(6) & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X21_Y23_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X21_Y23_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X21_Y23_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(7) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X21_Y23_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X21_Y23_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X21_Y21_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(7))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(5),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X22_Y19_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~17_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~17_combout\);

-- Location: FF_X22_Y19_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(16));

-- Location: FF_X22_Y19_N5
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X22_Y19_N8
\mm_interconnect_0|rsp_xbar_mux|src_payload~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X19_Y15_N26
\nios2_qsys_0|F_iw[16]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[16]~14_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\) # (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16))) # 
-- (!\nios2_qsys_0|D_iw[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datad => \nios2_qsys_0|D_iw[17]~1_combout\,
	combout => \nios2_qsys_0|F_iw[16]~14_combout\);

-- Location: FF_X19_Y15_N27
\nios2_qsys_0|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[16]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(16));

-- Location: LCCOMB_X15_Y14_N4
\nios2_qsys_0|D_ctrl_exception~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~3_combout\ = (\nios2_qsys_0|D_iw\(13) & (((\nios2_qsys_0|D_iw\(11) & !\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X15_Y14_N14
\nios2_qsys_0|D_ctrl_exception~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~4_combout\ = (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_ctrl_exception~3_combout\ & !\nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_ctrl_exception~3_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X19_Y15_N20
\nios2_qsys_0|D_ctrl_exception\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_exception~combout\ = (\nios2_qsys_0|D_ctrl_exception~4_combout\) # ((\nios2_qsys_0|Equal2~12_combout\) # ((!\nios2_qsys_0|D_ctrl_exception~2_combout\) # (!\nios2_qsys_0|D_ctrl_exception~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_exception~4_combout\,
	datab => \nios2_qsys_0|Equal2~12_combout\,
	datac => \nios2_qsys_0|D_ctrl_exception~0_combout\,
	datad => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_exception~combout\);

-- Location: FF_X19_Y15_N21
\nios2_qsys_0|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_exception~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_exception~q\);

-- Location: LCCOMB_X20_Y17_N16
\nios2_qsys_0|W_status_reg_pie_inst_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_break~q\ & !\nios2_qsys_0|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_break~q\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: FF_X17_Y18_N1
\nios2_qsys_0|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[5]~6_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(5));

-- Location: LCCOMB_X20_Y20_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) = (\nios2_qsys_0|F_pc\(5) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(7))))) # (!\nios2_qsys_0|F_pc\(5) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(5),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(7),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X19_Y22_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(25),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: M9K_X25_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y19_N30
\nios2_qsys_0|F_iw[25]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[25]~32_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \nios2_qsys_0|F_iw[25]~32_combout\);

-- Location: LCCOMB_X22_Y19_N2
\nios2_qsys_0|F_iw[25]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[25]~33_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[25]~32_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[17]~1_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datac => \nios2_qsys_0|F_iw[25]~32_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[25]~33_combout\);

-- Location: FF_X22_Y19_N3
\nios2_qsys_0|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[25]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(25));

-- Location: LCCOMB_X19_Y21_N6
\nios2_qsys_0|E_st_data[20]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[20]~3_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_st_data[20]~3_combout\);

-- Location: FF_X19_Y21_N7
\nios2_qsys_0|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[20]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(20));

-- Location: LCCOMB_X19_Y21_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X21_Y19_N16
\nios2_qsys_0|F_iw[23]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[23]~28_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \nios2_qsys_0|F_iw[23]~28_combout\);

-- Location: LCCOMB_X21_Y19_N26
\nios2_qsys_0|F_iw[23]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[23]~29_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[23]~28_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datab => \nios2_qsys_0|F_iw[23]~28_combout\,
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[23]~29_combout\);

-- Location: FF_X21_Y19_N27
\nios2_qsys_0|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[23]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(23));

-- Location: LCCOMB_X16_Y21_N18
\nios2_qsys_0|d_writedata[27]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[27]~3_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_qsys_0|d_writedata[27]~3_combout\);

-- Location: FF_X16_Y21_N19
\nios2_qsys_0|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[27]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(11));

-- Location: LCCOMB_X19_Y17_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ = (\nios2_qsys_0|d_writedata\(11) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(11),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X23_Y20_N26
\mm_interconnect_0|rsp_xbar_mux|src_payload~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X23_Y20_N30
\nios2_qsys_0|F_iw[13]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[13]~8_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\) # (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13))) # 
-- (!\nios2_qsys_0|D_iw[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\,
	datad => \nios2_qsys_0|D_iw[17]~1_combout\,
	combout => \nios2_qsys_0|F_iw[13]~8_combout\);

-- Location: FF_X23_Y20_N31
\nios2_qsys_0|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[13]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(13));

-- Location: LCCOMB_X12_Y15_N14
\nios2_qsys_0|Equal101~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~3_combout\ = (\nios2_qsys_0|Equal2~9_combout\ & (\nios2_qsys_0|D_iw\(11) & (!\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~9_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|Equal2~0_combout\,
	combout => \nios2_qsys_0|Equal101~3_combout\);

-- Location: LCCOMB_X12_Y15_N8
\nios2_qsys_0|Equal101~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal101~4_combout\ = (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|Equal101~3_combout\ & (!\nios2_qsys_0|D_iw\(12) & !\nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|Equal101~3_combout\,
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|Equal101~4_combout\);

-- Location: LCCOMB_X12_Y15_N0
\nios2_qsys_0|D_ctrl_uncond_cti_non_br~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\ = (\nios2_qsys_0|Equal101~3_combout\ & (!\nios2_qsys_0|D_iw\(12) & ((\nios2_qsys_0|D_iw\(13)) # (\nios2_qsys_0|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|Equal101~3_combout\,
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X12_Y15_N28
\nios2_qsys_0|D_ctrl_uncond_cti_non_br~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\ = (\nios2_qsys_0|D_ctrl_jmp_direct~0_combout\) # ((\nios2_qsys_0|Equal101~4_combout\) # (\nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_jmp_direct~0_combout\,
	datab => \nios2_qsys_0|Equal101~4_combout\,
	datad => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X12_Y15_N29
\nios2_qsys_0|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X16_Y19_N12
\nios2_qsys_0|D_logic_op_raw[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op_raw[0]~1_combout\ = (\nios2_qsys_0|Equal2~0_combout\ & ((\nios2_qsys_0|Equal2~9_combout\ & (\nios2_qsys_0|D_iw\(14))) # (!\nios2_qsys_0|Equal2~9_combout\ & ((\nios2_qsys_0|D_iw\(3)))))) # (!\nios2_qsys_0|Equal2~0_combout\ & 
-- (((\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~0_combout\,
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|Equal2~9_combout\,
	combout => \nios2_qsys_0|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X16_Y19_N13
\nios2_qsys_0|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op_raw[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_compare_op\(0));

-- Location: LCCOMB_X16_Y19_N24
\nios2_qsys_0|D_logic_op_raw[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op_raw[1]~0_combout\ = (\nios2_qsys_0|Equal2~9_combout\ & ((\nios2_qsys_0|Equal2~0_combout\ & (\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|Equal2~0_combout\ & ((\nios2_qsys_0|D_iw\(4)))))) # (!\nios2_qsys_0|Equal2~9_combout\ & 
-- (((\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(15),
	datab => \nios2_qsys_0|Equal2~9_combout\,
	datac => \nios2_qsys_0|Equal2~0_combout\,
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|D_logic_op_raw[1]~0_combout\);

-- Location: FF_X16_Y19_N25
\nios2_qsys_0|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op_raw[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_compare_op\(1));

-- Location: LCCOMB_X16_Y15_N16
\nios2_qsys_0|Add1~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add1~64_combout\ = \nios2_qsys_0|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios2_qsys_0|Add1~63\,
	combout => \nios2_qsys_0|Add1~64_combout\);

-- Location: LCCOMB_X15_Y15_N16
\nios2_qsys_0|Add2~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Add2~64_combout\ = !\nios2_qsys_0|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nios2_qsys_0|Add2~63\,
	combout => \nios2_qsys_0|Add2~64_combout\);

-- Location: LCCOMB_X16_Y19_N26
\nios2_qsys_0|E_cmp_result~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~0_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~64_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~64_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~64_combout\,
	combout => \nios2_qsys_0|E_cmp_result~0_combout\);

-- Location: LCCOMB_X17_Y15_N26
\nios2_qsys_0|Equal122~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~1_combout\ = (!\nios2_qsys_0|E_logic_result[25]~18_combout\ & (!\nios2_qsys_0|E_logic_result[24]~19_combout\ & (!\nios2_qsys_0|E_logic_result[23]~20_combout\ & !\nios2_qsys_0|E_logic_result[26]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[25]~18_combout\,
	datab => \nios2_qsys_0|E_logic_result[24]~19_combout\,
	datac => \nios2_qsys_0|E_logic_result[23]~20_combout\,
	datad => \nios2_qsys_0|E_logic_result[26]~17_combout\,
	combout => \nios2_qsys_0|Equal122~1_combout\);

-- Location: LCCOMB_X14_Y17_N6
\nios2_qsys_0|Equal122~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~3_combout\ = (!\nios2_qsys_0|E_logic_result[16]~27_combout\ & (!\nios2_qsys_0|E_logic_result[17]~26_combout\ & (!\nios2_qsys_0|E_logic_result[18]~25_combout\ & !\nios2_qsys_0|E_logic_result[15]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[16]~27_combout\,
	datab => \nios2_qsys_0|E_logic_result[17]~26_combout\,
	datac => \nios2_qsys_0|E_logic_result[18]~25_combout\,
	datad => \nios2_qsys_0|E_logic_result[15]~28_combout\,
	combout => \nios2_qsys_0|Equal122~3_combout\);

-- Location: LCCOMB_X14_Y16_N30
\nios2_qsys_0|Equal122~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~2_combout\ = (!\nios2_qsys_0|E_logic_result[19]~24_combout\ & (!\nios2_qsys_0|E_logic_result[21]~22_combout\ & (!\nios2_qsys_0|E_logic_result[22]~21_combout\ & !\nios2_qsys_0|E_logic_result[20]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[19]~24_combout\,
	datab => \nios2_qsys_0|E_logic_result[21]~22_combout\,
	datac => \nios2_qsys_0|E_logic_result[22]~21_combout\,
	datad => \nios2_qsys_0|E_logic_result[20]~23_combout\,
	combout => \nios2_qsys_0|Equal122~2_combout\);

-- Location: LCCOMB_X17_Y15_N16
\nios2_qsys_0|Equal122~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~0_combout\ = (!\nios2_qsys_0|E_logic_result[31]~13_combout\ & (!\nios2_qsys_0|E_logic_result[29]~15_combout\ & (!\nios2_qsys_0|E_logic_result[28]~16_combout\ & !\nios2_qsys_0|E_logic_result[30]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[31]~13_combout\,
	datab => \nios2_qsys_0|E_logic_result[29]~15_combout\,
	datac => \nios2_qsys_0|E_logic_result[28]~16_combout\,
	datad => \nios2_qsys_0|E_logic_result[30]~14_combout\,
	combout => \nios2_qsys_0|Equal122~0_combout\);

-- Location: LCCOMB_X17_Y15_N12
\nios2_qsys_0|Equal122~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~4_combout\ = (\nios2_qsys_0|Equal122~1_combout\ & (\nios2_qsys_0|Equal122~3_combout\ & (\nios2_qsys_0|Equal122~2_combout\ & \nios2_qsys_0|Equal122~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~1_combout\,
	datab => \nios2_qsys_0|Equal122~3_combout\,
	datac => \nios2_qsys_0|Equal122~2_combout\,
	datad => \nios2_qsys_0|Equal122~0_combout\,
	combout => \nios2_qsys_0|Equal122~4_combout\);

-- Location: LCCOMB_X15_Y17_N2
\nios2_qsys_0|E_logic_result[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[3]~0_combout\ = (\nios2_qsys_0|E_src1\(3) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(3)))))) # (!\nios2_qsys_0|E_src1\(3) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(3)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(3),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(3),
	combout => \nios2_qsys_0|E_logic_result[3]~0_combout\);

-- Location: LCCOMB_X17_Y17_N10
\nios2_qsys_0|E_logic_result[12]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[12]~5_combout\ = (\nios2_qsys_0|E_src1\(12) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(12)))))) # (!\nios2_qsys_0|E_src1\(12) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(12)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(12),
	datad => \nios2_qsys_0|E_src2\(12),
	combout => \nios2_qsys_0|E_logic_result[12]~5_combout\);

-- Location: LCCOMB_X17_Y17_N24
\nios2_qsys_0|Equal122~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~7_combout\ = (!\nios2_qsys_0|E_logic_result[12]~5_combout\ & (!\nios2_qsys_0|E_logic_result[14]~4_combout\ & (!\nios2_qsys_0|E_logic_result[2]~1_combout\ & !\nios2_qsys_0|E_logic_result[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[12]~5_combout\,
	datab => \nios2_qsys_0|E_logic_result[14]~4_combout\,
	datac => \nios2_qsys_0|E_logic_result[2]~1_combout\,
	datad => \nios2_qsys_0|E_logic_result[13]~6_combout\,
	combout => \nios2_qsys_0|Equal122~7_combout\);

-- Location: LCCOMB_X17_Y17_N18
\nios2_qsys_0|E_cmp_result~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~1_combout\ = (\nios2_qsys_0|E_logic_result[3]~0_combout\) # ((\nios2_qsys_0|E_logic_result[0]~32_combout\) # ((\nios2_qsys_0|E_logic_result[4]~2_combout\) # (!\nios2_qsys_0|Equal122~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[3]~0_combout\,
	datab => \nios2_qsys_0|E_logic_result[0]~32_combout\,
	datac => \nios2_qsys_0|E_logic_result[4]~2_combout\,
	datad => \nios2_qsys_0|Equal122~7_combout\,
	combout => \nios2_qsys_0|E_cmp_result~1_combout\);

-- Location: LCCOMB_X17_Y17_N14
\nios2_qsys_0|Equal122~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~5_combout\ = (!\nios2_qsys_0|E_logic_result[11]~7_combout\ & (!\nios2_qsys_0|E_logic_result[9]~9_combout\ & (!\nios2_qsys_0|E_logic_result[8]~10_combout\ & !\nios2_qsys_0|E_logic_result[10]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[11]~7_combout\,
	datab => \nios2_qsys_0|E_logic_result[9]~9_combout\,
	datac => \nios2_qsys_0|E_logic_result[8]~10_combout\,
	datad => \nios2_qsys_0|E_logic_result[10]~8_combout\,
	combout => \nios2_qsys_0|Equal122~5_combout\);

-- Location: LCCOMB_X16_Y17_N4
\nios2_qsys_0|E_logic_result[7]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[7]~3_combout\ = (\nios2_qsys_0|E_src1\(7) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(7)))))) # (!\nios2_qsys_0|E_src1\(7) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(7)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(7),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(7),
	combout => \nios2_qsys_0|E_logic_result[7]~3_combout\);

-- Location: LCCOMB_X16_Y17_N8
\nios2_qsys_0|E_logic_result[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[5]~12_combout\ = (\nios2_qsys_0|E_src1\(5) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(5)))))) # (!\nios2_qsys_0|E_src1\(5) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(5)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(0),
	datab => \nios2_qsys_0|E_src1\(5),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(5),
	combout => \nios2_qsys_0|E_logic_result[5]~12_combout\);

-- Location: LCCOMB_X16_Y17_N12
\nios2_qsys_0|Equal122~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal122~6_combout\ = (!\nios2_qsys_0|E_logic_result[6]~11_combout\ & (!\nios2_qsys_0|E_logic_result[7]~3_combout\ & (!\nios2_qsys_0|E_logic_result[5]~12_combout\ & !\nios2_qsys_0|E_logic_result[1]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[6]~11_combout\,
	datab => \nios2_qsys_0|E_logic_result[7]~3_combout\,
	datac => \nios2_qsys_0|E_logic_result[5]~12_combout\,
	datad => \nios2_qsys_0|E_logic_result[1]~30_combout\,
	combout => \nios2_qsys_0|Equal122~6_combout\);

-- Location: LCCOMB_X17_Y17_N20
\nios2_qsys_0|E_cmp_result~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~2_combout\ = (\nios2_qsys_0|E_logic_result[27]~29_combout\) # ((\nios2_qsys_0|E_cmp_result~1_combout\) # ((!\nios2_qsys_0|Equal122~6_combout\) # (!\nios2_qsys_0|Equal122~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[27]~29_combout\,
	datab => \nios2_qsys_0|E_cmp_result~1_combout\,
	datac => \nios2_qsys_0|Equal122~5_combout\,
	datad => \nios2_qsys_0|Equal122~6_combout\,
	combout => \nios2_qsys_0|E_cmp_result~2_combout\);

-- Location: LCCOMB_X17_Y17_N30
\nios2_qsys_0|E_cmp_result~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~3_combout\ = (\nios2_qsys_0|Equal122~4_combout\ & !\nios2_qsys_0|E_cmp_result~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal122~4_combout\,
	datad => \nios2_qsys_0|E_cmp_result~2_combout\,
	combout => \nios2_qsys_0|E_cmp_result~3_combout\);

-- Location: LCCOMB_X16_Y19_N28
\nios2_qsys_0|E_cmp_result~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_cmp_result~4_combout\ = (\nios2_qsys_0|R_compare_op\(0) & ((\nios2_qsys_0|R_compare_op\(1) & ((!\nios2_qsys_0|E_cmp_result~3_combout\))) # (!\nios2_qsys_0|R_compare_op\(1) & (!\nios2_qsys_0|E_cmp_result~0_combout\)))) # 
-- (!\nios2_qsys_0|R_compare_op\(0) & ((\nios2_qsys_0|R_compare_op\(1) & (\nios2_qsys_0|E_cmp_result~0_combout\)) # (!\nios2_qsys_0|R_compare_op\(1) & ((\nios2_qsys_0|E_cmp_result~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_compare_op\(0),
	datab => \nios2_qsys_0|R_compare_op\(1),
	datac => \nios2_qsys_0|E_cmp_result~0_combout\,
	datad => \nios2_qsys_0|E_cmp_result~3_combout\,
	combout => \nios2_qsys_0|E_cmp_result~4_combout\);

-- Location: FF_X16_Y19_N29
\nios2_qsys_0|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_cmp_result~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_cmp_result~q\);

-- Location: LCCOMB_X17_Y16_N18
\nios2_qsys_0|F_pc_no_crst_nxt[12]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\ = (!\nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\ & ((!\nios2_qsys_0|W_cmp_result~q\) # (!\nios2_qsys_0|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br~q\,
	datab => \nios2_qsys_0|R_ctrl_uncond_cti_non_br~q\,
	datad => \nios2_qsys_0|W_cmp_result~q\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\);

-- Location: LCCOMB_X17_Y16_N12
\nios2_qsys_0|F_pc_sel_nxt.10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ = (!\nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\ & (!\nios2_qsys_0|R_ctrl_exception~q\ & !\nios2_qsys_0|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|F_pc_no_crst_nxt[12]~2_combout\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	datad => \nios2_qsys_0|R_ctrl_break~q\,
	combout => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X17_Y18_N4
\nios2_qsys_0|F_pc_no_crst_nxt[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_no_crst_nxt[3]~6_combout\ = ((\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & (\nios2_qsys_0|E_arith_result[5]~1_combout\)) # (!\nios2_qsys_0|F_pc_sel_nxt.10~0_combout\ & ((\nios2_qsys_0|F_pc_plus_one[3]~6_combout\)))) # 
-- (!\nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \nios2_qsys_0|E_arith_result[5]~1_combout\,
	datad => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	combout => \nios2_qsys_0|F_pc_no_crst_nxt[3]~6_combout\);

-- Location: FF_X17_Y18_N5
\nios2_qsys_0|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc_no_crst_nxt[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(3));

-- Location: LCCOMB_X20_Y20_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(3)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(5))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(5),
	datad => \nios2_qsys_0|F_pc\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X24_Y19_N4
\nios2_qsys_0|F_iw[6]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~22_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \nios2_qsys_0|F_iw[6]~22_combout\);

-- Location: LCCOMB_X24_Y19_N28
\nios2_qsys_0|F_iw[6]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[6]~23_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[6]~22_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[17]~1_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \nios2_qsys_0|F_iw[6]~22_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[6]~23_combout\);

-- Location: FF_X24_Y19_N29
\nios2_qsys_0|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[6]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(6));

-- Location: LCCOMB_X19_Y18_N18
\nios2_qsys_0|E_src1[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[2]~2_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(6),
	datab => \nios2_qsys_0|R_src1~38_combout\,
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios2_qsys_0|E_src1[2]~2_combout\);

-- Location: LCCOMB_X17_Y18_N6
\nios2_qsys_0|F_pc_plus_one[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc_plus_one[0]~0_combout\ = \nios2_qsys_0|F_pc\(0) $ (VCC)
-- \nios2_qsys_0|F_pc_plus_one[0]~1\ = CARRY(\nios2_qsys_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(0),
	datad => VCC,
	combout => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	cout => \nios2_qsys_0|F_pc_plus_one[0]~1\);

-- Location: FF_X19_Y18_N19
\nios2_qsys_0|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[2]~2_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(2));

-- Location: LCCOMB_X16_Y18_N26
\nios2_qsys_0|F_pc[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[0]~2_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~4_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~4_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~4_combout\,
	combout => \nios2_qsys_0|F_pc[0]~2_combout\);

-- Location: FF_X16_Y18_N27
\nios2_qsys_0|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[0]~2_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(0));

-- Location: FF_X16_Y18_N17
\nios2_qsys_0|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[1]~3_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(1));

-- Location: LCCOMB_X24_Y15_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(1)) # ((\nios2_qsys_0|W_alu_result\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(3) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X20_Y21_N26
\nios2_qsys_0|F_iw[22]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[22]~26_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \nios2_qsys_0|F_iw[22]~26_combout\);

-- Location: LCCOMB_X20_Y21_N8
\nios2_qsys_0|F_iw[22]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[22]~27_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[22]~26_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datad => \nios2_qsys_0|F_iw[22]~26_combout\,
	combout => \nios2_qsys_0|F_iw[22]~27_combout\);

-- Location: FF_X20_Y21_N9
\nios2_qsys_0|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[22]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(22));

-- Location: LCCOMB_X21_Y15_N0
\nios2_qsys_0|d_writedata[28]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[28]~4_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \nios2_qsys_0|Equal133~0_combout\,
	combout => \nios2_qsys_0|d_writedata[28]~4_combout\);

-- Location: FF_X21_Y15_N1
\nios2_qsys_0|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[28]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(12));

-- Location: LCCOMB_X17_Y21_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X16_Y21_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ = (\nios2_qsys_0|d_writedata\(14) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|d_writedata\(14),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: M9K_X13_Y17_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N10
\nios2_qsys_0|F_iw[12]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[12]~9_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \nios2_qsys_0|F_iw[12]~9_combout\);

-- Location: LCCOMB_X23_Y20_N4
\nios2_qsys_0|F_iw[12]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[12]~10_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[12]~9_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[17]~1_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios2_qsys_0|F_iw[12]~9_combout\,
	combout => \nios2_qsys_0|F_iw[12]~10_combout\);

-- Location: FF_X23_Y20_N5
\nios2_qsys_0|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[12]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(12));

-- Location: LCCOMB_X16_Y21_N14
\nios2_qsys_0|R_src2_lo[6]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[6]~7_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(12)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|R_src2_lo~0_combout\,
	combout => \nios2_qsys_0|R_src2_lo[6]~7_combout\);

-- Location: FF_X16_Y21_N15
\nios2_qsys_0|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[6]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(6));

-- Location: LCCOMB_X15_Y17_N0
\nios2_qsys_0|F_pc[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[4]~5_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~12_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~12_combout\,
	datab => \nios2_qsys_0|Add2~12_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|F_pc[4]~5_combout\);

-- Location: FF_X15_Y17_N1
\nios2_qsys_0|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[4]~5_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(4));

-- Location: LCCOMB_X17_Y22_N24
\mm_interconnect_0|cmd_xbar_mux|src_data[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(42) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(6)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \nios2_qsys_0|F_pc\(4))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \nios2_qsys_0|W_alu_result\(6),
	datad => \nios2_qsys_0|F_pc\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(42));

-- Location: FF_X17_Y22_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(4));

-- Location: LCCOMB_X21_Y22_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(6)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(4),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X21_Y20_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~34_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~34_combout\);

-- Location: FF_X21_Y20_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(28));

-- Location: FF_X21_Y20_N21
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X21_Y20_N8
\nios2_qsys_0|F_iw[28]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[28]~44_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \nios2_qsys_0|F_iw[28]~44_combout\);

-- Location: LCCOMB_X20_Y18_N18
\nios2_qsys_0|F_iw[28]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[28]~45_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[28]~44_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[28]~44_combout\,
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios2_qsys_0|F_iw[28]~45_combout\);

-- Location: FF_X20_Y18_N19
\nios2_qsys_0|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[28]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(28));

-- Location: LCCOMB_X14_Y18_N12
\nios2_qsys_0|E_src1[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[5]~12_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \nios2_qsys_0|R_src1~38_combout\,
	datad => \nios2_qsys_0|D_iw\(9),
	combout => \nios2_qsys_0|E_src1[5]~12_combout\);

-- Location: FF_X14_Y18_N13
\nios2_qsys_0|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[5]~12_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(5));

-- Location: LCCOMB_X15_Y17_N12
\nios2_qsys_0|E_arith_result[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_arith_result[5]~1_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~10_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datac => \nios2_qsys_0|Add2~10_combout\,
	datad => \nios2_qsys_0|Add1~10_combout\,
	combout => \nios2_qsys_0|E_arith_result[5]~1_combout\);

-- Location: LCCOMB_X17_Y14_N24
\nios2_qsys_0|W_alu_result[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[5]~12_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[5]~12_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_arith_result[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_arith_result[5]~1_combout\,
	datab => \nios2_qsys_0|E_logic_result[5]~12_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[5]~12_combout\);

-- Location: FF_X17_Y14_N25
\nios2_qsys_0|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[5]~12_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(5));

-- Location: LCCOMB_X20_Y20_N12
\mm_interconnect_0|cmd_xbar_mux|src_data[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(41) = (\nios2_qsys_0|W_alu_result\(5) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\nios2_qsys_0|F_pc\(3) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\nios2_qsys_0|W_alu_result\(5) & 
-- (\nios2_qsys_0|F_pc\(3) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(5),
	datab => \nios2_qsys_0|F_pc\(3),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(41));

-- Location: FF_X20_Y20_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(3));

-- Location: LCCOMB_X22_Y24_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(5)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(3),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X24_Y21_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~33_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~33_combout\);

-- Location: FF_X24_Y21_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(27));

-- Location: FF_X24_Y21_N27
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X24_Y21_N20
\nios2_qsys_0|F_iw[27]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[27]~42_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \nios2_qsys_0|F_iw[27]~42_combout\);

-- Location: LCCOMB_X20_Y18_N8
\nios2_qsys_0|F_iw[27]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[27]~43_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[27]~42_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|F_iw[27]~42_combout\,
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_qsys_0|F_iw[27]~43_combout\);

-- Location: FF_X20_Y18_N9
\nios2_qsys_0|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[27]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(27));

-- Location: LCCOMB_X19_Y18_N12
\nios2_qsys_0|E_src1[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[4]~0_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios2_qsys_0|R_src1~38_combout\,
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|E_src1[4]~0_combout\);

-- Location: FF_X19_Y18_N13
\nios2_qsys_0|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[4]~0_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(4));

-- Location: LCCOMB_X16_Y18_N28
\nios2_qsys_0|F_pc[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[2]~4_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~8_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~8_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~8_combout\,
	combout => \nios2_qsys_0|F_pc[2]~4_combout\);

-- Location: FF_X16_Y18_N29
\nios2_qsys_0|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[2]~4_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(2));

-- Location: LCCOMB_X21_Y22_N8
\mm_interconnect_0|cmd_xbar_mux|src_data[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(40) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\nios2_qsys_0|W_alu_result\(4)) # ((\nios2_qsys_0|F_pc\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (((\nios2_qsys_0|F_pc\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|F_pc\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(40));

-- Location: FF_X21_Y22_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(2));

-- Location: LCCOMB_X21_Y22_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(2),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X24_Y21_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X24_Y21_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X23_Y24_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X23_Y24_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X22_Y26_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(22)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(22),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X22_Y26_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(24)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X22_Y26_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(23));

-- Location: FF_X22_Y26_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X23_Y24_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X23_Y24_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X22_Y26_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(23))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(23),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X22_Y26_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(25))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X22_Y26_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X22_Y26_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X22_Y26_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X22_Y21_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~q\) # (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X22_Y21_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X22_Y24_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(34))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: FF_X22_Y24_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(33));

-- Location: FF_X22_Y23_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X21_Y20_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X21_Y20_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X23_Y24_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X23_Y24_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X22_Y24_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~54_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(30))))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(30),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~54_combout\);

-- Location: LCCOMB_X22_Y24_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(31))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~54_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(31)) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~54_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X22_Y24_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(31));

-- Location: FF_X22_Y23_N15
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X21_Y20_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X21_Y20_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X23_Y24_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X23_Y24_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X22_Y24_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(28),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X22_Y24_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(30) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(30) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X22_Y24_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X24_Y23_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X24_Y23_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X22_Y26_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(27))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(27),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X22_Y26_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(29) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(29) & 
-- (((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X22_Y26_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X23_Y24_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X23_Y24_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X22_Y26_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(26),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X22_Y26_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(28) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(28) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X22_Y26_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X23_Y26_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X23_Y26_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X21_Y23_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X21_Y23_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X21_Y22_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4) & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y24_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X24_Y24_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X27_Y24_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(0)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(0),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X26_Y21_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~15_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~15_combout\);

-- Location: FF_X26_Y21_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(5));

-- Location: FF_X22_Y18_N17
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X22_Y18_N4
\mm_interconnect_0|rsp_xbar_mux|src_payload~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X22_Y18_N2
\nios2_qsys_0|F_iw[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[5]~11_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5)))) # (!\nios2_qsys_0|D_iw[17]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	combout => \nios2_qsys_0|F_iw[5]~11_combout\);

-- Location: FF_X22_Y18_N3
\nios2_qsys_0|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[5]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(5));

-- Location: LCCOMB_X12_Y16_N26
\nios2_qsys_0|D_ctrl_alu_force_xor~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\ = (\nios2_qsys_0|Equal2~2_combout\) # ((\nios2_qsys_0|D_iw\(5) & (\nios2_qsys_0|Equal2~3_combout\)) # (!\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~3_combout\,
	datab => \nios2_qsys_0|D_iw\(5),
	datac => \nios2_qsys_0|Equal2~4_combout\,
	datad => \nios2_qsys_0|Equal2~2_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X17_Y19_N2
\nios2_qsys_0|D_ctrl_alu_force_xor~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\ = (!\nios2_qsys_0|D_iw\(0) & (!\nios2_qsys_0|D_iw\(4) & \nios2_qsys_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X15_Y14_N2
\nios2_qsys_0|D_ctrl_alu_force_xor~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ = (\nios2_qsys_0|D_iw\(5) & ((\nios2_qsys_0|D_iw\(16) & (!\nios2_qsys_0|D_iw\(15))) # (!\nios2_qsys_0|D_iw\(16) & ((\nios2_qsys_0|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X15_Y14_N20
\nios2_qsys_0|D_ctrl_alu_force_xor~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\ = (\nios2_qsys_0|Equal2~0_combout\ & ((\nios2_qsys_0|D_iw\(2)) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\ & \nios2_qsys_0|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_ctrl_alu_force_xor~5_combout\,
	datac => \nios2_qsys_0|Equal2~0_combout\,
	datad => \nios2_qsys_0|Equal101~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X15_Y14_N22
\nios2_qsys_0|D_ctrl_alu_force_xor~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\) # ((\nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\) # ((!\nios2_qsys_0|D_iw\(2) & \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(2),
	datab => \nios2_qsys_0|D_ctrl_alu_force_xor~7_combout\,
	datac => \nios2_qsys_0|D_ctrl_alu_force_xor~9_combout\,
	datad => \nios2_qsys_0|D_ctrl_alu_force_xor~6_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X14_Y15_N16
\nios2_qsys_0|D_logic_op[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_logic_op[1]~0_combout\ = (\nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\) # ((\nios2_qsys_0|Equal2~5_combout\ & ((\nios2_qsys_0|D_iw\(15)))) # (!\nios2_qsys_0|Equal2~5_combout\ & (\nios2_qsys_0|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_ctrl_alu_force_xor~8_combout\,
	datac => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_logic_op[1]~0_combout\);

-- Location: FF_X14_Y15_N17
\nios2_qsys_0|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_logic_op[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_logic_op\(1));

-- Location: LCCOMB_X17_Y17_N16
\nios2_qsys_0|E_logic_result[10]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[10]~8_combout\ = (\nios2_qsys_0|E_src1\(10) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(10)))))) # (!\nios2_qsys_0|E_src1\(10) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(10)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_logic_op\(1),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|E_src1\(10),
	datad => \nios2_qsys_0|E_src2\(10),
	combout => \nios2_qsys_0|E_logic_result[10]~8_combout\);

-- Location: LCCOMB_X17_Y14_N0
\nios2_qsys_0|W_alu_result[10]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[10]~7_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[10]~8_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[8]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[10]~8_combout\,
	datab => \nios2_qsys_0|F_pc[8]~9_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[10]~7_combout\);

-- Location: FF_X17_Y14_N1
\nios2_qsys_0|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[10]~7_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(10));

-- Location: LCCOMB_X20_Y20_N8
\mm_interconnect_0|cmd_xbar_mux|src_data[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(46) = (\nios2_qsys_0|W_alu_result\(10) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\nios2_qsys_0|F_pc\(8) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\nios2_qsys_0|W_alu_result\(10) & 
-- (((\nios2_qsys_0|F_pc\(8) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(10),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \nios2_qsys_0|F_pc\(8),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(46));

-- Location: FF_X20_Y20_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8));

-- Location: LCCOMB_X21_Y21_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: FF_X21_Y21_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X21_Y21_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X21_Y21_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0) & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X19_Y21_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~29_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~29_combout\);

-- Location: FF_X19_Y21_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(20));

-- Location: FF_X20_Y21_N29
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X20_Y21_N6
\mm_interconnect_0|rsp_xbar_mux|src_payload~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X20_Y21_N2
\nios2_qsys_0|F_iw[20]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[20]~36_combout\ = (\mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\) # (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20))) # 
-- (!\nios2_qsys_0|D_iw[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\,
	datac => \nios2_qsys_0|D_iw[17]~1_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	combout => \nios2_qsys_0|F_iw[20]~36_combout\);

-- Location: FF_X20_Y21_N3
\nios2_qsys_0|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[20]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(20));

-- Location: LCCOMB_X17_Y19_N24
\nios2_qsys_0|D_dst_regnum[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[3]~6_combout\ = (\nios2_qsys_0|D_dst_regnum[2]~1_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(25)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[2]~1_combout\,
	datac => \nios2_qsys_0|D_iw\(20),
	datad => \nios2_qsys_0|D_iw\(25),
	combout => \nios2_qsys_0|D_dst_regnum[3]~6_combout\);

-- Location: FF_X17_Y19_N25
\nios2_qsys_0|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(3));

-- Location: LCCOMB_X19_Y22_N16
\nios2_qsys_0|d_writedata[24]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[24]~0_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\nios2_qsys_0|Equal133~0_combout\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \nios2_qsys_0|Equal133~0_combout\,
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \nios2_qsys_0|d_writedata[24]~0_combout\);

-- Location: LCCOMB_X19_Y22_N10
\nios2_qsys_0|d_writedata[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_writedata[24]~feeder_combout\ = \nios2_qsys_0|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata[24]~0_combout\,
	combout => \nios2_qsys_0|d_writedata[24]~feeder_combout\);

-- Location: FF_X19_Y22_N11
\nios2_qsys_0|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_writedata[24]~feeder_combout\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(24));

-- Location: LCCOMB_X19_Y22_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X20_Y19_N20
\nios2_qsys_0|F_iw[24]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[24]~30_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \nios2_qsys_0|F_iw[24]~30_combout\);

-- Location: LCCOMB_X20_Y19_N4
\nios2_qsys_0|F_iw[24]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[24]~31_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[24]~30_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \nios2_qsys_0|F_iw[24]~30_combout\,
	combout => \nios2_qsys_0|F_iw[24]~31_combout\);

-- Location: FF_X20_Y19_N5
\nios2_qsys_0|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[24]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(24));

-- Location: LCCOMB_X17_Y19_N30
\nios2_qsys_0|D_dst_regnum[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[2]~3_combout\ = (\nios2_qsys_0|D_dst_regnum[2]~1_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(24))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(24),
	datab => \nios2_qsys_0|D_dst_regnum[2]~1_combout\,
	datac => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datad => \nios2_qsys_0|D_iw\(19),
	combout => \nios2_qsys_0|D_dst_regnum[2]~3_combout\);

-- Location: FF_X17_Y19_N31
\nios2_qsys_0|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[2]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(2));

-- Location: LCCOMB_X19_Y21_N12
\nios2_qsys_0|R_src2_lo[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[4]~5_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & (\nios2_qsys_0|D_iw\(10))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|R_src2_lo~0_combout\,
	datac => \nios2_qsys_0|D_iw\(10),
	datad => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios2_qsys_0|R_src2_lo[4]~5_combout\);

-- Location: FF_X19_Y21_N13
\nios2_qsys_0|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[4]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(4));

-- Location: LCCOMB_X16_Y17_N10
\nios2_qsys_0|E_logic_result[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[4]~2_combout\ = (\nios2_qsys_0|E_src2\(4) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src1\(4)))))) # (!\nios2_qsys_0|E_src2\(4) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src1\(4)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src2\(4),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src1\(4),
	combout => \nios2_qsys_0|E_logic_result[4]~2_combout\);

-- Location: LCCOMB_X17_Y14_N20
\nios2_qsys_0|W_alu_result[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[4]~0_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[4]~2_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[4]~2_combout\,
	datab => \nios2_qsys_0|F_pc[2]~4_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[4]~0_combout\);

-- Location: FF_X17_Y14_N21
\nios2_qsys_0|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[4]~0_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(4));

-- Location: LCCOMB_X22_Y16_N8
\mm_interconnect_0|addr_router_001|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal6~0_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (\mm_interconnect_0|addr_router_001|Equal5~2_combout\ & \nios2_qsys_0|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \mm_interconnect_0|addr_router_001|Equal5~2_combout\,
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|Equal6~0_combout\);

-- Location: LCCOMB_X21_Y14_N26
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal6~0_combout\ & ((\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1)) # 
-- (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ $ (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|addr_router_001|Equal6~0_combout\,
	combout => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X21_Y14_N8
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\ & (!\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\,
	combout => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X21_Y14_N9
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X21_Y14_N22
\mm_interconnect_0|pio_2_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\ = \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	combout => \mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X21_Y14_N14
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\ & (!\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\ & \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~7_combout\,
	combout => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X21_Y14_N15
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X21_Y14_N24
\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|addr_router_001|Equal6~0_combout\ & 
-- (\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ $ (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|addr_router_001|Equal6~0_combout\,
	combout => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X21_Y14_N10
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\) # 
-- ((\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & !\mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \mm_interconnect_0|pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X22_Y16_N20
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X22_Y14_N6
\mm_interconnect_0|addr_router_001|src_channel[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ = (!\mm_interconnect_0|addr_router_001|Equal1~4_combout\ & (!\mm_interconnect_0|addr_router_001|always1~3_combout\ & (!\mm_interconnect_0|addr_router_001|always1~5_combout\ & 
-- !\mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~4_combout\,
	datab => \mm_interconnect_0|addr_router_001|always1~3_combout\,
	datac => \mm_interconnect_0|addr_router_001|always1~5_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\);

-- Location: LCCOMB_X19_Y17_N18
\mm_interconnect_0|addr_router_001|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal0~0_combout\ = (\nios2_qsys_0|W_alu_result\(12)) # (((\nios2_qsys_0|W_alu_result\(13)) # (!\nios2_qsys_0|W_alu_result\(11))) # (!\nios2_qsys_0|W_alu_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(12),
	datab => \nios2_qsys_0|W_alu_result\(14),
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \nios2_qsys_0|W_alu_result\(13),
	combout => \mm_interconnect_0|addr_router_001|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y16_N26
\mm_interconnect_0|addr_router_001|src_channel[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~2_combout\ = (\mm_interconnect_0|addr_router_001|Equal0~0_combout\ & (((!\nios2_qsys_0|W_alu_result\(5)) # (!\mm_interconnect_0|addr_router_001|Equal5~2_combout\)) # (!\nios2_qsys_0|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal0~0_combout\,
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \mm_interconnect_0|addr_router_001|Equal5~2_combout\,
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~2_combout\);

-- Location: LCCOMB_X22_Y16_N16
\mm_interconnect_0|addr_router_001|src_channel[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ = (!\mm_interconnect_0|addr_router_001|Equal8~1_combout\ & (!\mm_interconnect_0|addr_router_001|Equal7~2_combout\ & !\mm_interconnect_0|addr_router_001|Equal5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|addr_router_001|Equal8~1_combout\,
	datac => \mm_interconnect_0|addr_router_001|Equal7~2_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal5~1_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\);

-- Location: LCCOMB_X22_Y16_N14
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ & (\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ & (\mm_interconnect_0|addr_router_001|src_channel[1]~2_combout\ & 
-- \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datab => \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|src_channel[1]~2_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X23_Y14_N14
\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X23_Y14_N0
\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X23_Y14_N24
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\) # 
-- ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\) # (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\,
	datac => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCCOMB_X22_Y16_N18
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|addr_router_001|Equal0~0_combout\ & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|addr_router_001|Equal0~0_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X22_Y16_N28
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\) # ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|addr_router_001|Equal8~1_combout\ & \jtag_uart_0|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|addr_router_001|Equal8~1_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X26_Y16_N26
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\) # ((\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & 
-- (!\mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\ & !\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~4_combout\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\);

-- Location: LCCOMB_X19_Y16_N12
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # 
-- ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\) # (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\);

-- Location: LCCOMB_X20_Y16_N14
\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ = (!\nios2_qsys_0|av_ld_getting_data~6_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\) # ((\nios2_qsys_0|d_read~q\ & 
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_getting_data~6_combout\,
	datab => \nios2_qsys_0|d_read~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X20_Y16_N15
\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X22_Y16_N6
\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & ((\nios2_qsys_0|d_write~q\)))) # (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & ((\nios2_qsys_0|d_read~q\) # 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & \nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \nios2_qsys_0|d_write~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X22_Y16_N0
\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ & 
-- (\mm_interconnect_0|addr_router_001|src_channel[1]~2_combout\ & \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\,
	datac => \mm_interconnect_0|addr_router_001|src_channel[1]~2_combout\,
	datad => \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X24_Y15_N12
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ = (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X24_Y15_N24
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X24_Y15_N25
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X24_Y15_N6
\mm_interconnect_0|cmd_xbar_mux_001|WideOr1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)))) # (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X24_Y15_N18
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\)) # (!\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- ((!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X24_Y15_N2
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X28_Y15_N19
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X28_Y15_N24
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ = \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\);

-- Location: FF_X28_Y15_N25
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X24_Y15_N0
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & 
-- !\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: FF_X24_Y15_N1
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X20_Y22_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X22_Y18_N28
\nios2_qsys_0|F_iw[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[2]~5_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \nios2_qsys_0|F_iw[2]~5_combout\);

-- Location: LCCOMB_X22_Y18_N0
\nios2_qsys_0|F_iw[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[2]~6_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[2]~5_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datad => \nios2_qsys_0|F_iw[2]~5_combout\,
	combout => \nios2_qsys_0|F_iw[2]~6_combout\);

-- Location: FF_X22_Y18_N1
\nios2_qsys_0|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(2));

-- Location: LCCOMB_X20_Y15_N22
\nios2_qsys_0|R_src2_use_imm~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_use_imm~0_combout\ = (\nios2_qsys_0|R_ctrl_br_nxt~0_combout\ & ((\nios2_qsys_0|R_valid~q\) # ((!\nios2_qsys_0|D_iw\(11) & \nios2_qsys_0|D_ctrl_shift_logical~0_combout\)))) # (!\nios2_qsys_0|R_ctrl_br_nxt~0_combout\ & 
-- (!\nios2_qsys_0|D_iw\(11) & ((\nios2_qsys_0|D_ctrl_shift_logical~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_br_nxt~0_combout\,
	datab => \nios2_qsys_0|D_iw\(11),
	datac => \nios2_qsys_0|R_valid~q\,
	datad => \nios2_qsys_0|D_ctrl_shift_logical~0_combout\,
	combout => \nios2_qsys_0|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X17_Y19_N22
\nios2_qsys_0|R_src2_use_imm~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_use_imm~1_combout\ = (\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\) # ((\nios2_qsys_0|R_src2_use_imm~0_combout\) # ((!\nios2_qsys_0|D_wr_dst_reg~3_combout\ & \nios2_qsys_0|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_wr_dst_reg~3_combout\,
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|R_src2_use_imm~0_combout\,
	combout => \nios2_qsys_0|R_src2_use_imm~1_combout\);

-- Location: FF_X17_Y19_N23
\nios2_qsys_0|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_use_imm~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_src2_use_imm~q\);

-- Location: LCCOMB_X17_Y19_N8
\nios2_qsys_0|R_src2_lo[13]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[13]~10_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(19)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_use_imm~q\,
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \nios2_qsys_0|R_src2_lo~0_combout\,
	datad => \nios2_qsys_0|D_iw\(19),
	combout => \nios2_qsys_0|R_src2_lo[13]~10_combout\);

-- Location: FF_X17_Y19_N9
\nios2_qsys_0|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[13]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(13));

-- Location: LCCOMB_X16_Y18_N8
\nios2_qsys_0|F_pc[11]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[11]~0_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~26_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~26_combout\,
	datab => \nios2_qsys_0|Add2~26_combout\,
	datad => \nios2_qsys_0|E_alu_sub~q\,
	combout => \nios2_qsys_0|F_pc[11]~0_combout\);

-- Location: FF_X16_Y18_N9
\nios2_qsys_0|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_pc[11]~0_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	sload => \nios2_qsys_0|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \nios2_qsys_0|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|F_pc\(11));

-- Location: LCCOMB_X17_Y18_N2
\mm_interconnect_0|addr_router|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router|Equal0~0_combout\ = (!\nios2_qsys_0|F_pc\(11) & (\nios2_qsys_0|F_pc\(12) & (!\nios2_qsys_0|F_pc\(10) & \nios2_qsys_0|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc\(11),
	datab => \nios2_qsys_0|F_pc\(12),
	datac => \nios2_qsys_0|F_pc\(10),
	datad => \nios2_qsys_0|F_pc\(9),
	combout => \mm_interconnect_0|addr_router|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y15_N14
\mm_interconnect_0|cmd_xbar_demux|src1_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ = (!\nios2_qsys_0|i_read~q\ & (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ & !\mm_interconnect_0|addr_router|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|i_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|addr_router|Equal0~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X24_Y15_N10
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & (((!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X24_Y15_N11
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X20_Y20_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|W_alu_result\(2))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \nios2_qsys_0|F_pc\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X20_Y22_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \nios2_qsys_0|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \nios2_qsys_0|d_writedata\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: M9K_X25_Y19_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "master_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "master_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tuc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4087,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N6
\mm_interconnect_0|rsp_xbar_mux|src_payload~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X23_Y18_N24
\nios2_qsys_0|F_iw[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[3]~1_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)))) # (!\nios2_qsys_0|D_iw[17]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[17]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\,
	combout => \nios2_qsys_0|F_iw[3]~1_combout\);

-- Location: FF_X23_Y18_N25
\nios2_qsys_0|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[3]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(3));

-- Location: LCCOMB_X16_Y21_N22
\nios2_qsys_0|D_ctrl_hi_imm16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ = (!\nios2_qsys_0|D_iw\(1) & (!\nios2_qsys_0|D_iw\(0) & ((\nios2_qsys_0|D_iw\(4)) # (\nios2_qsys_0|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(4),
	datab => \nios2_qsys_0|D_iw\(3),
	datac => \nios2_qsys_0|D_iw\(1),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X16_Y21_N4
\nios2_qsys_0|D_ctrl_hi_imm16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ = (\nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ & (\nios2_qsys_0|D_iw\(5) & \nios2_qsys_0|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X16_Y21_N5
\nios2_qsys_0|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X19_Y21_N16
\nios2_qsys_0|R_src2_lo~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo~0_combout\ = (\nios2_qsys_0|R_ctrl_hi_imm16~q\) # (\nios2_qsys_0|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_hi_imm16~q\,
	datad => \nios2_qsys_0|R_ctrl_force_src2_zero~q\,
	combout => \nios2_qsys_0|R_src2_lo~0_combout\);

-- Location: LCCOMB_X19_Y18_N16
\nios2_qsys_0|R_src2_lo[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|R_src2_lo[3]~1_combout\ = (!\nios2_qsys_0|R_src2_lo~0_combout\ & ((\nios2_qsys_0|R_src2_use_imm~q\ & ((\nios2_qsys_0|D_iw\(9)))) # (!\nios2_qsys_0|R_src2_use_imm~q\ & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_src2_lo~0_combout\,
	datab => \nios2_qsys_0|R_src2_use_imm~q\,
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios2_qsys_0|D_iw\(9),
	combout => \nios2_qsys_0|R_src2_lo[3]~1_combout\);

-- Location: FF_X19_Y18_N17
\nios2_qsys_0|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|R_src2_lo[3]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src2\(3));

-- Location: LCCOMB_X16_Y18_N16
\nios2_qsys_0|F_pc[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[1]~3_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add1~6_combout\)) # (!\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add1~6_combout\,
	datab => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|Add2~6_combout\,
	combout => \nios2_qsys_0|F_pc[1]~3_combout\);

-- Location: LCCOMB_X17_Y14_N8
\nios2_qsys_0|W_alu_result[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[3]~1_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[3]~0_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc[1]~3_combout\,
	datab => \nios2_qsys_0|E_logic_result[3]~0_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[3]~1_combout\);

-- Location: FF_X17_Y14_N9
\nios2_qsys_0|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[3]~1_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(3));

-- Location: LCCOMB_X21_Y22_N20
\mm_interconnect_0|cmd_xbar_mux|src_data[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(39) = (\nios2_qsys_0|W_alu_result\(3) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\nios2_qsys_0|F_pc\(1) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\nios2_qsys_0|W_alu_result\(3) & 
-- (\nios2_qsys_0|F_pc\(1) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \nios2_qsys_0|F_pc\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(39));

-- Location: FF_X21_Y22_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(1));

-- Location: LCCOMB_X21_Y22_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(1),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X22_Y22_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X22_Y22_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X23_Y24_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X23_Y24_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X22_Y26_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(24),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X22_Y26_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(26)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X22_Y26_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(25));

-- Location: FF_X23_Y26_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X24_Y24_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X24_Y24_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X22_Y26_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(25))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(25),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X22_Y26_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(27))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X22_Y26_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X22_Y23_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X22_Y23_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X22_Y23_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X22_Y23_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X21_Y21_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X22_Y22_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~30_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~30_combout\);

-- Location: FF_X22_Y22_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(18));

-- Location: FF_X21_Y19_N11
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X21_Y19_N28
\nios2_qsys_0|F_iw[18]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[18]~37_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18))))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \nios2_qsys_0|F_iw[18]~37_combout\);

-- Location: LCCOMB_X21_Y19_N30
\nios2_qsys_0|F_iw[18]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[18]~38_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[18]~37_combout\) # ((!\nios2_qsys_0|hbreak_enabled~q\ & !\nios2_qsys_0|hbreak_req~0_combout\)))) # (!\nios2_qsys_0|D_iw[17]~1_combout\ & 
-- (((!\nios2_qsys_0|hbreak_enabled~q\ & !\nios2_qsys_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[17]~1_combout\,
	datab => \nios2_qsys_0|F_iw[18]~37_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[18]~38_combout\);

-- Location: FF_X21_Y19_N31
\nios2_qsys_0|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[18]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(18));

-- Location: LCCOMB_X14_Y18_N28
\nios2_qsys_0|D_dst_regnum[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[1]~0_combout\ = (\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(23)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(18),
	datac => \nios2_qsys_0|D_iw\(23),
	datad => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X17_Y19_N28
\nios2_qsys_0|D_dst_regnum[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[1]~2_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((!\nios2_qsys_0|D_dst_regnum[2]~1_combout\ & \nios2_qsys_0|D_dst_regnum[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[2]~1_combout\,
	datad => \nios2_qsys_0|D_dst_regnum[1]~0_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[1]~2_combout\);

-- Location: FF_X17_Y19_N29
\nios2_qsys_0|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(1));

-- Location: FF_X20_Y20_N21
\nios2_qsys_0|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(3));

-- Location: LCCOMB_X20_Y20_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ = (\nios2_qsys_0|d_writedata\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|d_writedata\(3),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X22_Y19_N6
\mm_interconnect_0|rsp_xbar_mux|src_payload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X22_Y19_N16
\nios2_qsys_0|F_iw[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[4]~0_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4)))) # (!\nios2_qsys_0|D_iw[17]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[17]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datad => \mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\,
	combout => \nios2_qsys_0|F_iw[4]~0_combout\);

-- Location: FF_X22_Y19_N17
\nios2_qsys_0|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[4]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(4));

-- Location: LCCOMB_X16_Y19_N6
\nios2_qsys_0|Equal133~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal133~0_combout\ = (!\nios2_qsys_0|D_iw\(4) & !\nios2_qsys_0|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	combout => \nios2_qsys_0|Equal133~0_combout\);

-- Location: LCCOMB_X12_Y15_N10
\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ = (\nios2_qsys_0|Equal133~0_combout\ & (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(5) & !\nios2_qsys_0|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal133~0_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_iw\(5),
	datad => \nios2_qsys_0|D_iw\(0),
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X15_Y14_N24
\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\nios2_qsys_0|D_iw\(13) & (!\nios2_qsys_0|D_iw\(14) & ((\nios2_qsys_0|D_iw\(11)) # (!\nios2_qsys_0|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(12),
	datac => \nios2_qsys_0|D_iw\(13),
	datad => \nios2_qsys_0|D_iw\(14),
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X15_Y14_N26
\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\nios2_qsys_0|Equal2~5_combout\ & !\nios2_qsys_0|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(16),
	datab => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \nios2_qsys_0|Equal2~5_combout\,
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X19_Y15_N14
\nios2_qsys_0|D_dst_regnum[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[2]~1_combout\ = (\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\) # ((\nios2_qsys_0|Equal2~12_combout\) # (!\nios2_qsys_0|D_ctrl_exception~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \nios2_qsys_0|Equal2~12_combout\,
	datad => \nios2_qsys_0|D_ctrl_exception~2_combout\,
	combout => \nios2_qsys_0|D_dst_regnum[2]~1_combout\);

-- Location: LCCOMB_X17_Y19_N18
\nios2_qsys_0|D_dst_regnum[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[0]~5_combout\ = (\nios2_qsys_0|D_dst_regnum[2]~1_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(22)))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[2]~1_combout\,
	datac => \nios2_qsys_0|D_iw\(17),
	datad => \nios2_qsys_0|D_iw\(22),
	combout => \nios2_qsys_0|D_dst_regnum[0]~5_combout\);

-- Location: FF_X17_Y19_N19
\nios2_qsys_0|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_dst_regnum[0]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_dst_regnum\(0));

-- Location: LCCOMB_X14_Y18_N18
\nios2_qsys_0|E_src1[12]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[12]~5_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \nios2_qsys_0|R_src1~38_combout\,
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|E_src1[12]~5_combout\);

-- Location: FF_X14_Y18_N19
\nios2_qsys_0|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[12]~5_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(12));

-- Location: LCCOMB_X16_Y18_N20
\nios2_qsys_0|W_alu_result[12]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[12]~16_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[12]~5_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((!\nios2_qsys_0|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[12]~5_combout\,
	datac => \nios2_qsys_0|E_alu_sub~q\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[12]~16_combout\);

-- Location: LCCOMB_X16_Y18_N30
\nios2_qsys_0|W_alu_result[12]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[12]~5_combout\ = (\nios2_qsys_0|W_alu_result[12]~16_combout\ & ((\nios2_qsys_0|Add2~24_combout\) # ((\nios2_qsys_0|R_ctrl_logic~q\)))) # (!\nios2_qsys_0|W_alu_result[12]~16_combout\ & (((\nios2_qsys_0|Add1~24_combout\ & 
-- !\nios2_qsys_0|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Add2~24_combout\,
	datab => \nios2_qsys_0|W_alu_result[12]~16_combout\,
	datac => \nios2_qsys_0|Add1~24_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[12]~5_combout\);

-- Location: LCCOMB_X19_Y17_N10
\nios2_qsys_0|W_alu_result[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[12]~feeder_combout\ = \nios2_qsys_0|W_alu_result[12]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|W_alu_result[12]~5_combout\,
	combout => \nios2_qsys_0|W_alu_result[12]~feeder_combout\);

-- Location: FF_X19_Y17_N11
\nios2_qsys_0|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[12]~feeder_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(12));

-- Location: LCCOMB_X19_Y17_N0
\mm_interconnect_0|addr_router_001|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal1~0_combout\ = (\nios2_qsys_0|W_alu_result\(12) & (\nios2_qsys_0|W_alu_result\(14) & (!\nios2_qsys_0|W_alu_result\(11) & !\nios2_qsys_0|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(12),
	datab => \nios2_qsys_0|W_alu_result\(14),
	datac => \nios2_qsys_0|W_alu_result\(11),
	datad => \nios2_qsys_0|W_alu_result\(13),
	combout => \mm_interconnect_0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X22_Y16_N24
\mm_interconnect_0|addr_router_001|Equal5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal5~0_combout\ = (\nios2_qsys_0|W_alu_result\(6) & (!\nios2_qsys_0|W_alu_result\(7) & \nios2_qsys_0|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(6),
	datac => \nios2_qsys_0|W_alu_result\(7),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X22_Y16_N2
\mm_interconnect_0|addr_router_001|Equal5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal5~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal1~0_combout\ & (!\nios2_qsys_0|W_alu_result\(4) & (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal5~1_combout\);

-- Location: LCCOMB_X24_Y14_N4
\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\mm_interconnect_0|addr_router_001|Equal5~1_combout\ & (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & 
-- (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal5~1_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X24_Y14_N16
\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & !\mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X24_Y14_N17
\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X26_Y15_N25
\pio_1|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_1|data_out\(0));

-- Location: LCCOMB_X26_Y15_N16
\pio_1|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_1|readdata\(0) = (!\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|W_alu_result\(3) & \pio_1|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \pio_1|data_out\(0),
	combout => \pio_1|readdata\(0));

-- Location: FF_X26_Y15_N17
\mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0));

-- Location: IOIBUF_X0_Y23_N15
\pb_2_export~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pb_2_export,
	o => \pb_2_export~input_o\);

-- Location: LCCOMB_X26_Y15_N4
\pio_5|read_mux_out\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_5|read_mux_out~combout\ = (\pb_2_export~input_o\ & (!\nios2_qsys_0|W_alu_result\(3) & !\nios2_qsys_0|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pb_2_export~input_o\,
	datac => \nios2_qsys_0|W_alu_result\(3),
	datad => \nios2_qsys_0|W_alu_result\(2),
	combout => \pio_5|read_mux_out~combout\);

-- Location: FF_X26_Y15_N5
\pio_5|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_5|read_mux_out~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_5|readdata\(0));

-- Location: FF_X26_Y15_N27
\mm_interconnect_0|pio_5_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_5|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_5_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y15_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~6_combout\ = (\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0)) # ((\mm_interconnect_0|pio_5_s1_translator|av_readdata_pre\(0) 
-- & \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & (((\mm_interconnect_0|pio_5_s1_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|pio_5_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|pio_5_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~6_combout\);

-- Location: LCCOMB_X23_Y19_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~7_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~6_combout\) # ((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~6_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~7_combout\);

-- Location: LCCOMB_X27_Y16_N28
\spi_0|spi_slave_select_holding_reg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|spi_slave_select_holding_reg[0]~0_combout\ = !\nios2_qsys_0|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|d_writedata\(0),
	combout => \spi_0|spi_slave_select_holding_reg[0]~0_combout\);

-- Location: FF_X27_Y16_N29
\spi_0|spi_slave_select_holding_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|spi_slave_select_holding_reg[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_holding_reg\(0));

-- Location: FF_X27_Y16_N19
\spi_0|spi_slave_select_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|spi_slave_select_holding_reg\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|spi_slave_select_reg\(0));

-- Location: LCCOMB_X23_Y17_N2
\spi_0|p1_data_to_cpu[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[0]~5_combout\ = (\nios2_qsys_0|W_alu_result\(2) & ((!\spi_0|spi_slave_select_reg\(0)))) # (!\nios2_qsys_0|W_alu_result\(2) & (\spi_0|endofpacketvalue_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \spi_0|endofpacketvalue_reg\(0),
	datad => \spi_0|spi_slave_select_reg\(0),
	combout => \spi_0|p1_data_to_cpu[0]~5_combout\);

-- Location: LCCOMB_X24_Y17_N30
\spi_0|p1_data_to_cpu[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|p1_data_to_cpu[0]~6_combout\ = (\spi_0|data_to_cpu[0]~0_combout\ & (\spi_0|p1_data_to_cpu[0]~5_combout\ & ((\nios2_qsys_0|W_alu_result\(4))))) # (!\spi_0|data_to_cpu[0]~0_combout\ & (((\spi_0|rx_holding_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|p1_data_to_cpu[0]~5_combout\,
	datab => \spi_0|rx_holding_reg\(0),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \spi_0|data_to_cpu[0]~0_combout\,
	combout => \spi_0|p1_data_to_cpu[0]~6_combout\);

-- Location: FF_X24_Y17_N31
\spi_0|data_to_cpu[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|p1_data_to_cpu[0]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|data_to_cpu\(0));

-- Location: FF_X24_Y17_N13
\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \spi_0|data_to_cpu\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(0));

-- Location: FF_X21_Y17_N1
\pio_0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(0));

-- Location: LCCOMB_X24_Y17_N28
\pio_0|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(0) = (!\nios2_qsys_0|W_alu_result\(3) & (!\nios2_qsys_0|W_alu_result\(2) & \pio_0|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_0|data_out\(0),
	combout => \pio_0|readdata\(0));

-- Location: FF_X24_Y17_N29
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X24_Y17_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~2_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0)) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(0))))) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~2_combout\);

-- Location: LCCOMB_X21_Y25_N0
\jtag_uart_0|av_readdata[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[0]~2_combout\ = (\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0)))) # (!\jtag_uart_0|read_0~q\ & (\jtag_uart_0|ien_AF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~q\,
	datac => \jtag_uart_0|ien_AF~q\,
	datad => \jtag_uart_0|the_master_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	combout => \jtag_uart_0|av_readdata[0]~2_combout\);

-- Location: FF_X21_Y25_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: IOIBUF_X0_Y21_N8
\pb_1_export~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pb_1_export,
	o => \pb_1_export~input_o\);

-- Location: LCCOMB_X24_Y18_N22
\pio_4|read_mux_out\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_4|read_mux_out~combout\ = (!\nios2_qsys_0|W_alu_result\(2) & (!\nios2_qsys_0|W_alu_result\(3) & \pb_1_export~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(2),
	datab => \nios2_qsys_0|W_alu_result\(3),
	datac => \pb_1_export~input_o\,
	combout => \pio_4|read_mux_out~combout\);

-- Location: FF_X24_Y18_N23
\pio_4|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_4|read_mux_out~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_4|readdata\(0));

-- Location: FF_X22_Y19_N25
\mm_interconnect_0|pio_4_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_4|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y19_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~4_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(0) & \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & 
-- (((\mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(0) & \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~4_combout\);

-- Location: LCCOMB_X23_Y21_N6
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~3_combout\ = !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(0),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~3_combout\);

-- Location: FF_X23_Y21_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X23_Y21_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~8_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\ & ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~q\))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~8_combout\);

-- Location: LCCOMB_X23_Y21_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~9_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~8_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~8_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~9_combout\);

-- Location: FF_X23_Y21_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(0));

-- Location: FF_X22_Y19_N1
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y19_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X21_Y18_N28
\pio_2|read_mux_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out~0_combout\ = (!\nios2_qsys_0|W_alu_result\(2) & ((\nios2_qsys_0|W_alu_result\(3) & (\pio_2|irq_mask~q\)) # (!\nios2_qsys_0|W_alu_result\(3) & ((\spi_can_int_n_export~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \pio_2|irq_mask~q\,
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \spi_can_int_n_export~input_o\,
	combout => \pio_2|read_mux_out~0_combout\);

-- Location: LCCOMB_X21_Y18_N24
\pio_2|read_mux_out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out~1_combout\ = (\pio_2|read_mux_out~0_combout\) # ((\nios2_qsys_0|W_alu_result\(3) & (\nios2_qsys_0|W_alu_result\(2) & \pio_2|edge_capture~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datab => \pio_2|read_mux_out~0_combout\,
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \pio_2|edge_capture~q\,
	combout => \pio_2|read_mux_out~1_combout\);

-- Location: FF_X21_Y18_N25
\pio_2|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|read_mux_out~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(0));

-- Location: LCCOMB_X21_Y18_N12
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\ = \pio_2|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2|readdata\(0),
	combout => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X21_Y18_N13
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y14_N28
\timer_0|status_wr_strobe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|status_wr_strobe~0_combout\ = (!\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\timer_0|period_l_wr_strobe~0_combout\ & (\timer_0|read_mux_out~0_combout\ & 
-- !\mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datab => \timer_0|period_l_wr_strobe~0_combout\,
	datac => \timer_0|read_mux_out~0_combout\,
	datad => \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \timer_0|status_wr_strobe~0_combout\);

-- Location: FF_X28_Y17_N11
\timer_0|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|Equal0~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X28_Y17_N6
\timer_0|timeout_occurred~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|timeout_occurred~0_combout\ = (!\timer_0|status_wr_strobe~0_combout\ & ((\timer_0|timeout_occurred~q\) # ((\timer_0|Equal0~5_combout\ & !\timer_0|delayed_unxcounter_is_zeroxx0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|status_wr_strobe~0_combout\,
	datab => \timer_0|Equal0~5_combout\,
	datac => \timer_0|timeout_occurred~q\,
	datad => \timer_0|delayed_unxcounter_is_zeroxx0~q\,
	combout => \timer_0|timeout_occurred~0_combout\);

-- Location: FF_X28_Y17_N7
\timer_0|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|timeout_occurred~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|timeout_occurred~q\);

-- Location: LCCOMB_X28_Y17_N12
\timer_0|counter_snapshot[16]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[16]~3_combout\ = !\timer_0|internal_counter\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \timer_0|internal_counter\(16),
	combout => \timer_0|counter_snapshot[16]~3_combout\);

-- Location: FF_X28_Y17_N13
\timer_0|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[16]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(16));

-- Location: LCCOMB_X28_Y17_N22
\timer_0|read_mux_out[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out[0]~3_combout\ = (\nios2_qsys_0|W_alu_result\(4) & (((\nios2_qsys_0|W_alu_result\(2) & \timer_0|counter_snapshot\(16))))) # (!\nios2_qsys_0|W_alu_result\(4) & (\timer_0|timeout_occurred~q\ & (!\nios2_qsys_0|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|timeout_occurred~q\,
	datab => \nios2_qsys_0|W_alu_result\(4),
	datac => \nios2_qsys_0|W_alu_result\(2),
	datad => \timer_0|counter_snapshot\(16),
	combout => \timer_0|read_mux_out[0]~3_combout\);

-- Location: LCCOMB_X29_Y17_N14
\timer_0|counter_snapshot[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|counter_snapshot[0]~2_combout\ = !\timer_0|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \timer_0|internal_counter\(0),
	combout => \timer_0|counter_snapshot[0]~2_combout\);

-- Location: FF_X29_Y17_N15
\timer_0|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|counter_snapshot[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|counter_snapshot\(0));

-- Location: FF_X27_Y17_N19
\timer_0|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|control_register\(0));

-- Location: LCCOMB_X27_Y17_N18
\timer_0|read_mux_out[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out[0]~2_combout\ = (\timer_0|counter_snapshot\(0) & ((\timer_0|Equal4~1_combout\) # ((\timer_0|control_register\(0) & \timer_0|Equal4~0_combout\)))) # (!\timer_0|counter_snapshot\(0) & (((\timer_0|control_register\(0) & 
-- \timer_0|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer_0|counter_snapshot\(0),
	datab => \timer_0|Equal4~1_combout\,
	datac => \timer_0|control_register\(0),
	datad => \timer_0|Equal4~0_combout\,
	combout => \timer_0|read_mux_out[0]~2_combout\);

-- Location: LCCOMB_X28_Y17_N28
\timer_0|read_mux_out[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \timer_0|read_mux_out[0]~4_combout\ = (\timer_0|read_mux_out[0]~2_combout\) # ((!\nios2_qsys_0|W_alu_result\(3) & \timer_0|read_mux_out[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(3),
	datac => \timer_0|read_mux_out[0]~3_combout\,
	datad => \timer_0|read_mux_out[0]~2_combout\,
	combout => \timer_0|read_mux_out[0]~4_combout\);

-- Location: FF_X28_Y17_N29
\timer_0|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \timer_0|read_mux_out[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_0|readdata\(0));

-- Location: FF_X22_Y19_N11
\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \timer_0|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X22_Y19_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~3_combout\ = (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0) & ((\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0))))) # (!\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0) & 
-- (\mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0),
	datab => \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~3_combout\);

-- Location: LCCOMB_X22_Y19_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~5_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~2_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~4_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\) # 
-- (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~2_combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~4_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~3_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~5_combout\);

-- Location: LCCOMB_X19_Y19_N16
\nios2_qsys_0|av_ld_byte0_data_nxt[0]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_byte0_data_nxt[0]~25_combout\ = (\nios2_qsys_0|av_ld_rshift8~1_combout\ & (((\nios2_qsys_0|av_ld_byte1_data\(0))))) # (!\nios2_qsys_0|av_ld_rshift8~1_combout\ & ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~7_combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~7_combout\,
	datab => \nios2_qsys_0|av_ld_rshift8~1_combout\,
	datac => \nios2_qsys_0|av_ld_byte1_data\(0),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~5_combout\,
	combout => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~25_combout\);

-- Location: FF_X19_Y19_N17
\nios2_qsys_0|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_byte0_data_nxt[0]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|av_ld_byte0_data[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_byte0_data\(0));

-- Location: LCCOMB_X19_Y18_N20
\nios2_qsys_0|Equal127~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal127~1_combout\ = (!\nios2_qsys_0|D_iw\(6) & !\nios2_qsys_0|D_iw\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|Equal127~1_combout\);

-- Location: LCCOMB_X14_Y18_N22
\nios2_qsys_0|D_ctrl_crst~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_crst~0_combout\ = (\nios2_qsys_0|D_iw\(16) & \nios2_qsys_0|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(16),
	datad => \nios2_qsys_0|D_iw\(15),
	combout => \nios2_qsys_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X20_Y17_N12
\nios2_qsys_0|D_ctrl_crst~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_crst~1_combout\ = (\nios2_qsys_0|D_ctrl_crst~0_combout\ & (\nios2_qsys_0|D_iw\(14) & (\nios2_qsys_0|D_ctrl_retaddr~0_combout\ & \nios2_qsys_0|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_crst~0_combout\,
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|D_ctrl_retaddr~0_combout\,
	datad => \nios2_qsys_0|D_iw\(12),
	combout => \nios2_qsys_0|D_ctrl_crst~1_combout\);

-- Location: FF_X20_Y17_N13
\nios2_qsys_0|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_crst~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_crst~q\);

-- Location: LCCOMB_X19_Y18_N26
\nios2_qsys_0|Equal127~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal127~2_combout\ = (\nios2_qsys_0|R_ctrl_wrctl_inst~q\ & (!\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|D_iw\(6) & !\nios2_qsys_0|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	datab => \nios2_qsys_0|D_iw\(8),
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|Equal127~2_combout\);

-- Location: LCCOMB_X20_Y17_N24
\nios2_qsys_0|W_estatus_reg_inst_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_exception~q\ & ((\nios2_qsys_0|Equal127~2_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|Equal127~2_combout\ & (\nios2_qsys_0|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal127~2_combout\,
	datab => \nios2_qsys_0|R_ctrl_exception~q\,
	datac => \nios2_qsys_0|W_estatus_reg~q\,
	datad => \nios2_qsys_0|E_src1\(0),
	combout => \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X20_Y17_N26
\nios2_qsys_0|W_estatus_reg_inst_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\ = (!\nios2_qsys_0|R_ctrl_crst~q\ & ((\nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\) # ((\nios2_qsys_0|W_status_reg_pie~q\ & \nios2_qsys_0|R_ctrl_exception~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_crst~q\,
	datab => \nios2_qsys_0|W_status_reg_pie~q\,
	datac => \nios2_qsys_0|R_ctrl_exception~q\,
	datad => \nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout\,
	combout => \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X20_Y17_N27
\nios2_qsys_0|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_estatus_reg~q\);

-- Location: LCCOMB_X20_Y17_N28
\nios2_qsys_0|W_status_reg_pie_inst_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\ = (\nios2_qsys_0|Equal101~4_combout\ & (!\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|W_estatus_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~4_combout\,
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|W_estatus_reg~q\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X19_Y18_N6
\nios2_qsys_0|W_status_reg_pie_inst_nxt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\ = (\nios2_qsys_0|Equal127~1_combout\ & ((\nios2_qsys_0|Equal127~0_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|Equal127~0_combout\ & (\nios2_qsys_0|W_status_reg_pie~q\)))) # 
-- (!\nios2_qsys_0|Equal127~1_combout\ & (\nios2_qsys_0|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_status_reg_pie~q\,
	datab => \nios2_qsys_0|Equal127~1_combout\,
	datac => \nios2_qsys_0|E_src1\(0),
	datad => \nios2_qsys_0|Equal127~0_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X20_Y17_N10
\nios2_qsys_0|W_status_reg_pie_inst_nxt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\ = (\nios2_qsys_0|Equal101~4_combout\ & (\nios2_qsys_0|D_iw\(14) & (\nios2_qsys_0|W_bstatus_reg~q\))) # (!\nios2_qsys_0|Equal101~4_combout\ & (((\nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal101~4_combout\,
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|W_bstatus_reg~q\,
	datad => \nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X20_Y17_N20
\nios2_qsys_0|W_status_reg_pie_inst_nxt~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\ = (!\nios2_qsys_0|R_ctrl_crst~q\ & (\nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\ & ((\nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\) # (\nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_crst~q\,
	datab => \nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout\,
	datac => \nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout\,
	datad => \nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: FF_X20_Y17_N21
\nios2_qsys_0|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_status_reg_pie~q\);

-- Location: LCCOMB_X19_Y18_N4
\nios2_qsys_0|Equal127~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal127~3_combout\ = (\nios2_qsys_0|R_ctrl_wrctl_inst~q\ & (!\nios2_qsys_0|D_iw\(8) & (!\nios2_qsys_0|D_iw\(6) & \nios2_qsys_0|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_wrctl_inst~q\,
	datab => \nios2_qsys_0|D_iw\(8),
	datac => \nios2_qsys_0|D_iw\(6),
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|Equal127~3_combout\);

-- Location: LCCOMB_X20_Y17_N2
\nios2_qsys_0|W_bstatus_reg_inst_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\ = (!\nios2_qsys_0|R_ctrl_break~q\ & ((\nios2_qsys_0|Equal127~3_combout\ & ((\nios2_qsys_0|E_src1\(0)))) # (!\nios2_qsys_0|Equal127~3_combout\ & (\nios2_qsys_0|W_bstatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_break~q\,
	datab => \nios2_qsys_0|Equal127~3_combout\,
	datac => \nios2_qsys_0|W_bstatus_reg~q\,
	datad => \nios2_qsys_0|E_src1\(0),
	combout => \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X20_Y17_N14
\nios2_qsys_0|W_bstatus_reg_inst_nxt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\ = (\nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\) # ((\nios2_qsys_0|W_status_reg_pie~q\ & \nios2_qsys_0|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_status_reg_pie~q\,
	datac => \nios2_qsys_0|R_ctrl_break~q\,
	datad => \nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout\,
	combout => \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X20_Y17_N15
\nios2_qsys_0|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_bstatus_reg~q\);

-- Location: LCCOMB_X20_Y17_N22
\nios2_qsys_0|E_control_rd_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~2_combout\ = (\nios2_qsys_0|D_iw\(7) & (\nios2_qsys_0|D_iw\(6))) # (!\nios2_qsys_0|D_iw\(7) & ((\nios2_qsys_0|D_iw\(6) & (\nios2_qsys_0|W_estatus_reg~q\)) # (!\nios2_qsys_0|D_iw\(6) & 
-- ((\nios2_qsys_0|W_status_reg_pie~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(7),
	datab => \nios2_qsys_0|D_iw\(6),
	datac => \nios2_qsys_0|W_estatus_reg~q\,
	datad => \nios2_qsys_0|W_status_reg_pie~q\,
	combout => \nios2_qsys_0|E_control_rd_data[0]~2_combout\);

-- Location: FF_X20_Y18_N27
\nios2_qsys_0|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \nios2_qsys_0|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_ienable_reg\(0));

-- Location: LCCOMB_X20_Y18_N26
\nios2_qsys_0|E_control_rd_data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~3_combout\ = (\nios2_qsys_0|E_control_rd_data[0]~2_combout\ & (((\nios2_qsys_0|W_ienable_reg\(0)) # (!\nios2_qsys_0|D_iw\(7))))) # (!\nios2_qsys_0|E_control_rd_data[0]~2_combout\ & (\nios2_qsys_0|W_bstatus_reg~q\ & 
-- ((\nios2_qsys_0|D_iw\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_bstatus_reg~q\,
	datab => \nios2_qsys_0|E_control_rd_data[0]~2_combout\,
	datac => \nios2_qsys_0|W_ienable_reg\(0),
	datad => \nios2_qsys_0|D_iw\(7),
	combout => \nios2_qsys_0|E_control_rd_data[0]~3_combout\);

-- Location: LCCOMB_X28_Y17_N0
\nios2_qsys_0|W_ipending_reg_nxt[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_ipending_reg_nxt[0]~3_combout\ = (\nios2_qsys_0|W_ienable_reg\(0) & (\timer_0|control_register\(0) & (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0) & 
-- \timer_0|timeout_occurred~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_ienable_reg\(0),
	datab => \timer_0|control_register\(0),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	datad => \timer_0|timeout_occurred~q\,
	combout => \nios2_qsys_0|W_ipending_reg_nxt[0]~3_combout\);

-- Location: FF_X28_Y17_N1
\nios2_qsys_0|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_ipending_reg_nxt[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_ipending_reg\(0));

-- Location: LCCOMB_X19_Y18_N22
\nios2_qsys_0|E_control_rd_data[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_control_rd_data[0]~4_combout\ = (\nios2_qsys_0|D_iw\(8) & (\nios2_qsys_0|Equal127~1_combout\ & ((\nios2_qsys_0|W_ipending_reg\(0))))) # (!\nios2_qsys_0|D_iw\(8) & (((\nios2_qsys_0|E_control_rd_data[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal127~1_combout\,
	datab => \nios2_qsys_0|E_control_rd_data[0]~3_combout\,
	datac => \nios2_qsys_0|W_ipending_reg\(0),
	datad => \nios2_qsys_0|D_iw\(8),
	combout => \nios2_qsys_0|E_control_rd_data[0]~4_combout\);

-- Location: FF_X19_Y18_N23
\nios2_qsys_0|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_control_rd_data[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_control_rd_data\(0));

-- Location: LCCOMB_X19_Y19_N28
\nios2_qsys_0|W_rf_wr_data[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~4_combout\ = (!\nios2_qsys_0|R_ctrl_br_cmp~q\ & ((\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & (\nios2_qsys_0|W_control_rd_data\(0))) # (!\nios2_qsys_0|R_ctrl_rdctl_inst~q\ & ((\nios2_qsys_0|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_control_rd_data\(0),
	datab => \nios2_qsys_0|W_alu_result\(0),
	datac => \nios2_qsys_0|R_ctrl_rdctl_inst~q\,
	datad => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~4_combout\);

-- Location: LCCOMB_X19_Y19_N26
\nios2_qsys_0|W_rf_wr_data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~3_combout\ = (\nios2_qsys_0|W_cmp_result~q\ & \nios2_qsys_0|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|W_cmp_result~q\,
	datad => \nios2_qsys_0|R_ctrl_br_cmp~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~3_combout\);

-- Location: LCCOMB_X19_Y19_N22
\nios2_qsys_0|W_rf_wr_data[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wr_data[0]~5_combout\ = (\nios2_qsys_0|R_ctrl_ld~q\ & (\nios2_qsys_0|av_ld_byte0_data\(0))) # (!\nios2_qsys_0|R_ctrl_ld~q\ & (((\nios2_qsys_0|W_rf_wr_data[0]~4_combout\) # (\nios2_qsys_0|W_rf_wr_data[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_byte0_data\(0),
	datab => \nios2_qsys_0|W_rf_wr_data[0]~4_combout\,
	datac => \nios2_qsys_0|W_rf_wr_data[0]~3_combout\,
	datad => \nios2_qsys_0|R_ctrl_ld~q\,
	combout => \nios2_qsys_0|W_rf_wr_data[0]~5_combout\);

-- Location: LCCOMB_X19_Y22_N2
\nios2_qsys_0|E_st_data[16]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_data[16]~0_combout\ = (\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (!\nios2_qsys_0|D_iw\(4) & 
-- (\nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios2_qsys_0|D_iw\(4),
	combout => \nios2_qsys_0|E_st_data[16]~0_combout\);

-- Location: FF_X19_Y22_N3
\nios2_qsys_0|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_data[16]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(16));

-- Location: LCCOMB_X20_Y22_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \nios2_qsys_0|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X20_Y22_N7
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(16));

-- Location: LCCOMB_X22_Y22_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X22_Y22_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X20_Y22_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~10_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(16)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(16),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~10_combout\);

-- Location: LCCOMB_X21_Y20_N16
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X21_Y20_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X23_Y24_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X23_Y24_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X22_Y24_N10
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(31),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCCOMB_X22_Y24_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(33) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(33) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: FF_X22_Y24_N21
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(32));

-- Location: FF_X22_Y23_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X21_Y23_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(8) & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X21_Y23_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X21_Y23_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X21_Y23_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(9) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X21_Y23_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X21_Y23_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X21_Y23_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ $ 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	cin => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X24_Y22_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X24_Y22_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X21_Y21_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\)))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ & ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X22_Y22_N28
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|master_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X22_Y22_N29
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X23_Y24_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X23_Y24_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X23_Y22_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(17),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X23_Y22_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(19))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X23_Y22_N31
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X24_Y24_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X24_Y24_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X23_Y22_N20
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(16))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(16),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X23_Y22_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(18)))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\) # 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X23_Y22_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(17));

-- Location: FF_X23_Y26_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X23_Y26_N12
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X24_Y22_N26
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X24_Y22_N27
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X22_Y20_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\ & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8)) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X22_Y20_N18
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X22_Y20_N19
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X22_Y20_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\ = ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ & 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8) & \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\))) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(8),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X22_Y20_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\ = (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\) # 
-- ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\ & ((!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\) # (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|read~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|write~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X22_Y20_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X22_Y15_N26
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) 
-- & !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X20_Y15_N10
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ = (\mm_interconnect_0|addr_router|Equal0~0_combout\ & (((\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\)))) # 
-- (!\mm_interconnect_0|addr_router|Equal0~0_combout\ & (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout\,
	datac => \mm_interconnect_0|addr_router|Equal0~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X20_Y15_N28
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\nios2_qsys_0|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \nios2_qsys_0|i_read~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X20_Y15_N18
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & ((!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X20_Y15_N30
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\ = (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\) # ((\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\ & 
-- \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X20_Y15_N31
\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X21_Y15_N8
\mm_interconnect_0|cmd_xbar_demux|src0_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ = (!\nios2_qsys_0|i_read~q\ & (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ & \mm_interconnect_0|addr_router|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|i_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|addr_router|Equal0~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X21_Y15_N26
\mm_interconnect_0|cmd_xbar_mux|WideOr1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\)))) # (!\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X21_Y15_N4
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ & (!\nios2_qsys_0|i_read~q\ & 
-- \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datac => \nios2_qsys_0|i_read~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X21_Y15_N22
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X22_Y20_N20
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X22_Y20_N30
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- !\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X22_Y20_N31
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X22_Y20_N9
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\);

-- Location: LCCOMB_X22_Y20_N8
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\))) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X22_Y20_N11
\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\);

-- Location: LCCOMB_X20_Y19_N26
\nios2_qsys_0|F_iw[10]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[10]~24_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \nios2_qsys_0|F_iw[10]~24_combout\);

-- Location: LCCOMB_X20_Y19_N30
\nios2_qsys_0|F_iw[10]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[10]~25_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[10]~24_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \nios2_qsys_0|F_iw[10]~24_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_qsys_0|F_iw[10]~25_combout\);

-- Location: FF_X20_Y19_N31
\nios2_qsys_0|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[10]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(10));

-- Location: LCCOMB_X14_Y18_N26
\nios2_qsys_0|E_src1[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_src1[6]~11_combout\ = (\nios2_qsys_0|R_src1~38_combout\ & ((\nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_qsys_0|R_src1~38_combout\ & (\nios2_qsys_0|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(10),
	datab => \nios2_qsys_0|master_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_qsys_0|R_src1~38_combout\,
	combout => \nios2_qsys_0|E_src1[6]~11_combout\);

-- Location: FF_X14_Y18_N27
\nios2_qsys_0|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_src1[6]~11_combout\,
	asdata => \nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|R_src1~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_src1\(6));

-- Location: LCCOMB_X16_Y17_N14
\nios2_qsys_0|E_logic_result[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_logic_result[6]~11_combout\ = (\nios2_qsys_0|E_src1\(6) & (\nios2_qsys_0|R_logic_op\(1) $ (((\nios2_qsys_0|R_logic_op\(0) & \nios2_qsys_0|E_src2\(6)))))) # (!\nios2_qsys_0|E_src1\(6) & ((\nios2_qsys_0|R_logic_op\(1) & 
-- ((\nios2_qsys_0|E_src2\(6)))) # (!\nios2_qsys_0|R_logic_op\(1) & (!\nios2_qsys_0|R_logic_op\(0) & !\nios2_qsys_0|E_src2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_src1\(6),
	datab => \nios2_qsys_0|R_logic_op\(0),
	datac => \nios2_qsys_0|R_logic_op\(1),
	datad => \nios2_qsys_0|E_src2\(6),
	combout => \nios2_qsys_0|E_logic_result[6]~11_combout\);

-- Location: LCCOMB_X17_Y14_N22
\nios2_qsys_0|W_alu_result[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[6]~11_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|E_logic_result[6]~11_combout\)) # (!\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|F_pc[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_logic_result[6]~11_combout\,
	datab => \nios2_qsys_0|R_ctrl_logic~q\,
	datad => \nios2_qsys_0|F_pc[4]~5_combout\,
	combout => \nios2_qsys_0|W_alu_result[6]~11_combout\);

-- Location: FF_X17_Y14_N23
\nios2_qsys_0|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[6]~11_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(6));

-- Location: LCCOMB_X22_Y14_N10
\mm_interconnect_0|addr_router_001|always1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~4_combout\ = (!\nios2_qsys_0|W_alu_result\(7) & (\nios2_qsys_0|W_alu_result\(6) & (!\nios2_qsys_0|W_alu_result\(4) & !\nios2_qsys_0|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|W_alu_result\(6),
	datac => \nios2_qsys_0|W_alu_result\(4),
	datad => \nios2_qsys_0|W_alu_result\(5),
	combout => \mm_interconnect_0|addr_router_001|always1~4_combout\);

-- Location: LCCOMB_X22_Y14_N4
\mm_interconnect_0|addr_router_001|always1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~5_combout\ = (\mm_interconnect_0|addr_router_001|always1~4_combout\ & (\mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~4_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|always1~5_combout\);

-- Location: LCCOMB_X26_Y15_N18
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ = (\mm_interconnect_0|addr_router_001|always1~5_combout\ & (!\mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1) & (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~5_combout\,
	datab => \mm_interconnect_0|pio_5_s1_translator|wait_latency_counter\(1),
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|pio_5_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X23_Y15_N18
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ & (((\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ & 
-- !\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))) # (!\mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))) # 
-- (!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ & (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ & (!\mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \mm_interconnect_0|pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X19_Y16_N8
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (!\nios2_qsys_0|d_read~q\ & !\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X19_Y16_N2
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\) # ((!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ & 
-- (!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X20_Y16_N16
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\) # 
-- ((\nios2_qsys_0|d_write~q\ & \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\);

-- Location: FF_X20_Y16_N17
\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X22_Y16_N30
\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ = (!\mm_interconnect_0|addr_router_001|Equal0~0_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # ((\nios2_qsys_0|d_write~q\ & 
-- !\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \mm_interconnect_0|addr_router_001|Equal0~0_combout\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\);

-- Location: LCCOMB_X22_Y15_N4
\mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (((!\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\ & \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X22_Y15_N27
\mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X20_Y20_N10
\mm_interconnect_0|cmd_xbar_mux|src_data[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(38) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\nios2_qsys_0|F_pc\(0)) # ((\nios2_qsys_0|W_alu_result\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (\nios2_qsys_0|W_alu_result\(2) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \nios2_qsys_0|W_alu_result\(2),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \nios2_qsys_0|F_pc\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(38));

-- Location: FF_X20_Y20_N11
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0));

-- Location: LCCOMB_X21_Y21_N14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\ & (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|address\(0),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X23_Y21_N2
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~q\) # ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(1),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X23_Y21_N3
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X22_Y24_N22
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(35))))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X22_Y24_N23
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(34));

-- Location: FF_X23_Y26_N13
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X23_Y26_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|always1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34) & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X23_Y21_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ = (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\) # ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(0) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|writedata\(0),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X23_Y21_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X26_Y23_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X26_Y23_N4
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X26_Y23_N5
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X26_Y23_N17
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X29_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\);

-- Location: FF_X29_Y23_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X28_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X28_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X29_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X28_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: FF_X28_Y22_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X28_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: FF_X28_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X28_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\);

-- Location: FF_X28_Y22_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X28_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\);

-- Location: FF_X28_Y22_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X28_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\);

-- Location: LCCOMB_X28_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: FF_X28_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X28_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X28_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X28_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X28_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X28_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X28_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X28_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X28_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X29_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X29_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\);

-- Location: FF_X29_Y22_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X29_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X29_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X29_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X29_Y22_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X29_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X29_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X29_Y22_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X31_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X30_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X30_Y24_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X31_Y25_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X31_Y25_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X30_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X29_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: FF_X29_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X29_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X29_Y22_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X29_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X29_Y22_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X29_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X29_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X27_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X27_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: LCCOMB_X27_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\);

-- Location: LCCOMB_X29_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\);

-- Location: FF_X27_Y21_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X27_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: FF_X27_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X27_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X27_Y21_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: FF_X27_Y21_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X27_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\);

-- Location: FF_X27_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: FF_X27_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X27_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\);

-- Location: LCCOMB_X28_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\);

-- Location: LCCOMB_X27_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X27_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: LCCOMB_X27_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X30_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X30_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X29_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X29_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X29_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X29_Y21_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X29_Y21_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: FF_X29_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X28_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X30_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X28_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X28_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X27_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: FF_X29_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X29_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X28_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X27_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X27_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X28_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X28_Y21_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X28_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X28_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: FF_X28_Y21_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X27_Y21_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X27_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X28_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X28_Y21_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X28_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X28_Y21_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X28_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X28_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X28_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X30_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X30_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X27_Y22_N10
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: FF_X27_Y22_N11
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X30_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X30_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X30_Y22_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X30_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X24_Y23_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21) & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36)) # 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X24_Y23_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X22_Y26_N30
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_break|break_readreg\(21),
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X22_Y26_N0
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ = 
-- (\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(23) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ & 
-- (((\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(23) & 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\,
	datab => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|master_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X22_Y26_N1
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr[20]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X23_Y22_N24
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X23_Y22_N25
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X22_Y21_N8
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder_combout\ = 
-- \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder_combout\);

-- Location: FF_X22_Y21_N9
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~feeder_combout\,
	ena => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_jtag_debug_module_wrapper|the_master_nios2_qsys_0_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~q\);

-- Location: CLKCTRL_G14
\nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl_outclk\);

-- Location: FF_X20_Y23_N31
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X20_Y23_N11
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X20_Y23_N22
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X20_Y23_N23
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \nios2_qsys_0|the_master_nios2_qsys_0_nios2_oci|the_master_nios2_qsys_0_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X20_Y23_N19
\rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X20_Y23_N4
\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X20_Y23_N5
\rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X20_Y23_N25
\rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X20_Y23_N6
\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X20_Y23_N7
\rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X20_Y23_N2
\rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X20_Y23_N3
\rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X20_Y23_N28
\rst_controller|r_sync_rst_chain~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|r_sync_rst_chain\(2) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X20_Y23_N29
\rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X20_Y23_N8
\rst_controller|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rst_controller|WideOr0~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((\rst_controller|r_sync_rst~q\ & !\rst_controller|r_sync_rst_chain\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|altera_reset_synchronizer_int_chain\(4),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \rst_controller|r_sync_rst_chain\(1),
	combout => \rst_controller|WideOr0~0_combout\);

-- Location: FF_X20_Y23_N9
\rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G10
\rst_controller|r_sync_rst~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X28_Y14_N9
\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X20_Y15_N8
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (!\nios2_qsys_0|i_read~q\ & (!\mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\ & 
-- \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|i_read~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X23_Y14_N8
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\nios2_qsys_0|d_read~q\ & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \nios2_qsys_0|d_read~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X23_Y19_N2
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X23_Y19_N26
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X23_Y19_N27
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X23_Y19_N28
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- (\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X23_Y19_N16
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X23_Y19_N17
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X20_Y15_N3
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\);

-- Location: LCCOMB_X20_Y15_N2
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X23_Y19_N5
\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\);

-- Location: LCCOMB_X23_Y19_N24
\mm_interconnect_0|rsp_xbar_demux_001|src0_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X20_Y19_N28
\mm_interconnect_0|rsp_xbar_mux|src_payload~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X20_Y19_N6
\nios2_qsys_0|F_iw[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[1]~2_combout\ = ((\mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)))) # (!\nios2_qsys_0|D_iw[17]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \nios2_qsys_0|D_iw[17]~1_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \nios2_qsys_0|F_iw[1]~2_combout\);

-- Location: FF_X20_Y19_N7
\nios2_qsys_0|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(1));

-- Location: LCCOMB_X16_Y20_N0
\nios2_qsys_0|D_ctrl_ld~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_ld~4_combout\ = (\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(1) & ((\nios2_qsys_0|D_iw\(2)) # (!\nios2_qsys_0|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(1),
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_ld~4_combout\);

-- Location: FF_X16_Y20_N1
\nios2_qsys_0|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_ld~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_ld~q\);

-- Location: LCCOMB_X19_Y16_N16
\nios2_qsys_0|E_shift_rot_cnt[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\ = \nios2_qsys_0|E_shift_rot_cnt\(0) $ (VCC)
-- \nios2_qsys_0|E_shift_rot_cnt[0]~6\ = CARRY(\nios2_qsys_0|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[0]~6\);

-- Location: FF_X19_Y16_N17
\nios2_qsys_0|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[0]~5_combout\,
	asdata => \nios2_qsys_0|E_src2\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X19_Y16_N18
\nios2_qsys_0|E_shift_rot_cnt[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(1) & (\nios2_qsys_0|E_shift_rot_cnt[0]~6\ & VCC)) # (!\nios2_qsys_0|E_shift_rot_cnt\(1) & (!\nios2_qsys_0|E_shift_rot_cnt[0]~6\))
-- \nios2_qsys_0|E_shift_rot_cnt[1]~8\ = CARRY((!\nios2_qsys_0|E_shift_rot_cnt\(1) & !\nios2_qsys_0|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[0]~6\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[1]~8\);

-- Location: FF_X19_Y16_N19
\nios2_qsys_0|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[1]~7_combout\,
	asdata => \nios2_qsys_0|E_src2\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X19_Y16_N20
\nios2_qsys_0|E_shift_rot_cnt[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(2) & ((GND) # (!\nios2_qsys_0|E_shift_rot_cnt[1]~8\))) # (!\nios2_qsys_0|E_shift_rot_cnt\(2) & (\nios2_qsys_0|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \nios2_qsys_0|E_shift_rot_cnt[2]~10\ = CARRY((\nios2_qsys_0|E_shift_rot_cnt\(2)) # (!\nios2_qsys_0|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[1]~8\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[2]~10\);

-- Location: FF_X19_Y16_N21
\nios2_qsys_0|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[2]~9_combout\,
	asdata => \nios2_qsys_0|E_src2\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X19_Y16_N22
\nios2_qsys_0|E_shift_rot_cnt[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(3) & (\nios2_qsys_0|E_shift_rot_cnt[2]~10\ & VCC)) # (!\nios2_qsys_0|E_shift_rot_cnt\(3) & (!\nios2_qsys_0|E_shift_rot_cnt[2]~10\))
-- \nios2_qsys_0|E_shift_rot_cnt[3]~12\ = CARRY((!\nios2_qsys_0|E_shift_rot_cnt\(3) & !\nios2_qsys_0|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \nios2_qsys_0|E_shift_rot_cnt[2]~10\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \nios2_qsys_0|E_shift_rot_cnt[3]~12\);

-- Location: FF_X19_Y16_N23
\nios2_qsys_0|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[3]~11_combout\,
	asdata => \nios2_qsys_0|E_src2\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X19_Y16_N24
\nios2_qsys_0|E_shift_rot_cnt[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\ = \nios2_qsys_0|E_shift_rot_cnt[3]~12\ $ (\nios2_qsys_0|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_qsys_0|E_shift_rot_cnt\(4),
	cin => \nios2_qsys_0|E_shift_rot_cnt[3]~12\,
	combout => \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X19_Y16_N25
\nios2_qsys_0|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_shift_rot_cnt[4]~13_combout\,
	asdata => \nios2_qsys_0|E_src2\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_qsys_0|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X19_Y16_N26
\nios2_qsys_0|E_stall~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~1_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(3)) # (\nios2_qsys_0|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|E_shift_rot_cnt\(3),
	datad => \nios2_qsys_0|E_shift_rot_cnt\(4),
	combout => \nios2_qsys_0|E_stall~1_combout\);

-- Location: LCCOMB_X19_Y16_N6
\nios2_qsys_0|E_stall~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~0_combout\ = (\nios2_qsys_0|E_shift_rot_cnt\(0)) # ((\nios2_qsys_0|E_shift_rot_cnt\(1)) # ((\nios2_qsys_0|E_shift_rot_cnt\(2)) # (\nios2_qsys_0|E_new_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_shift_rot_cnt\(0),
	datab => \nios2_qsys_0|E_shift_rot_cnt\(1),
	datac => \nios2_qsys_0|E_shift_rot_cnt\(2),
	datad => \nios2_qsys_0|E_new_inst~q\,
	combout => \nios2_qsys_0|E_stall~0_combout\);

-- Location: LCCOMB_X19_Y16_N4
\nios2_qsys_0|E_stall~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~2_combout\ = (\nios2_qsys_0|E_valid~q\ & (\nios2_qsys_0|R_ctrl_shift_rot~q\ & ((\nios2_qsys_0|E_stall~1_combout\) # (\nios2_qsys_0|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~1_combout\,
	datab => \nios2_qsys_0|E_valid~q\,
	datac => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	datad => \nios2_qsys_0|E_stall~0_combout\,
	combout => \nios2_qsys_0|E_stall~2_combout\);

-- Location: FF_X20_Y16_N25
\nios2_qsys_0|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X20_Y16_N24
\nios2_qsys_0|av_ld_waiting_for_data_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\ = (\nios2_qsys_0|av_ld_waiting_for_data~q\ & (\nios2_qsys_0|av_ld_getting_data~7_combout\)) # (!\nios2_qsys_0|av_ld_waiting_for_data~q\ & (((\nios2_qsys_0|R_ctrl_ld~q\ & \nios2_qsys_0|E_new_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_getting_data~7_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|av_ld_waiting_for_data~q\,
	datad => \nios2_qsys_0|E_new_inst~q\,
	combout => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X20_Y16_N28
\nios2_qsys_0|E_stall~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~3_combout\ = (!\nios2_qsys_0|D_iw\(4) & ((\nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\) # ((!\nios2_qsys_0|av_ld_getting_data~7_combout\ & !\nios2_qsys_0|av_ld_aligning_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_getting_data~7_combout\,
	datab => \nios2_qsys_0|av_ld_aligning_data_nxt~0_combout\,
	datac => \nios2_qsys_0|D_iw\(4),
	datad => \nios2_qsys_0|av_ld_aligning_data~q\,
	combout => \nios2_qsys_0|E_stall~3_combout\);

-- Location: LCCOMB_X20_Y16_N18
\nios2_qsys_0|E_stall~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~4_combout\ = (\nios2_qsys_0|E_new_inst~q\) # ((\nios2_qsys_0|E_valid~q\ & ((\nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\) # (\nios2_qsys_0|E_stall~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_valid~q\,
	datab => \nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout\,
	datac => \nios2_qsys_0|E_new_inst~q\,
	datad => \nios2_qsys_0|E_stall~3_combout\,
	combout => \nios2_qsys_0|E_stall~4_combout\);

-- Location: LCCOMB_X19_Y16_N14
\nios2_qsys_0|E_stall~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_stall~5_combout\ = (\nios2_qsys_0|E_st_stall~2_combout\) # ((\nios2_qsys_0|E_stall~2_combout\) # ((\nios2_qsys_0|R_ctrl_ld~q\ & \nios2_qsys_0|E_stall~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_ld~q\,
	datab => \nios2_qsys_0|E_st_stall~2_combout\,
	datac => \nios2_qsys_0|E_stall~2_combout\,
	datad => \nios2_qsys_0|E_stall~4_combout\,
	combout => \nios2_qsys_0|E_stall~5_combout\);

-- Location: LCCOMB_X16_Y18_N24
\nios2_qsys_0|W_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_valid~0_combout\ = (!\nios2_qsys_0|E_stall~5_combout\ & \nios2_qsys_0|E_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_stall~5_combout\,
	datad => \nios2_qsys_0|E_valid~q\,
	combout => \nios2_qsys_0|W_valid~0_combout\);

-- Location: FF_X16_Y18_N25
\nios2_qsys_0|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_valid~q\);

-- Location: LCCOMB_X20_Y15_N26
\nios2_qsys_0|i_read_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|i_read_nxt~0_combout\ = (!\nios2_qsys_0|W_valid~q\ & ((\nios2_qsys_0|i_read~q\) # (\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_valid~q\,
	datac => \nios2_qsys_0|i_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|i_read_nxt~0_combout\);

-- Location: FF_X20_Y15_N27
\nios2_qsys_0|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|i_read_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|i_read~q\);

-- Location: LCCOMB_X20_Y15_N12
\nios2_qsys_0|F_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_valid~0_combout\ = (!\nios2_qsys_0|i_read~q\ & \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|i_read~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \nios2_qsys_0|F_valid~0_combout\);

-- Location: FF_X20_Y15_N13
\nios2_qsys_0|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_valid~q\);

-- Location: FF_X20_Y15_N23
\nios2_qsys_0|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|D_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_valid~q\);

-- Location: LCCOMB_X12_Y15_N16
\nios2_qsys_0|D_ctrl_alu_subtract~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\ = (\nios2_qsys_0|Equal2~1_combout\) # ((\nios2_qsys_0|D_iw\(2) & ((\nios2_qsys_0|Equal2~6_combout\))) # (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_ctrl_logic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~1_combout\,
	datab => \nios2_qsys_0|D_iw\(2),
	datac => \nios2_qsys_0|D_ctrl_logic~9_combout\,
	datad => \nios2_qsys_0|Equal2~6_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X15_Y14_N0
\nios2_qsys_0|D_ctrl_alu_subtract~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~0_combout\ = (\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_iw\(15) & (\nios2_qsys_0|D_iw\(14)))) # (!\nios2_qsys_0|D_iw\(11) & (\nios2_qsys_0|D_iw\(16) & (\nios2_qsys_0|D_iw\(15) $ (\nios2_qsys_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(11),
	datab => \nios2_qsys_0|D_iw\(15),
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_iw\(16),
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X15_Y14_N10
\nios2_qsys_0|D_ctrl_alu_subtract~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_alu_subtract~1_combout\ = (!\nios2_qsys_0|D_iw\(13) & (\nios2_qsys_0|Equal2~5_combout\ & (!\nios2_qsys_0|D_iw\(12) & \nios2_qsys_0|D_ctrl_alu_subtract~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(13),
	datab => \nios2_qsys_0|Equal2~5_combout\,
	datac => \nios2_qsys_0|D_iw\(12),
	datad => \nios2_qsys_0|D_ctrl_alu_subtract~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X12_Y15_N24
\nios2_qsys_0|E_alu_sub~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_alu_sub~0_combout\ = (\nios2_qsys_0|R_valid~q\ & ((\nios2_qsys_0|D_ctrl_alu_subtract~2_combout\) # ((\nios2_qsys_0|D_ctrl_alu_subtract~1_combout\) # (!\nios2_qsys_0|D_ctrl_alu_subtract~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_valid~q\,
	datab => \nios2_qsys_0|D_ctrl_alu_subtract~2_combout\,
	datac => \nios2_qsys_0|D_ctrl_alu_subtract~1_combout\,
	datad => \nios2_qsys_0|D_ctrl_alu_subtract~4_combout\,
	combout => \nios2_qsys_0|E_alu_sub~0_combout\);

-- Location: FF_X12_Y15_N25
\nios2_qsys_0|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_alu_sub~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|E_alu_sub~q\);

-- Location: LCCOMB_X17_Y18_N0
\nios2_qsys_0|F_pc[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_pc[5]~6_combout\ = (\nios2_qsys_0|E_alu_sub~q\ & ((\nios2_qsys_0|Add1~14_combout\))) # (!\nios2_qsys_0|E_alu_sub~q\ & (\nios2_qsys_0|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_alu_sub~q\,
	datab => \nios2_qsys_0|Add2~14_combout\,
	datad => \nios2_qsys_0|Add1~14_combout\,
	combout => \nios2_qsys_0|F_pc[5]~6_combout\);

-- Location: LCCOMB_X17_Y14_N6
\nios2_qsys_0|W_alu_result[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_alu_result[7]~10_combout\ = (\nios2_qsys_0|R_ctrl_logic~q\ & ((\nios2_qsys_0|E_logic_result[7]~3_combout\))) # (!\nios2_qsys_0|R_ctrl_logic~q\ & (\nios2_qsys_0|F_pc[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|F_pc[5]~6_combout\,
	datab => \nios2_qsys_0|E_logic_result[7]~3_combout\,
	datad => \nios2_qsys_0|R_ctrl_logic~q\,
	combout => \nios2_qsys_0|W_alu_result[7]~10_combout\);

-- Location: FF_X17_Y14_N7
\nios2_qsys_0|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|W_alu_result[7]~10_combout\,
	asdata => \nios2_qsys_0|E_shift_rot_result\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_qsys_0|E_alu_result~34_combout\,
	sload => \nios2_qsys_0|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|W_alu_result\(7));

-- Location: LCCOMB_X22_Y14_N30
\mm_interconnect_0|addr_router_001|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~0_combout\ = (!\nios2_qsys_0|W_alu_result\(9) & (!\nios2_qsys_0|W_alu_result\(6) & (!\nios2_qsys_0|W_alu_result\(10) & !\nios2_qsys_0|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(9),
	datab => \nios2_qsys_0|W_alu_result\(6),
	datac => \nios2_qsys_0|W_alu_result\(10),
	datad => \nios2_qsys_0|W_alu_result\(8),
	combout => \mm_interconnect_0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X22_Y14_N0
\mm_interconnect_0|addr_router_001|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\ = (!\nios2_qsys_0|W_alu_result\(7) & (\nios2_qsys_0|W_alu_result\(5) & (\mm_interconnect_0|addr_router_001|Equal2~0_combout\ & \mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_alu_result\(7),
	datab => \nios2_qsys_0|W_alu_result\(5),
	datac => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X26_Y16_N10
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (!\mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\ & 
-- (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & !\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X26_Y16_N22
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X26_Y16_N23
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X26_Y16_N3
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X26_Y16_N2
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & (\nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X26_Y16_N12
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # 
-- (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # 
-- (!\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X26_Y16_N13
\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X21_Y17_N23
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X21_Y17_N22
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\nios2_qsys_0|d_write~q\ & 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \nios2_qsys_0|d_write~q\,
	datac => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X24_Y19_N0
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # 
-- (!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\);

-- Location: FF_X24_Y19_N1
\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X24_Y19_N26
\nios2_qsys_0|av_ld_getting_data~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_getting_data~0_combout\ = (\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (!\mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- ((!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (((!\mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\) # 
-- (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	combout => \nios2_qsys_0|av_ld_getting_data~0_combout\);

-- Location: LCCOMB_X20_Y16_N26
\nios2_qsys_0|av_ld_getting_data~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|av_ld_getting_data~6_combout\ = (\nios2_qsys_0|av_ld_getting_data~0_combout\ & (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\ & \nios2_qsys_0|av_ld_getting_data~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|av_ld_getting_data~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2_combout\,
	datad => \nios2_qsys_0|av_ld_getting_data~5_combout\,
	combout => \nios2_qsys_0|av_ld_getting_data~6_combout\);

-- Location: LCCOMB_X20_Y16_N12
\nios2_qsys_0|d_read_nxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|d_read_nxt~0_combout\ = (\nios2_qsys_0|av_ld_getting_data~6_combout\ & (\nios2_qsys_0|R_ctrl_ld~q\ & ((\nios2_qsys_0|E_new_inst~q\)))) # (!\nios2_qsys_0|av_ld_getting_data~6_combout\ & ((\nios2_qsys_0|d_read~q\) # 
-- ((\nios2_qsys_0|R_ctrl_ld~q\ & \nios2_qsys_0|E_new_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|av_ld_getting_data~6_combout\,
	datab => \nios2_qsys_0|R_ctrl_ld~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \nios2_qsys_0|E_new_inst~q\,
	combout => \nios2_qsys_0|d_read_nxt~0_combout\);

-- Location: FF_X20_Y16_N13
\nios2_qsys_0|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|d_read_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_read~q\);

-- Location: LCCOMB_X20_Y16_N2
\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\ & ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\) # 
-- ((\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\) # (\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datac => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X20_Y16_N3
\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X20_Y16_N20
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\ = (!\nios2_qsys_0|d_read~q\ & (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\ & 
-- ((!\mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\) # (!\jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \jtag_uart_0|master_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X20_Y16_N4
\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\) # ((\nios2_qsys_0|d_read~q\ & (!\nios2_qsys_0|av_ld_getting_data~6_combout\)) # 
-- (!\nios2_qsys_0|d_read~q\ & ((!\nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_read~q\,
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout\,
	datac => \nios2_qsys_0|av_ld_getting_data~6_combout\,
	datad => \nios2_qsys_0|d_write~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X19_Y16_N28
\nios2_qsys_0|E_st_stall~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_stall~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\) # ((\nios2_qsys_0|d_read~q\) # (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	datac => \nios2_qsys_0|d_read~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \nios2_qsys_0|E_st_stall~0_combout\);

-- Location: LCCOMB_X19_Y16_N30
\nios2_qsys_0|E_st_stall~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_stall~1_combout\ = (!\mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\) # 
-- (\nios2_qsys_0|E_st_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3_combout\,
	datad => \nios2_qsys_0|E_st_stall~0_combout\,
	combout => \nios2_qsys_0|E_st_stall~1_combout\);

-- Location: LCCOMB_X19_Y16_N10
\nios2_qsys_0|D_ctrl_st~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_st~0_combout\ = (\nios2_qsys_0|D_iw\(0) & (\nios2_qsys_0|D_iw\(2) & !\nios2_qsys_0|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_st~0_combout\);

-- Location: FF_X19_Y16_N11
\nios2_qsys_0|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_st~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_st~q\);

-- Location: LCCOMB_X19_Y16_N0
\nios2_qsys_0|E_st_stall~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|E_st_stall~2_combout\ = (\nios2_qsys_0|E_st_stall~1_combout\ & (\nios2_qsys_0|E_new_inst~q\ & ((\nios2_qsys_0|R_ctrl_st~q\)))) # (!\nios2_qsys_0|E_st_stall~1_combout\ & ((\nios2_qsys_0|d_write~q\) # ((\nios2_qsys_0|E_new_inst~q\ & 
-- \nios2_qsys_0|R_ctrl_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|E_st_stall~1_combout\,
	datab => \nios2_qsys_0|E_new_inst~q\,
	datac => \nios2_qsys_0|d_write~q\,
	datad => \nios2_qsys_0|R_ctrl_st~q\,
	combout => \nios2_qsys_0|E_st_stall~2_combout\);

-- Location: FF_X19_Y16_N1
\nios2_qsys_0|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|E_st_stall~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_write~q\);

-- Location: LCCOMB_X20_Y16_N8
\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ = (\nios2_qsys_0|d_write~q\ & !\mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|d_write~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X24_Y15_N20
\onchip_memory2_0|wren~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|wren~0_combout\ = (\mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\ & (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X21_Y19_N4
\nios2_qsys_0|F_iw[14]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~12_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \nios2_qsys_0|F_iw[14]~12_combout\);

-- Location: LCCOMB_X21_Y19_N8
\nios2_qsys_0|F_iw[14]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[14]~13_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & (\nios2_qsys_0|F_iw[14]~12_combout\)) # (!\nios2_qsys_0|D_iw[17]~1_combout\ & (((\nios2_qsys_0|hbreak_enabled~q\) # (\nios2_qsys_0|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[17]~1_combout\,
	datab => \nios2_qsys_0|F_iw[14]~12_combout\,
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|hbreak_req~0_combout\,
	combout => \nios2_qsys_0|F_iw[14]~13_combout\);

-- Location: FF_X21_Y19_N9
\nios2_qsys_0|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[14]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(14));

-- Location: LCCOMB_X20_Y17_N30
\nios2_qsys_0|D_ctrl_break~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_break~1_combout\ = (!\nios2_qsys_0|D_iw\(14) & \nios2_qsys_0|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_qsys_0|D_iw\(14),
	datad => \nios2_qsys_0|D_ctrl_break~0_combout\,
	combout => \nios2_qsys_0|D_ctrl_break~1_combout\);

-- Location: FF_X20_Y17_N31
\nios2_qsys_0|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_ctrl_break~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_ctrl_break~q\);

-- Location: LCCOMB_X20_Y17_N18
\nios2_qsys_0|hbreak_enabled~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|hbreak_enabled~0_combout\ = (\nios2_qsys_0|R_ctrl_break~q\) # ((\nios2_qsys_0|hbreak_enabled~q\ & ((!\nios2_qsys_0|Equal101~4_combout\) # (!\nios2_qsys_0|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_ctrl_break~q\,
	datab => \nios2_qsys_0|D_iw\(14),
	datac => \nios2_qsys_0|hbreak_enabled~q\,
	datad => \nios2_qsys_0|Equal101~4_combout\,
	combout => \nios2_qsys_0|hbreak_enabled~0_combout\);

-- Location: FF_X20_Y17_N19
\nios2_qsys_0|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|hbreak_enabled~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|hbreak_enabled~q\);

-- Location: LCCOMB_X21_Y18_N2
\nios2_qsys_0|D_iw[17]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_iw[17]~0_combout\ = (!\nios2_qsys_0|W_ipending_reg\(2) & (!\nios2_qsys_0|W_ipending_reg\(1) & (!\nios2_qsys_0|W_ipending_reg\(3) & !\nios2_qsys_0|W_ipending_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|W_ipending_reg\(2),
	datab => \nios2_qsys_0|W_ipending_reg\(1),
	datac => \nios2_qsys_0|W_ipending_reg\(3),
	datad => \nios2_qsys_0|W_ipending_reg\(0),
	combout => \nios2_qsys_0|D_iw[17]~0_combout\);

-- Location: LCCOMB_X22_Y21_N16
\nios2_qsys_0|D_iw[17]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_iw[17]~1_combout\ = (\nios2_qsys_0|hbreak_enabled~q\ & (((\nios2_qsys_0|D_iw[17]~0_combout\)) # (!\nios2_qsys_0|W_status_reg_pie~q\))) # (!\nios2_qsys_0|hbreak_enabled~q\ & (\nios2_qsys_0|hbreak_req~0_combout\ & 
-- ((\nios2_qsys_0|D_iw[17]~0_combout\) # (!\nios2_qsys_0|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|hbreak_enabled~q\,
	datab => \nios2_qsys_0|W_status_reg_pie~q\,
	datac => \nios2_qsys_0|hbreak_req~0_combout\,
	datad => \nios2_qsys_0|D_iw[17]~0_combout\,
	combout => \nios2_qsys_0|D_iw[17]~1_combout\);

-- Location: LCCOMB_X22_Y19_N20
\nios2_qsys_0|F_iw[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~3_combout\ = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \nios2_qsys_0|F_iw[0]~3_combout\);

-- Location: LCCOMB_X22_Y19_N26
\nios2_qsys_0|F_iw[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|F_iw[0]~4_combout\ = (\nios2_qsys_0|D_iw[17]~1_combout\ & ((\nios2_qsys_0|F_iw[0]~3_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw[17]~1_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datad => \nios2_qsys_0|F_iw[0]~3_combout\,
	combout => \nios2_qsys_0|F_iw[0]~4_combout\);

-- Location: FF_X22_Y19_N27
\nios2_qsys_0|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|F_iw[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_qsys_0|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|D_iw\(0));

-- Location: LCCOMB_X12_Y16_N4
\nios2_qsys_0|D_ctrl_b_is_dst~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ = (\nios2_qsys_0|D_iw\(1)) # ((\nios2_qsys_0|D_iw\(5) & (!\nios2_qsys_0|D_iw\(4) & !\nios2_qsys_0|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(5),
	datab => \nios2_qsys_0|D_iw\(4),
	datac => \nios2_qsys_0|D_iw\(3),
	datad => \nios2_qsys_0|D_iw\(1),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X12_Y16_N22
\nios2_qsys_0|D_ctrl_b_is_dst~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ = (\nios2_qsys_0|D_iw\(0) & ((\nios2_qsys_0|D_iw\(1)) # ((!\nios2_qsys_0|D_iw\(2))))) # (!\nios2_qsys_0|D_iw\(0) & ((\nios2_qsys_0|D_iw\(2) & ((!\nios2_qsys_0|D_ctrl_b_is_dst~0_combout\))) # 
-- (!\nios2_qsys_0|D_iw\(2) & (!\nios2_qsys_0|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(0),
	datab => \nios2_qsys_0|D_iw\(1),
	datac => \nios2_qsys_0|D_ctrl_b_is_dst~0_combout\,
	datad => \nios2_qsys_0|D_iw\(2),
	combout => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X17_Y19_N26
\nios2_qsys_0|D_dst_regnum[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_dst_regnum[4]~4_combout\ = (\nios2_qsys_0|D_dst_regnum[2]~1_combout\) # ((\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & (\nios2_qsys_0|D_iw\(26))) # (!\nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ & ((\nios2_qsys_0|D_iw\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[2]~1_combout\,
	datac => \nios2_qsys_0|D_iw\(26),
	datad => \nios2_qsys_0|D_iw\(21),
	combout => \nios2_qsys_0|D_dst_regnum[4]~4_combout\);

-- Location: LCCOMB_X17_Y19_N6
\nios2_qsys_0|Equal2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|Equal2~13_combout\ = (!\nios2_qsys_0|D_dst_regnum[4]~4_combout\ & (!\nios2_qsys_0|D_dst_regnum[1]~2_combout\ & !\nios2_qsys_0|D_dst_regnum[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_dst_regnum[4]~4_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[1]~2_combout\,
	datac => \nios2_qsys_0|D_dst_regnum[2]~3_combout\,
	combout => \nios2_qsys_0|Equal2~13_combout\);

-- Location: LCCOMB_X17_Y19_N4
\nios2_qsys_0|D_wr_dst_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~2_combout\ = ((\nios2_qsys_0|D_iw\(1) & (!\nios2_qsys_0|D_iw\(0) & \nios2_qsys_0|D_iw\(2)))) # (!\nios2_qsys_0|D_wr_dst_reg~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|D_iw\(1),
	datab => \nios2_qsys_0|D_iw\(0),
	datac => \nios2_qsys_0|D_iw\(2),
	datad => \nios2_qsys_0|D_wr_dst_reg~3_combout\,
	combout => \nios2_qsys_0|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X17_Y19_N16
\nios2_qsys_0|D_wr_dst_reg\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|D_wr_dst_reg~combout\ = (!\nios2_qsys_0|D_wr_dst_reg~2_combout\ & (((\nios2_qsys_0|D_dst_regnum[3]~6_combout\) # (\nios2_qsys_0|D_dst_regnum[0]~5_combout\)) # (!\nios2_qsys_0|Equal2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|Equal2~13_combout\,
	datab => \nios2_qsys_0|D_dst_regnum[3]~6_combout\,
	datac => \nios2_qsys_0|D_wr_dst_reg~2_combout\,
	datad => \nios2_qsys_0|D_dst_regnum[0]~5_combout\,
	combout => \nios2_qsys_0|D_wr_dst_reg~combout\);

-- Location: FF_X17_Y19_N17
\nios2_qsys_0|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_qsys_0|D_wr_dst_reg~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|R_wr_dst_reg~q\);

-- Location: LCCOMB_X22_Y15_N24
\nios2_qsys_0|W_rf_wren\ : cycloneiii_lcell_comb
-- Equation(s):
-- \nios2_qsys_0|W_rf_wren~combout\ = (\rst_controller|r_sync_rst~q\) # ((\nios2_qsys_0|R_wr_dst_reg~q\ & \nios2_qsys_0|W_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_qsys_0|R_wr_dst_reg~q\,
	datab => \nios2_qsys_0|W_valid~q\,
	datac => \rst_controller|r_sync_rst~q\,
	combout => \nios2_qsys_0|W_rf_wren~combout\);

-- Location: FF_X19_Y14_N17
\nios2_qsys_0|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|master_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_qsys_0|d_writedata\(6));

-- Location: FF_X26_Y17_N23
\spi_0|tx_holding_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_reg\(6));

-- Location: LCCOMB_X26_Y17_N4
\spi_0|shift_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg~3_combout\ = (\spi_0|shift_reg[0]~0_combout\ & (\spi_0|tx_holding_reg\(6))) # (!\spi_0|shift_reg[0]~0_combout\ & ((\spi_0|shift_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|tx_holding_reg\(6),
	datab => \spi_0|shift_reg\(5),
	datac => \spi_0|shift_reg[0]~0_combout\,
	combout => \spi_0|shift_reg~3_combout\);

-- Location: FF_X26_Y17_N5
\spi_0|shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|shift_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|shift_reg\(6));

-- Location: FF_X26_Y17_N3
\spi_0|tx_holding_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_qsys_0|d_writedata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \spi_0|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|tx_holding_reg\(7));

-- Location: LCCOMB_X26_Y17_N0
\spi_0|shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|shift_reg~1_combout\ = (\spi_0|shift_reg[0]~0_combout\ & ((\spi_0|tx_holding_reg\(7)))) # (!\spi_0|shift_reg[0]~0_combout\ & (\spi_0|shift_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \spi_0|shift_reg\(6),
	datac => \spi_0|shift_reg[0]~0_combout\,
	datad => \spi_0|tx_holding_reg\(7),
	combout => \spi_0|shift_reg~1_combout\);

-- Location: FF_X26_Y17_N1
\spi_0|shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|shift_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|shift_reg\(7));

-- Location: FF_X27_Y14_N3
\spi_0|stateZero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \spi_0|Equal9~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \spi_0|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \spi_0|stateZero~q\);

-- Location: LCCOMB_X27_Y16_N18
\spi_0|SS_n~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \spi_0|SS_n~0_combout\ = (\spi_0|spi_slave_select_reg\(0)) # ((!\spi_0|SSO_reg~q\ & ((!\spi_0|transmitting~q\) # (!\spi_0|stateZero~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \spi_0|stateZero~q\,
	datab => \spi_0|transmitting~q\,
	datac => \spi_0|spi_slave_select_reg\(0),
	datad => \spi_0|SSO_reg~q\,
	combout => \spi_0|SS_n~0_combout\);

-- Location: LCCOMB_X39_Y3_N0
\auto_hub|~GND\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X30_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X29_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


