{"sha": "1900707e56ae8c913f1d16426065e128b1abbb14", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTkwMDcwN2U1NmFlOGM5MTNmMWQxNjQyNjA2NWUxMjhiMWFiYmIxNA==", "commit": {"author": {"name": "zhengnannan", "email": "zhengnannan@huawei.com", "date": "2020-11-10T11:43:36Z"}, "committer": {"name": "Richard Sandiford", "email": "richard.sandiford@arm.com", "date": "2020-11-10T11:43:36Z"}, "message": "AArch64: Add FLAG for tbl/tbx intrinsics [PR94442]\n\n2020-11-10  Zhiheng Xie  <xiezhiheng@huawei.com>\n\t    Nannan Zheng  <zhengnannan@huawei.com>\n\ngcc/ChangeLog:\n\n\t* config/aarch64/aarch64-simd-builtins.def: Add proper FLAG\n\tfor tbl/tbx intrinsics.", "tree": {"sha": "44a8e212bf62c7e19541eccc4106feac0ef9e85b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/44a8e212bf62c7e19541eccc4106feac0ef9e85b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1900707e56ae8c913f1d16426065e128b1abbb14", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1900707e56ae8c913f1d16426065e128b1abbb14", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1900707e56ae8c913f1d16426065e128b1abbb14", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1900707e56ae8c913f1d16426065e128b1abbb14/comments", "author": null, "committer": {"login": "rsandifo-arm", "id": 28043039, "node_id": "MDQ6VXNlcjI4MDQzMDM5", "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo-arm", "html_url": "https://github.com/rsandifo-arm", "followers_url": "https://api.github.com/users/rsandifo-arm/followers", "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs", "repos_url": "https://api.github.com/users/rsandifo-arm/repos", "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "9e6280242225587be256fdb80c41327736238e77", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9e6280242225587be256fdb80c41327736238e77", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9e6280242225587be256fdb80c41327736238e77"}], "stats": {"total": 24, "additions": 12, "deletions": 12}, "files": [{"sha": "cb05aad77fbcc515cbd41397a97694a1ed4c22ae", "filename": "gcc/config/aarch64/aarch64-simd-builtins.def", "status": "modified", "additions": 12, "deletions": 12, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1900707e56ae8c913f1d16426065e128b1abbb14/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1900707e56ae8c913f1d16426065e128b1abbb14/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def?ref=1900707e56ae8c913f1d16426065e128b1abbb14", "patch": "@@ -545,28 +545,28 @@\n   VAR1 (BINOPP, crypto_pmull, 0, NONE, v2di)\n \n   /* Implemented by aarch64_tbl3<mode>.  */\n-  VAR1 (BINOP, tbl3, 0, ALL, v8qi)\n-  VAR1 (BINOP, tbl3, 0, ALL, v16qi)\n+  VAR1 (BINOP, tbl3, 0, NONE, v8qi)\n+  VAR1 (BINOP, tbl3, 0, NONE, v16qi)\n \n   /* Implemented by aarch64_qtbl3<mode>.  */\n-  VAR1 (BINOP, qtbl3, 0, ALL, v8qi)\n-  VAR1 (BINOP, qtbl3, 0, ALL, v16qi)\n+  VAR1 (BINOP, qtbl3, 0, NONE, v8qi)\n+  VAR1 (BINOP, qtbl3, 0, NONE, v16qi)\n \n   /* Implemented by aarch64_qtbl4<mode>.  */\n-  VAR1 (BINOP, qtbl4, 0, ALL, v8qi)\n-  VAR1 (BINOP, qtbl4, 0, ALL, v16qi)\n+  VAR1 (BINOP, qtbl4, 0, NONE, v8qi)\n+  VAR1 (BINOP, qtbl4, 0, NONE, v16qi)\n \n   /* Implemented by aarch64_tbx4<mode>.  */\n-  VAR1 (TERNOP, tbx4, 0, ALL, v8qi)\n-  VAR1 (TERNOP, tbx4, 0, ALL, v16qi)\n+  VAR1 (TERNOP, tbx4, 0, NONE, v8qi)\n+  VAR1 (TERNOP, tbx4, 0, NONE, v16qi)\n \n   /* Implemented by aarch64_qtbx3<mode>.  */\n-  VAR1 (TERNOP, qtbx3, 0, ALL, v8qi)\n-  VAR1 (TERNOP, qtbx3, 0, ALL, v16qi)\n+  VAR1 (TERNOP, qtbx3, 0, NONE, v8qi)\n+  VAR1 (TERNOP, qtbx3, 0, NONE, v16qi)\n \n   /* Implemented by aarch64_qtbx4<mode>.  */\n-  VAR1 (TERNOP, qtbx4, 0, ALL, v8qi)\n-  VAR1 (TERNOP, qtbx4, 0, ALL, v16qi)\n+  VAR1 (TERNOP, qtbx4, 0, NONE, v8qi)\n+  VAR1 (TERNOP, qtbx4, 0, NONE, v16qi)\n \n   /* Builtins for ARMv8.1-A Adv.SIMD instructions.  */\n "}]}