[{"DBLP title": "Comparing the effectiveness of deterministic bridge fault and multiple-detect stuck fault patterns for physical bridge defects: A simulation and silicon study.", "DBLP authors": ["Sandeep Kumar Goel", "Narendra Devta-Prasanna", "Mark Ward"], "year": 2009, "MAG papers": [{"PaperId": 2114063437, "PaperTitle": "comparing the effectiveness of deterministic bridge fault and multiple detect stuck fault patterns for physical bridge defects a simulation and silicon study", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"lsi corporation": 3.0}}], "source": "ES"}, {"DBLP title": "Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs.", "DBLP authors": ["Friedrich Hapke", "Rene Krenz-Baath", "Andreas Glowatz", "J\u00fcrgen Schl\u00f6ffel", "Hamidreza Hashempour", "Stefan Eichenberger", "Camelia Hora", "Dan Adolfsson"], "year": 2009, "MAG papers": [{"PaperId": 2170907629, "PaperTitle": "defect oriented cell aware atpg and fault simulation for industrial cell libraries and designs", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 89, "Affiliations": {"nxp semiconductors": 4.0, "mentor graphics": 4.0}}], "source": "ES"}, {"DBLP title": "Test effectiveness evaluation through analysis of readily-available tester data.", "DBLP authors": ["Yen-Tzu Lin", "Ronald D. Blanton"], "year": 2009, "MAG papers": [{"PaperId": 1990264807, "PaperTitle": "test effectiveness evaluation through analysis of readily available tester data", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Application of non-parametric statistics of the parametric response for defect diagnosis.", "DBLP authors": ["Rama Gudavalli", "W. Robert Daasch", "Phil Nigh", "Douglas Heaberlin"], "year": 2009, "MAG papers": [{"PaperId": 2146191281, "PaperTitle": "application of non parametric statistics of the parametric response for defect diagnosis", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 2.0, "portland state university": 2.0}}], "source": "ES"}, {"DBLP title": "Testing bridges to nowhere - combining Boundary Scan and capacitive sensing.", "DBLP authors": ["Steve Sunter", "Kenneth P. Parker"], "year": 2009, "MAG papers": [{"PaperId": 2151468369, "PaperTitle": "testing bridges to nowhere combining boundary scan and capacitive sensing", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"agilent technologies": 1.0, "logicvision": 1.0}}], "source": "ES"}, {"DBLP title": "Intel\u00ae IBIST, the full vision realized.", "DBLP authors": ["Jay J. Nejedlo", "Rahul Khanna"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Fast extended test access via JTAG and FPGAs.", "DBLP authors": ["Sergei Devadze", "Artur Jutman", "Igor Aleksejev", "Raimund Ubar"], "year": 2009, "MAG papers": [{"PaperId": 2117130279, "PaperTitle": "fast extended test access via jtag and fpgas", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"tallinn university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Boundary-scan adoption - an industry snapshot with emphasis on the semiconductor industry.", "DBLP authors": ["Philip B. Geiger", "Steve Butkovich"], "year": 2009, "MAG papers": [{"PaperId": 2117884091, "PaperTitle": "boundary scan adoption an industry snapshot with emphasis on the semiconductor industry", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "Minimizing outlier delay test cost in the presence of systematic variability.", "DBLP authors": ["Dragoljub Gagi Drmanac", "Brendon Bolin", "Li-C. Wang", "Magdy S. Abadir"], "year": 2009, "MAG papers": [{"PaperId": 2096275449, "PaperTitle": "minimizing outlier delay test cost in the presence of systematic variability", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california santa barbara": 3.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Accurate measurement of small delay defect coverage of test patterns.", "DBLP authors": ["Narendra Devta-Prasanna", "Sandeep Kumar Goel", "Arun Gunda", "Mark Ward", "P. Krishnamurthy"], "year": 2009, "MAG papers": [{"PaperId": 2125148189, "PaperTitle": "accurate measurement of small delay defect coverage of test patterns", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"lsi corporation": 5.0}}], "source": "ES"}, {"DBLP title": "Capture power reduction using clock gating aware test generation.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Brion L. Keller", "Patrick R. Gallagher Jr.", "Prashant Narang"], "year": 2009, "MAG papers": [{"PaperId": 2149280425, "PaperTitle": "capture power reduction using clock gating aware test generation", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"cadence design systems": 5.0}}], "source": "ES"}, {"DBLP title": "AutoRex: An automated post-silicon clock tuning tool.", "DBLP authors": ["Desta Tadesse", "Joel Grodstein", "R. Iris Bahar"], "year": 2009, "MAG papers": [{"PaperId": 2153209196, "PaperTitle": "autorex an automated post silicon clock tuning tool", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"brown university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Using transition test to understand timing behavior of logic circuits on UltraSPARCTM T2 family.", "DBLP authors": ["Liang-Chi Chen", "Paul Dickinson", "Peter Dahlgren", "Scott Davidson", "Olivier Caty", "Kevin Wu"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Data learning techniques and methodology for Fmax prediction.", "DBLP authors": ["Janine Chen", "Li-C. Wang", "Po-Hsien Chang", "Jing Zeng", "S. Yu", "Michael Mateja"], "year": 2009, "MAG papers": [{"PaperId": 2139315617, "PaperTitle": "data learning techniques and methodology for fmax prediction", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california santa barbara": 3.0, "advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "Built-in EVM measurement for OFDM transceivers using all-digital DFT.", "DBLP authors": ["Ender Yilmaz", "Afsaneh Nassery", "Sule Ozev", "Erkan Acar"], "year": 2009, "MAG papers": [{"PaperId": 2157971538, "PaperTitle": "built in evm measurement for ofdm transceivers using all digital dft", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"arizona state university": 3.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling GSM/GPRS/EDGE EVM testing on low cost multi-site testers.", "DBLP authors": ["Bobby Lai", "Chris Rivera", "Khurram Waheed"], "year": 2009, "MAG papers": [{"PaperId": 2122409993, "PaperTitle": "enabling gsm gprs edge evm testing on low cost multi site testers", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas instruments": 3.0}}], "source": "ES"}, {"DBLP title": "Low cost AM/AM and AM/PM distortion measurement using distortion-to-amplitude transformations.", "DBLP authors": ["Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"], "year": 2009, "MAG papers": [{"PaperId": 2154440992, "PaperTitle": "low cost am am and am pm distortion measurement using distortion to amplitude transformations", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Fault diagnosis for embedded read-only memories.", "DBLP authors": ["Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jerzy Tyszer"], "year": 2009, "MAG papers": [{"PaperId": 2119086820, "PaperTitle": "fault diagnosis for embedded read only memories", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "A novel test flow for one-time-programming applications of NROM technology.", "DBLP authors": ["Ching-Yu Chin", "Yao-Te Tsou", "Chi-Min Chang", "Mango Chia-Tso Chao"], "year": 2009, "MAG papers": [{"PaperId": 2116573429, "PaperTitle": "a novel test flow for one time programming applications of nrom technology", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "A comprehensive TCAM test scheme: An optimized test algorithm considering physical layout and combining scan test with at-speed BIST design.", "DBLP authors": ["Hsiang-Huang Wu", "Jih-Nung Lee", "Ming-Cheng Chiang", "Po-Wei Liu", "Chi-Feng Wu"], "year": 2009, "MAG papers": [{"PaperId": 2164745369, "PaperTitle": "a comprehensive tcam test scheme an optimized test algorithm considering physical layout and combining scan test with at speed bist design", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"realtek": 4.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "On-chip power supply noise measurement using Time Resolved Emission (TRE) waveforms of Light Emission from Off-State Leakage Current (LEOSLC).", "DBLP authors": ["Franco Stellari", "Peilin Song", "John Sylvestri", "D. Miles", "Orazio P. Forlenza", "Donato O. Forlenza"], "year": 2009, "MAG papers": [{"PaperId": 2135000415, "PaperTitle": "on chip power supply noise measurement using time resolved emission tre waveforms of light emission from off state leakage current leoslc", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Voltage transient detection and induction for debug and test.", "DBLP authors": ["Rex Petersen", "Pankaj Pant", "Pablo Lopez", "Aaron Barton", "Jim Ignowski", "Doug Josephson"], "year": 2009, "MAG papers": [{"PaperId": 2139642492, "PaperTitle": "voltage transient detection and induction for debug and test", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "Cache-resident self-testing for I/O circuitry.", "DBLP authors": ["Sankar Gurumurthy", "D. Bertanzetti", "P. Jakobsen", "Jeff Rearick"], "year": 2009, "MAG papers": [{"PaperId": 2123227472, "PaperTitle": "cache resident self testing for i o circuitry", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"advanced micro devices": 4.0}}], "source": "ES"}, {"DBLP title": "Compression-aware pseudo-functional testing.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2096155056, "PaperTitle": "compression aware pseudo functional testing", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Compression based on deterministic vector clustering of incompatible test cubes.", "DBLP authors": ["Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "year": 2009, "MAG papers": [{"PaperId": 2145675266, "PaperTitle": "compression based on deterministic vector clustering of incompatible test cubes", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "On simultaneous shift- and capture-power reduction in linear decompressor-based test compression environment.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2168419390, "PaperTitle": "on simultaneous shift and capture power reduction in linear decompressor based test compression environment", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "An economical, precise and limited access In-Circuit Test method for pulse-width modulation (PWM) circuits.", "DBLP authors": ["Albert Yeh", "Jesse Chou", "Max Lin"], "year": 2009, "MAG papers": [{"PaperId": 2108799938, "PaperTitle": "an economical precise and limited access in circuit test method for pulse width modulation pwm circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Augmenting board test coverage with new intel powered opens boundary scan instruction.", "DBLP authors": ["Chwee Liong Tee", "Tzyy Haw Tan", "Chin Chuan Ng"], "year": 2009, "MAG papers": [{"PaperId": 2116688430, "PaperTitle": "augmenting board test coverage with new intel powered opens boundary scan instruction", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "An outlier detection based approach for PCB testing.", "DBLP authors": ["Xin He", "Yashwant K. Malaiya", "Anura P. Jayasumana", "Kenneth P. Parker", "Stephen Hird"], "year": 2009, "MAG papers": [{"PaperId": 2132615414, "PaperTitle": "an outlier detection based approach for pcb testing", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"colorado state university": 3.0, "agilent technologies": 2.0}}], "source": "ES"}, {"DBLP title": "SSC applied serial ATA signal generation and analysis by analog tester resources.", "DBLP authors": ["Hideo Okawara"], "year": 2009, "MAG papers": [{"PaperId": 2170882256, "PaperTitle": "ssc applied serial ata signal generation and analysis by analog tester resources", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"verigy": 1.0}}], "source": "ES"}, {"DBLP title": "A robust method for identifying a deterministic jitter model in a total jitter distribution.", "DBLP authors": ["Takahiro J. Yamaguchi", "Kiyotaka Ichiyama", "X. H. Hou", "Masahiro Ishida"], "year": 2009, "MAG papers": [{"PaperId": 2108946554, "PaperTitle": "a robust method for identifying a deterministic jitter model in a total jitter distribution", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Dynamic arbitrary jitter injection method for \u226b6.5Gb/s SerDes testing.", "DBLP authors": ["Tasuku Fujibe", "Masakatsu Suda", "Kazuhiro Yamamoto", "Yoshihito Nagata", "Kazuhiro Fujita", "Daisuke Watanabe", "Toshiyuki Okayasu"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "A timestamping method using reduced cost ADC hardware.", "DBLP authors": ["Timothy Daniel Lyons"], "year": 2009, "MAG papers": [{"PaperId": 2136466318, "PaperTitle": "a timestamping method using reduced cost adc hardware", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"teradyne": 1.0}}], "source": "ES"}, {"DBLP title": "A novel architecture for on-chip path delay measurement.", "DBLP authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Ramyanshu Datta"], "year": 2009, "MAG papers": [{"PaperId": 2171769301, "PaperTitle": "a novel architecture for on chip path delay measurement", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of connecticut": 2.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Low cost test point insertion without using extra registers for high performance design.", "DBLP authors": ["Haoxing Ren", "Mary P. Kusko", "Victor N. Kravets", "Rona Yaari"], "year": 2009, "MAG papers": [{"PaperId": 2146356977, "PaperTitle": "low cost test point insertion without using extra registers for high performance design", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Test economics for homogeneous manycore systems.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2102983006, "PaperTitle": "test economics for homogeneous manycore systems", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Physical defect modeling for fault insertion in system reliability test.", "DBLP authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2009, "MAG papers": [{"PaperId": 2171346697, "PaperTitle": "physical defect modeling for fault insertion in system reliability test", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"duke university": 2.0, "cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "BIST scheme for RF VCOs allowing the self-correction of the cut.", "DBLP authors": ["Luca Testa", "Herv\u00e9 Lapuyade", "Yann Deval", "Olivier Mazouffre", "Jean-Louis Carbon\u00e9ro", "Jean-Baptiste Begueret"], "year": 2009, "MAG papers": [{"PaperId": 2130054356, "PaperTitle": "bist scheme for rf vcos allowing the self correction of the cut", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "A2DTest: A complete integrated solution for on-chip ADC self-test and analysis.", "DBLP authors": ["Brendan Mullane", "Vincent O&aposBrien", "Ciaran MacNamee", "Thomas Fleischmann"], "year": 2009, "MAG papers": [{"PaperId": 2105657695, "PaperTitle": "a2dtest a complete integrated solution for on chip adc self test and analysis", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of limerick": 4.0}}], "source": "ES"}, {"DBLP title": "New modeling methods for bounded Gaussian jitter (BGJ)/noise (BGN) and their applications in jitter/noise estimation/testing.", "DBLP authors": ["Masashi Shimanouchi", "Mike P. Li", "Daniel Chow"], "year": 2009, "MAG papers": [{"PaperId": 2157208191, "PaperTitle": "new modeling methods for bounded gaussian jitter bgj noise bgn and their applications in jitter noise estimation testing", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"altera": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal characterization of BIST, scan design and sequential test methodologies.", "DBLP authors": ["Muzaffer O. Simsir", "Niraj K. Jha"], "year": 2009, "MAG papers": [{"PaperId": 2100728262, "PaperTitle": "thermal characterization of bist scan design and sequential test methodologies", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-effective approach to improve EMI yield loss.", "DBLP authors": ["Hsuan-Chung Ko", "Deng-Yao Chang", "Cheng-Nan Hu"], "year": 2009, "MAG papers": [{"PaperId": 2166924290, "PaperTitle": "cost effective approach to improve emi yield loss", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"oriental institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A development platform and electronic modules for automated test up to 20 Gbps.", "DBLP authors": ["David C. Keezer", "Carl Gray", "A. M. Majid", "Dany Minier", "Patrice Ducharme"], "year": 2009, "MAG papers": [{"PaperId": 2116934698, "PaperTitle": "a development platform and electronic modules for automated test up to 20 gbps", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ibm": 2.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Microprocessor system failures debug and fault isolation methodology.", "DBLP authors": ["M. Enamul Amyeen", "Srikanth Venkataraman", "Mun Wai Mak"], "year": 2009, "MAG papers": [{"PaperId": 1994573764, "PaperTitle": "microprocessor system failures debug and fault isolation methodology", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Design for failure analysis inserting replacement-type observation points for LVP.", "DBLP authors": ["Junpei Nonaka", "Toshio Ishiyama", "Kazuki Shigeta"], "year": 2009, "MAG papers": [{"PaperId": 2135121613, "PaperTitle": "design for failure analysis inserting replacement type observation points for lvp", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nec": 3.0}}], "source": "ES"}, {"DBLP title": "Feature based similarity search with application to speedpath analysis.", "DBLP authors": ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"], "year": 2009, "MAG papers": [{"PaperId": 2169511953, "PaperTitle": "feature based similarity search with application to speedpath analysis", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california santa barbara": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Speeding up bounded sequential equivalence checking with cross-timeframe state-pair constraints from data learning.", "DBLP authors": ["Chia-Ling Chang", "Charles H.-P. Wen", "Jayanta Bhadra"], "year": 2009, "MAG papers": [{"PaperId": 2135350891, "PaperTitle": "speeding up bounded sequential equivalence checking with cross timeframe state pair constraints from data learning", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 2.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "An ant colony optimization technique for abstraction-guided state justification.", "DBLP authors": ["Min Li", "Michael S. Hsiao"], "year": 2009, "MAG papers": [{"PaperId": 2171106218, "PaperTitle": "an ant colony optimization technique for abstraction guided state justification", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Diagnostic test generation for transition faults using a stuck-at ATPG tool.", "DBLP authors": ["Yoshinobu Higami", "Yosuke Kurose", "Satoshi Ohno", "Hironori Yamaoka", "Hiroshi Takahashi", "Yoshihiro Shimizu", "Takashi Aikyo", "Yuzo Takamatsu"], "year": 2009, "MAG papers": [{"PaperId": 2113518275, "PaperTitle": "diagnostic test generation for transition faults using a stuck at atpg tool", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"ehime university": 6.0}}], "source": "ES"}, {"DBLP title": "X-alignment techniques for improving the observability of response compactors.", "DBLP authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"], "year": 2009, "MAG papers": [{"PaperId": 2148366556, "PaperTitle": "x alignment techniques for improving the observability of response compactors", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kuwait university": 2.0}}], "source": "ES"}, {"DBLP title": "An industrial case study for X-canceling MISR.", "DBLP authors": ["Joon-Sung Yang", "Nur A. Touba", "Shih-Yu Yang", "T. M. Mak"], "year": 2009, "MAG papers": [{"PaperId": 2098655835, "PaperTitle": "an industrial case study for x canceling misr", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 2.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Test point insertion using functional flip-flops to drive control points.", "DBLP authors": ["Joon-Sung Yang", "Benoit Nadeau-Dostie", "Nur A. Touba"], "year": 2009, "MAG papers": [{"PaperId": 2145392290, "PaperTitle": "test point insertion using functional flip flops to drive control points", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Running scan test on three pins: yes we can!", "DBLP authors": ["Jocelyn Moreau", "Thomas Droniou", "Philippe Lebourg", "Paul Armagnat"], "year": 2009, "MAG papers": [{"PaperId": 2114584148, "PaperTitle": "running scan test on three pins yes we can", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"stmicroelectronics": 4.0}}], "source": "ES"}, {"DBLP title": "A novel array-based test methodology for local process variation monitoring.", "DBLP authors": ["Tseng-Chin Luo", "Mango Chia-Tso Chao", "Michael S.-Y. Wu", "Kuo-Tsai Li", "Chin C. Hsia", "Huan-Chi Tseng", "Chuen-Uan Huang", "Yuan-Yao Chang", "Samuel C. Pan", "Konrad K.-L. Young"], "year": 2009, "MAG papers": [{"PaperId": 2036547494, "PaperTitle": "a novel array based test methodology for local process variation monitoring", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast circuit topology based method to configure the scan chains in Illinois Scan architecture.", "DBLP authors": ["Swapneel Donglikar", "Mainak Banga", "Maheshwar Chandrasekar", "Michael S. Hsiao"], "year": 2009, "MAG papers": [{"PaperId": 2113528815, "PaperTitle": "fast circuit topology based method to configure the scan chains in illinois scan architecture", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"virginia tech": 4.0}}], "source": "ES"}, {"DBLP title": "Tolerance of performance degrading faults for effective yield improvement.", "DBLP authors": ["Tong-Yu Hsieh", "Melvin A. Breuer", "Murali Annavaram", "Sandeep K. Gupta", "Kuen-Jong Lee"], "year": 2009, "MAG papers": [{"PaperId": 2110346044, "PaperTitle": "tolerance of performance degrading faults for effective yield improvement", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national cheng kung university": 2.0, "university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Testing 3D chips containing through-silicon vias.", "DBLP authors": ["Erik Jan Marinissen", "Yervant Zorian"], "year": 2009, "MAG papers": [{"PaperId": 2132155220, "PaperTitle": "testing 3d chips containing through silicon vias", "Year": 2009, "CitationCount": 272, "EstimatedCitation": 381, "Affiliations": {"virage logic": 1.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Doing more with less - An IEEE 1149.7 embedded tutorial : Standard for reduced-pin and enhanced-functionality test access port and boundary-scan architecture.", "DBLP authors": ["Adam W. Ley"], "year": 2009, "MAG papers": [{"PaperId": 2140583442, "PaperTitle": "doing more with less an ieee 1149 7 embedded tutorial standard for reduced pin and enhanced functionality test access port and boundary scan architecture", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Test access mechanism for multiple identical cores.", "DBLP authors": ["Grady Giles", "Jing Wang", "Anuja Sehgal", "Kedarnath J. Balakrishnan", "James Wingfield"], "year": 2009, "MAG papers": [], "source": null}]