###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Dec  2 18:10:48 2016
#  Command:           optDesign -postCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.544
- Setup                         3.583
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.789
- Arrival Time                  2.191
= Slack Time                   -3.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -3.321 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -3.252 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -3.217 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -3.140 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -3.094 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -3.020 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -2.967 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -2.908 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -2.847 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -2.788 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -2.737 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -2.711 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -2.676 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -2.635 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -2.580 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.464 |   -2.515 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43160_tx_core_pfifo_pus | A ^ -> Y v         | INVX8    | 0.114 | 0.041 |   1.506 |   -2.474 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | FE_OCPC49164_tx_core_pfifo_push_2                  | A v -> Y v         | BUFX2    | 0.049 | 0.138 |   1.644 |   -2.336 | 
     | FE_OCPC49165_tx_core_pfifo_push_2                  | A v -> Y v         | BUFX2    | 0.060 | 0.082 |   1.726 |   -2.254 | 
     | FE_OCP_RBC16241_tx_core_pfifo_push_2               | A v -> Y v         | BUFX2    | 0.020 | 0.054 |   1.780 |   -2.199 | 
     | \tx_core/axi_master /FE_OCPC48625_FE_OCP_RBN16241_ | A v -> Y v         | BUFX2    | 0.011 | 0.040 |   1.821 |   -2.159 | 
     | tx_core_pfifo_push_2                               |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105293_0                | A v -> Y v         | BUFX4    | 0.052 | 0.057 |   1.878 |   -2.102 | 
     | \tx_core/axi_master /U2146                         | S v -> Y ^         | MUX2X1   | 0.064 | 0.070 |   1.947 |   -2.032 | 
     | \tx_core/axi_master /FE_OFC25966_link_datain_2_31_ | A ^ -> Y ^         | BUFX4    | 0.129 | 0.081 |   2.028 |   -1.951 | 
     | \tx_core/axi_master /U3050                         | A ^ -> Y v         | INVX4    | 0.053 | 0.025 |   2.053 |   -1.927 | 
     | \tx_core/axi_master /FE_RC_99118_0                 | A v -> Y ^         | MUX2X1   | 0.075 | 0.072 |   2.125 |   -1.855 | 
     | \tx_core/axi_master /FE_OFCC51844_FE_OFN28025_n169 | A ^ -> Y ^         | BUFX4    | 0.076 | 0.057 |   2.182 |   -1.798 | 
     | 8                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.076 | 0.009 |   2.191 |   -1.789 | 
     | g[0][31]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.980 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    4.025 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    4.082 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    4.131 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    4.232 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.186 | 0.089 |   0.341 |    4.321 | 
     | FECTS_clks_clk___L6_I59                            | A v -> Y ^   | INVX8    | 0.211 | 0.199 |   0.540 |    4.520 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.211 | 0.004 |   0.544 |    4.524 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.548
- Setup                         3.474
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.676
- Arrival Time                  2.211
= Slack Time                   -3.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.643
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] v |          | 0.061 |       |   0.643 |   -3.244 | 
     | FE_OCP_RBC54142_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.028 | 0.063 |   0.706 |   -3.181 | 
     | FE_OCP_RBC54183_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.122 | 0.080 |   0.785 |   -3.102 | 
     | FE_OCP_RBC54182_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.115 | 0.113 |   0.898 |   -2.989 | 
     | FE_OCP_RBC52623_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.098 | 0.075 |   0.973 |   -2.914 | 
     | FE_OCPUNCOC52691_FE_OCP_RBN52623_m_r_dch_RDATA_0_  | A v -> Y v           | BUFX4    | 0.071 | 0.130 |   1.103 |   -2.784 | 
     | \tx_core/axi_master /FE_RC_113761_0                | A v -> Y ^           | XOR2X1   | 0.065 | 0.064 |   1.167 |   -2.720 | 
     | \tx_core/axi_master /FE_OCPC47973_FE_RN_1792_0     | A ^ -> Y ^           | BUFX4    | 0.032 | 0.033 |   1.200 |   -2.687 | 
     | \tx_core/axi_master /FE_RC_115471_0                | C ^ -> Y v           | NAND3X1  | 0.019 | 0.020 |   1.220 |   -2.667 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B v -> Y v           | OR2X2    | 0.022 | 0.060 |   1.280 |   -2.608 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^           | INVX8    | 0.106 | 0.043 |   1.323 |   -2.564 | 
     | \tx_core/axi_master /FE_RC_113399_0                | A ^ -> Y v           | INVX8    | 0.113 | 0.113 |   1.436 |   -2.451 | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^           | AOI21X1  | 0.034 | 0.130 |   1.566 |   -2.321 | 
     | \tx_core/axi_master /FE_OCP_RBC54190_FE_OCPUNCON33 | A ^ -> Y ^           | BUFX2    | 0.031 | 0.049 |   1.615 |   -2.272 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54189_FE_OCPUNCON33 | A ^ -> Y v           | INVX8    | 0.018 | 0.028 |   1.643 |   -2.244 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^           | INVX8    | 0.073 | 0.036 |   1.679 |   -2.208 | 
     | wdata_2_                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | B ^ -> Y v           | NAND2X1  | 0.250 | 0.046 |   1.725 |   -2.162 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v           | OR2X2    | 0.052 | 0.093 |   1.818 |   -2.069 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A v -> Y ^           | INVX8    | 0.045 | 0.042 |   1.860 |   -2.027 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54199_n161      | A ^ -> Y ^           | BUFX4    | 0.059 | 0.051 |   1.911 |   -1.976 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^           | AND2X2   | 0.034 | 0.056 |   1.966 |   -1.921 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v           | INVX8    | 0.034 | 0.029 |   1.995 |   -1.892 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^           | INVX8    | 0.056 | 0.043 |   2.038 |   -1.849 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC52693_FE_OFN28 | A ^ -> Y ^           | BUFX4    | 0.045 | 0.052 |   2.090 |   -1.798 | 
     | 417_n4690                                          |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_100854_0            | B ^ -> Y v           | AOI22X1  | 0.043 | 0.045 |   2.134 |   -1.753 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC30611_n5291         | A v -> Y ^           | INVX2    | 0.088 | 0.073 |   2.207 |   -1.680 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25]         | D ^                  | DFFPOSX1 | 0.088 | 0.004 |   2.211 |   -1.676 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.887 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.932 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.990 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    4.039 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    4.144 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.191 | 0.077 |   0.334 |    4.221 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.217 | 0.198 |   0.532 |    4.419 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] | CLK ^        | DFFPOSX1 | 0.217 | 0.016 |   0.548 |    4.435 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.590
- Setup                         3.460
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.620
- Arrival Time                  2.216
= Slack Time                   -3.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -3.184 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -3.096 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y ^            | XOR2X1   | 0.055 | 0.102 |   0.842 |   -2.994 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A ^ -> Y v            | INVX2    | 0.029 | 0.030 |   0.871 |   -2.964 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A v -> Y ^            | INVX8    | 0.051 | 0.032 |   0.904 |   -2.932 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B ^ -> Y ^            | OR2X2    | 0.032 | 0.073 |   0.977 |   -2.859 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A ^ -> Y v            | INVX8    | 0.018 | 0.027 |   1.004 |   -2.832 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A v -> Y ^            | INVX8    | 0.036 | 0.028 |   1.032 |   -2.804 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C ^ -> Y v            | NOR3X1   | 0.036 | 0.040 |   1.072 |   -2.764 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A v -> Y v            | BUFX4    | 0.024 | 0.060 |   1.132 |   -2.704 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A v -> Y v            | AND2X1   | 0.026 | 0.046 |   1.178 |   -2.658 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B v -> Y v            | AND2X1   | 0.045 | 0.067 |   1.244 |   -2.591 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B v -> Y v            | AND2X2   | 0.022 | 0.058 |   1.303 |   -2.532 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A v -> Y v            | AND2X2   | 0.022 | 0.050 |   1.353 |   -2.482 | 
     | \tx_core/axi_master /FE_RC_113206_0                | A v -> Y ^            | INVX8    | 0.078 | 0.036 |   1.390 |   -2.446 | 
     | \tx_core/axi_master /FE_RC_115497_0                | C ^ -> Y v            | AOI22X1  | 0.042 | 0.070 |   1.460 |   -2.376 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C v -> Y ^            | OAI21X1  | 0.062 | 0.043 |   1.503 |   -2.333 | 
     | \tx_core/axi_master /FE_OCP_RBC54728_FE_OFN1692_me | A ^ -> Y v            | INVX4    | 0.029 | 0.027 |   1.529 |   -2.306 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54730_FE_OFN1692_me | A v -> Y ^            | INVX8    | 0.091 | 0.040 |   1.569 |   -2.266 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^            | BUFX4    | 0.243 | 0.174 |   1.743 |   -2.093 | 
     | data_1_                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v            | NOR2X1   | 0.029 | 0.093 |   1.836 |   -2.000 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A v -> Y v            | AND2X2   | 0.015 | 0.048 |   1.883 |   -1.952 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54854_FE_RN_661 | A v -> Y ^            | INVX8    | 0.084 | 0.034 |   1.917 |   -1.918 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99076_0             | A ^ -> Y ^            | OR2X2    | 0.067 | 0.111 |   2.028 |   -1.807 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54866_FE_RN_604 | A ^ -> Y ^            | BUFX4    | 0.056 | 0.049 |   2.077 |   -1.758 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54875_FE_RN_604 | A ^ -> Y v            | INVX8    | 0.027 | 0.032 |   2.109 |   -1.726 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105109_0            | A v -> Y ^            | OAI21X1  | 0.125 | 0.105 |   2.214 |   -1.621 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]         | D ^                   | DFFPOSX1 | 0.125 | 0.001 |   2.216 |   -1.620 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.835 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.880 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.938 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.987 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.111 | 0.113 |   0.264 |    4.100 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.151 | 0.082 |   0.346 |    4.182 | 
     | FECTS_clks_clk___L6_I39                    | A v -> Y ^   | INVX8    | 0.252 | 0.205 |   0.551 |    4.387 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] | CLK ^        | DFFPOSX1 | 0.265 | 0.039 |   0.590 |    4.425 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.537
- Setup                         3.253
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.466
- Arrival Time                  2.322
= Slack Time                   -3.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.643
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] v |          | 0.061 |       |   0.643 |   -3.145 | 
     | FE_OCP_RBC54142_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.028 | 0.063 |   0.706 |   -3.082 | 
     | FE_OCP_RBC54183_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.122 | 0.080 |   0.785 |   -3.003 | 
     | FE_OCP_RBC54182_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.115 | 0.113 |   0.898 |   -2.890 | 
     | FE_OCP_RBC52623_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.098 | 0.075 |   0.973 |   -2.815 | 
     | FE_OCPUNCOC52691_FE_OCP_RBN52623_m_r_dch_RDATA_0_  | A v -> Y v           | BUFX4    | 0.071 | 0.130 |   1.103 |   -2.685 | 
     | \tx_core/axi_master /FE_RC_113761_0                | A v -> Y ^           | XOR2X1   | 0.065 | 0.064 |   1.167 |   -2.621 | 
     | \tx_core/axi_master /FE_OCPC47973_FE_RN_1792_0     | A ^ -> Y ^           | BUFX4    | 0.032 | 0.033 |   1.200 |   -2.588 | 
     | \tx_core/axi_master /FE_RC_115471_0                | C ^ -> Y v           | NAND3X1  | 0.019 | 0.020 |   1.220 |   -2.568 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B v -> Y v           | OR2X2    | 0.022 | 0.060 |   1.280 |   -2.509 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^           | INVX8    | 0.106 | 0.043 |   1.323 |   -2.465 | 
     | \tx_core/axi_master /FE_RC_113399_0                | A ^ -> Y v           | INVX8    | 0.113 | 0.113 |   1.436 |   -2.352 | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^           | AOI21X1  | 0.034 | 0.130 |   1.566 |   -2.222 | 
     | \tx_core/axi_master /FE_OCP_RBC54190_FE_OCPUNCON33 | A ^ -> Y ^           | BUFX2    | 0.031 | 0.049 |   1.615 |   -2.173 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54189_FE_OCPUNCON33 | A ^ -> Y v           | INVX8    | 0.018 | 0.028 |   1.643 |   -2.145 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^           | INVX8    | 0.073 | 0.036 |   1.679 |   -2.109 | 
     | wdata_2_                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | B ^ -> Y v           | NAND2X1  | 0.250 | 0.046 |   1.725 |   -2.063 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v           | OR2X2    | 0.052 | 0.093 |   1.818 |   -1.970 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A v -> Y ^           | INVX8    | 0.045 | 0.042 |   1.860 |   -1.928 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54199_n161      | A ^ -> Y ^           | BUFX4    | 0.059 | 0.051 |   1.911 |   -1.877 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^           | AND2X2   | 0.034 | 0.056 |   1.966 |   -1.822 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v           | INVX8    | 0.034 | 0.029 |   1.995 |   -1.793 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^           | INVX8    | 0.056 | 0.043 |   2.038 |   -1.750 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v           | INVX8    | 0.045 | 0.040 |   2.078 |   -1.710 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC54134_FE_OCP_RBN95 | A v -> Y v           | BUFX4    | 0.018 | 0.059 |   2.136 |   -1.652 | 
     | 95_n4690                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_115029_0            | A v -> Y v           | BUFX4    | 0.028 | 0.059 |   2.195 |   -1.593 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A v -> Y ^           | INVX8    | 0.034 | 0.041 |   2.236 |   -1.552 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98412_0             | S ^ -> Y ^           | MUX2X1   | 0.098 | 0.085 |   2.322 |   -1.466 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13]         | D ^                  | DFFPOSX1 | 0.098 | 0.001 |   2.322 |   -1.466 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.788 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.833 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.890 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.940 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    4.045 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.191 | 0.077 |   0.334 |    4.122 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.217 | 0.198 |   0.532 |    4.320 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.217 | 0.005 |   0.537 |    4.325 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                                           (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.505
- Setup                         3.343
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.588
- Arrival Time                  2.123
= Slack Time                   -3.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -3.059 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -2.971 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y ^            | XOR2X1   | 0.055 | 0.102 |   0.842 |   -2.869 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A ^ -> Y v            | INVX2    | 0.029 | 0.030 |   0.871 |   -2.839 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A v -> Y ^            | INVX8    | 0.051 | 0.032 |   0.904 |   -2.807 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B ^ -> Y ^            | OR2X2    | 0.032 | 0.073 |   0.977 |   -2.734 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A ^ -> Y v            | INVX8    | 0.018 | 0.027 |   1.004 |   -2.707 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A v -> Y ^            | INVX8    | 0.036 | 0.028 |   1.032 |   -2.679 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C ^ -> Y v            | NOR3X1   | 0.036 | 0.040 |   1.072 |   -2.639 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A v -> Y v            | BUFX4    | 0.024 | 0.060 |   1.132 |   -2.579 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A v -> Y v            | AND2X1   | 0.026 | 0.046 |   1.178 |   -2.533 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B v -> Y v            | AND2X1   | 0.045 | 0.067 |   1.245 |   -2.466 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B v -> Y v            | AND2X2   | 0.022 | 0.058 |   1.303 |   -2.408 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A v -> Y v            | AND2X2   | 0.022 | 0.050 |   1.353 |   -2.357 | 
     | \tx_core/axi_master /FE_RC_114096_0                | B v -> Y v            | AND2X2   | 0.019 | 0.053 |   1.406 |   -2.304 | 
     | \tx_core/axi_master /FE_RC_114097_0                | A v -> Y ^            | INVX8    | 0.071 | 0.034 |   1.440 |   -2.271 | 
     | \tx_core/axi_master /FE_RC_113728_0                | B ^ -> Y ^            | AND2X2   | 0.033 | 0.073 |   1.513 |   -2.198 | 
     | \tx_core/axi_master /FE_OCP_RBC52588_FE_RN_50114_0 | A ^ -> Y v            | INVX8    | 0.034 | 0.029 |   1.541 |   -2.169 | 
     | \tx_core/axi_master /FE_RC_81421_0                 | A v -> Y v            | OR2X2    | 0.024 | 0.060 |   1.602 |   -2.109 | 
     | \tx_core/axi_master /FE_OCP_RBC52592_FE_RN_45211_0 | A v -> Y ^            | INVX8    | 0.044 | 0.030 |   1.631 |   -2.079 | 
     | \tx_core/axi_master /FE_OCPC53920_FE_OCP_RBN52592_ | A ^ -> Y ^            | BUFX2    | 0.129 | 0.115 |   1.746 |   -1.964 | 
     | FE_RN_45211_0                                      |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48678_FE_OCP_RBN15135_ | A ^ -> Y ^            | BUFX2    | 0.091 | 0.096 |   1.842 |   -1.868 | 
     | n2645                                              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49207_FE_OCP_RBN15135_ | A ^ -> Y ^            | BUFX4    | 0.107 | 0.078 |   1.920 |   -1.791 | 
     | n2645                                              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC32802_FE_OCP_RBN15135_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.054 |   1.974 |   -1.736 | 
     | n2645                                              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_65784_0                 | S ^ -> Y ^            | MUX2X1   | 0.058 | 0.055 |   2.030 |   -1.681 | 
     | \tx_core/axi_master /FE_OCPC53935_n1859            | A ^ -> Y ^            | BUFX4    | 0.031 | 0.033 |   2.062 |   -1.648 | 
     | \tx_core/axi_master /FE_OCPUNCOC52870_n1859        | A ^ -> Y ^            | BUFX4    | 0.062 | 0.054 |   2.117 |   -1.594 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                   | DFFPOSX1 | 0.062 | 0.006 |   2.123 |   -1.588 | 
     | g[1][31]                                           |                       |          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.711 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.755 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.813 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.862 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.963 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    4.054 | 
     | FECTS_clks_clk___L6_I69                            | A v -> Y ^   | INVX8    | 0.184 | 0.154 |   0.497 |    4.208 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.190 | 0.008 |   0.505 |    4.216 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.539
- Setup                         3.156
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.367
- Arrival Time                  2.337
= Slack Time                   -3.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.643
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] v |          | 0.061 |       |   0.643 |   -3.061 | 
     | FE_OCP_RBC54142_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.028 | 0.063 |   0.706 |   -2.998 | 
     | FE_OCP_RBC54183_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.122 | 0.080 |   0.785 |   -2.919 | 
     | FE_OCP_RBC54182_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.115 | 0.113 |   0.898 |   -2.806 | 
     | FE_OCP_RBC52623_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.098 | 0.075 |   0.973 |   -2.731 | 
     | FE_OCPUNCOC52691_FE_OCP_RBN52623_m_r_dch_RDATA_0_  | A v -> Y v           | BUFX4    | 0.071 | 0.130 |   1.103 |   -2.601 | 
     | \tx_core/axi_master /FE_RC_113761_0                | A v -> Y ^           | XOR2X1   | 0.065 | 0.064 |   1.167 |   -2.537 | 
     | \tx_core/axi_master /FE_OCPC47973_FE_RN_1792_0     | A ^ -> Y ^           | BUFX4    | 0.032 | 0.033 |   1.200 |   -2.504 | 
     | \tx_core/axi_master /FE_RC_115471_0                | C ^ -> Y v           | NAND3X1  | 0.019 | 0.020 |   1.220 |   -2.484 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B v -> Y v           | OR2X2    | 0.022 | 0.060 |   1.280 |   -2.424 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^           | INVX8    | 0.106 | 0.043 |   1.323 |   -2.381 | 
     | \tx_core/axi_master /FE_RC_113399_0                | A ^ -> Y v           | INVX8    | 0.113 | 0.113 |   1.436 |   -2.268 | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^           | AOI21X1  | 0.034 | 0.130 |   1.566 |   -2.138 | 
     | \tx_core/axi_master /FE_OCP_RBC54190_FE_OCPUNCON33 | A ^ -> Y ^           | BUFX2    | 0.031 | 0.049 |   1.615 |   -2.089 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54189_FE_OCPUNCON33 | A ^ -> Y v           | INVX8    | 0.018 | 0.028 |   1.643 |   -2.061 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^           | INVX8    | 0.073 | 0.036 |   1.679 |   -2.025 | 
     | wdata_2_                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | B ^ -> Y v           | NAND2X1  | 0.250 | 0.046 |   1.725 |   -1.979 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v           | OR2X2    | 0.052 | 0.093 |   1.818 |   -1.886 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A v -> Y ^           | INVX8    | 0.045 | 0.042 |   1.860 |   -1.844 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54199_n161      | A ^ -> Y ^           | BUFX4    | 0.059 | 0.051 |   1.911 |   -1.793 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^           | AND2X2   | 0.034 | 0.056 |   1.966 |   -1.737 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v           | INVX8    | 0.034 | 0.029 |   1.995 |   -1.709 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^           | INVX8    | 0.056 | 0.043 |   2.038 |   -1.666 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v           | INVX8    | 0.045 | 0.040 |   2.078 |   -1.626 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC54134_FE_OCP_RBN95 | A v -> Y v           | BUFX4    | 0.018 | 0.059 |   2.136 |   -1.568 | 
     | 95_n4690                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_115029_0            | A v -> Y v           | BUFX4    | 0.028 | 0.059 |   2.195 |   -1.509 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A v -> Y ^           | INVX8    | 0.034 | 0.041 |   2.236 |   -1.468 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9598_n4690      | A ^ -> Y v           | INVX8    | 0.019 | 0.028 |   2.264 |   -1.440 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_99132_0             | A v -> Y ^           | OAI21X1  | 0.082 | 0.072 |   2.337 |   -1.367 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17]         | D ^                  | DFFPOSX1 | 0.082 | 0.000 |   2.337 |   -1.367 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.704 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.749 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.806 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.855 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.260 |    3.963 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.172 | 0.096 |   0.356 |    4.059 | 
     | FECTS_clks_clk___L6_I11                    | A v -> Y ^   | INVX8    | 0.197 | 0.167 |   0.523 |    4.227 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17] | CLK ^        | DFFPOSX1 | 0.197 | 0.016 |   0.539 |    4.243 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.585
- Setup                         3.262
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.428
- Arrival Time                  2.263
= Slack Time                   -3.691
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -3.039 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -2.951 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y ^            | XOR2X1   | 0.055 | 0.102 |   0.842 |   -2.849 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A ^ -> Y v            | INVX2    | 0.029 | 0.030 |   0.871 |   -2.820 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A v -> Y ^            | INVX8    | 0.051 | 0.032 |   0.904 |   -2.787 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B ^ -> Y ^            | OR2X2    | 0.032 | 0.073 |   0.977 |   -2.714 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A ^ -> Y v            | INVX8    | 0.018 | 0.027 |   1.004 |   -2.687 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A v -> Y ^            | INVX8    | 0.036 | 0.028 |   1.032 |   -2.659 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C ^ -> Y v            | NOR3X1   | 0.036 | 0.040 |   1.072 |   -2.619 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A v -> Y v            | BUFX4    | 0.024 | 0.060 |   1.132 |   -2.559 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A v -> Y v            | AND2X1   | 0.026 | 0.046 |   1.178 |   -2.513 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B v -> Y v            | AND2X1   | 0.045 | 0.067 |   1.244 |   -2.447 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B v -> Y v            | AND2X2   | 0.022 | 0.058 |   1.303 |   -2.388 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A v -> Y v            | AND2X2   | 0.022 | 0.050 |   1.353 |   -2.338 | 
     | \tx_core/axi_master /FE_RC_113206_0                | A v -> Y ^            | INVX8    | 0.078 | 0.036 |   1.390 |   -2.301 | 
     | \tx_core/axi_master /FE_RC_115497_0                | C ^ -> Y v            | AOI22X1  | 0.042 | 0.070 |   1.460 |   -2.231 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C v -> Y ^            | OAI21X1  | 0.062 | 0.043 |   1.503 |   -2.188 | 
     | \tx_core/axi_master /FE_OCP_RBC54728_FE_OFN1692_me | A ^ -> Y v            | INVX4    | 0.029 | 0.027 |   1.529 |   -2.162 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54730_FE_OFN1692_me | A v -> Y ^            | INVX8    | 0.091 | 0.040 |   1.569 |   -2.122 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^            | BUFX4    | 0.243 | 0.174 |   1.743 |   -1.948 | 
     | data_1_                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v            | NOR2X1   | 0.029 | 0.093 |   1.836 |   -1.855 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A v -> Y v            | AND2X2   | 0.015 | 0.048 |   1.883 |   -1.808 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54854_FE_RN_661 | A v -> Y ^            | INVX8    | 0.084 | 0.034 |   1.917 |   -1.774 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99076_0             | A ^ -> Y ^            | OR2X2    | 0.067 | 0.111 |   2.028 |   -1.663 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54866_FE_RN_604 | A ^ -> Y ^            | BUFX4    | 0.056 | 0.049 |   2.077 |   -1.614 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54875_FE_RN_604 | A ^ -> Y v            | INVX8    | 0.027 | 0.032 |   2.109 |   -1.582 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54874_FE_RN_604 | A v -> Y v            | BUFX2    | 0.035 | 0.060 |   2.169 |   -1.522 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U5172                     | A v -> Y ^            | OAI21X1  | 0.105 | 0.094 |   2.263 |   -1.428 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28]         | D ^                   | DFFPOSX1 | 0.105 | 0.001 |   2.263 |   -1.428 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.691 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.736 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.793 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.843 | 
     | FECTS_clks_clk___L4_I3                     | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.943 | 
     | FECTS_clks_clk___L5_I10                    | A ^ -> Y v   | INVX8    | 0.186 | 0.089 |   0.341 |    4.032 | 
     | FECTS_clks_clk___L6_I58                    | A v -> Y ^   | INVX8    | 0.226 | 0.238 |   0.579 |    4.270 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] | CLK ^        | DFFPOSX1 | 0.226 | 0.005 |   0.585 |    4.276 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][21] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.544
- Setup                         2.880
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.087
- Arrival Time                  2.549
= Slack Time                   -3.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.977 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.908 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.873 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.796 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.751 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.676 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -2.596 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -2.502 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -2.436 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -2.311 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -2.204 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.921 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.729 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.685 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.035 | 0.034 |   1.984 |   -1.652 | 
     | \tx_core/axi_master /FE_OCPUNCOC52862_FE_RN_39950_ | A v -> Y v         | BUFX4    | 0.007 | 0.049 |   2.034 |   -1.602 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.012 | 0.039 |   2.073 |   -1.563 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.008 | 0.020 |   2.094 |   -1.542 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.070 | 0.033 |   2.127 |   -1.509 | 
     | \tx_core/axi_master /FE_OCPC53939_FE_OFN27592_n266 | A v -> Y v         | BUFX2    | 0.023 | 0.054 |   2.181 |   -1.455 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48671_FE_OFN27592_n266 | A v -> Y v         | BUFX4    | 0.081 | 0.066 |   2.247 |   -1.389 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48672_FE_OFN27592_n266 | A v -> Y v         | BUFX2    | 0.037 | 0.081 |   2.329 |   -1.307 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48085_FE_OFN27592_n266 | A v -> Y v         | BUFX4    | 0.025 | 0.061 |   2.390 |   -1.246 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2912                         | S v -> Y ^         | MUX2X1   | 0.051 | 0.052 |   2.442 |   -1.194 | 
     | \tx_core/axi_master /FE_OCPUNCOC48555_n1947        | A ^ -> Y ^         | BUFX2    | 0.116 | 0.101 |   2.543 |   -1.093 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.116 | 0.006 |   2.549 |   -1.087 | 
     | g[0][21]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.636 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.681 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.738 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.788 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.893 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.142 | 0.070 |   0.327 |    3.963 | 
     | FECTS_clks_clk___L6_I49                            | A v -> Y ^   | INVX8    | 0.218 | 0.198 |   0.525 |    4.161 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.218 | 0.019 |   0.544 |    4.180 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.590
- Setup                         3.218
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.378
- Arrival Time                  2.255
= Slack Time                   -3.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -2.981 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -2.894 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y ^            | XOR2X1   | 0.055 | 0.102 |   0.842 |   -2.792 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A ^ -> Y v            | INVX2    | 0.029 | 0.030 |   0.871 |   -2.762 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A v -> Y ^            | INVX8    | 0.051 | 0.032 |   0.904 |   -2.729 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B ^ -> Y ^            | OR2X2    | 0.032 | 0.073 |   0.977 |   -2.656 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A ^ -> Y v            | INVX8    | 0.018 | 0.027 |   1.004 |   -2.629 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A v -> Y ^            | INVX8    | 0.036 | 0.028 |   1.032 |   -2.601 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C ^ -> Y v            | NOR3X1   | 0.036 | 0.040 |   1.072 |   -2.561 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A v -> Y v            | BUFX4    | 0.024 | 0.060 |   1.132 |   -2.501 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A v -> Y v            | AND2X1   | 0.026 | 0.046 |   1.178 |   -2.455 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B v -> Y v            | AND2X1   | 0.045 | 0.067 |   1.244 |   -2.389 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B v -> Y v            | AND2X2   | 0.022 | 0.058 |   1.303 |   -2.330 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A v -> Y v            | AND2X2   | 0.022 | 0.050 |   1.353 |   -2.280 | 
     | \tx_core/axi_master /FE_RC_113206_0                | A v -> Y ^            | INVX8    | 0.078 | 0.036 |   1.390 |   -2.243 | 
     | \tx_core/axi_master /FE_RC_115497_0                | C ^ -> Y v            | AOI22X1  | 0.042 | 0.070 |   1.460 |   -2.173 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C v -> Y ^            | OAI21X1  | 0.062 | 0.043 |   1.503 |   -2.131 | 
     | \tx_core/axi_master /FE_OCP_RBC54728_FE_OFN1692_me | A ^ -> Y v            | INVX4    | 0.029 | 0.027 |   1.529 |   -2.104 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54730_FE_OFN1692_me | A v -> Y ^            | INVX8    | 0.091 | 0.040 |   1.569 |   -2.064 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^            | BUFX4    | 0.243 | 0.174 |   1.743 |   -1.890 | 
     | data_1_                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v            | NOR2X1   | 0.029 | 0.093 |   1.836 |   -1.798 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A v -> Y v            | AND2X2   | 0.015 | 0.048 |   1.883 |   -1.750 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54854_FE_RN_661 | A v -> Y ^            | INVX8    | 0.084 | 0.034 |   1.917 |   -1.716 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99076_0             | A ^ -> Y ^            | OR2X2    | 0.067 | 0.111 |   2.028 |   -1.605 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54863_FE_RN_604 | A ^ -> Y ^            | BUFX2    | 0.036 | 0.053 |   2.082 |   -1.551 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54862_FE_RN_604 | A ^ -> Y v            | INVX8    | 0.021 | 0.028 |   2.110 |   -1.523 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_112517_0            | A v -> Y v            | OR2X2    | 0.016 | 0.048 |   2.158 |   -1.475 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_112515_0            | A v -> Y ^            | NAND2X1  | 0.133 | 0.095 |   2.254 |   -1.380 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | D ^                   | DFFPOSX1 | 0.133 | 0.002 |   2.255 |   -1.378 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.633 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.678 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.736 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.785 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.111 | 0.113 |   0.264 |    3.897 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.151 | 0.082 |   0.346 |    3.979 | 
     | FECTS_clks_clk___L6_I39                    | A v -> Y ^   | INVX8    | 0.252 | 0.205 |   0.551 |    4.184 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.266 | 0.039 |   0.590 |    4.224 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.513
- Setup                         3.170
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.407
- Arrival Time                  2.192
= Slack Time                   -3.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.957 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.864 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.713 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -2.666 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -2.625 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -2.604 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -2.591 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -2.497 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -2.451 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -2.422 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -2.375 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -2.335 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -2.277 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -2.240 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -2.119 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -2.084 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -2.038 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.948 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.895 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.859 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.770 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.738 | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.058 | 0.060 |   1.921 |   -1.678 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.024 | 0.056 |   1.977 |   -1.621 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.030 | 0.030 |   2.008 |   -1.591 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC53953_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.032 | 0.050 |   2.058 |   -1.541 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52210_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.037 | 0.054 |   2.112 |   -1.487 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_102168_0            | S ^ -> Y ^            | MUX2X1   | 0.091 | 0.080 |   2.191 |   -1.408 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | D ^                   | DFFPOSX1 | 0.091 | 0.000 |   2.192 |   -1.407 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.599 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.643 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.701 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.750 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.259 |    3.858 | 
     | FECTS_clks_clk___L5_I2                    | A ^ -> Y v   | INVX8    | 0.130 | 0.052 |   0.311 |    3.910 | 
     | FECTS_clks_clk___L6_I15                   | A v -> Y ^   | INVX8    | 0.206 | 0.194 |   0.505 |    4.104 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] | CLK ^        | DFFPOSX1 | 0.206 | 0.008 |   0.513 |    4.112 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][1] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.566
- Setup                         3.668
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.853
- Arrival Time                  1.723
= Slack Time                   -3.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.916 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.847 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.812 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.735 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.690 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A v -> Y v         | AND2X2   | 0.026 | 0.079 |   0.964 |   -2.611 | 
     | \tx_core/axi_master /FE_OCP_RBC52395_n2242         | A v -> Y ^         | INVX4    | 0.014 | 0.024 |   0.988 |   -2.587 | 
     | \tx_core/axi_master /FE_OCP_RBC52394_n2242         | A ^ -> Y v         | INVX8    | 0.015 | 0.030 |   1.018 |   -2.557 | 
     | \tx_core/axi_master /FE_RC_107297_0                | A v -> Y v         | AND2X2   | 0.028 | 0.050 |   1.068 |   -2.507 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A v -> Y ^         | INVX8    | 0.056 | 0.035 |   1.103 |   -2.472 | 
     | \tx_core/axi_master /FE_OCP_RBC52400_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.048 | 0.045 |   1.149 |   -2.426 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52668_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.111 | 0.069 |   1.217 |   -2.358 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53763_FE_OCP_RBN52668_ | A ^ -> Y ^         | BUFX4    | 0.094 | 0.064 |   1.281 |   -2.294 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52665_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.107 | 0.060 |   1.342 |   -2.234 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113729_0                | A v -> Y v         | AND2X1   | 0.030 | 0.123 |   1.465 |   -2.110 | 
     | \tx_core/axi_master /FE_RC_113728_0                | A v -> Y v         | AND2X2   | 0.028 | 0.048 |   1.513 |   -2.062 | 
     | \tx_core/axi_master /FE_OCP_RBC52588_FE_RN_50114_0 | A v -> Y ^         | INVX8    | 0.028 | 0.029 |   1.542 |   -2.033 | 
     | \tx_core/axi_master /FE_RC_81421_0                 | A ^ -> Y ^         | OR2X2    | 0.036 | 0.062 |   1.604 |   -1.971 | 
     | \tx_core/axi_master /FE_OCP_RBC52592_FE_RN_45211_0 | A ^ -> Y v         | INVX8    | 0.038 | 0.030 |   1.634 |   -1.941 | 
     | \tx_core/axi_master /U2600                         | S v -> Y ^         | MUX2X1   | 0.092 | 0.088 |   1.722 |   -1.853 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.092 | 0.000 |   1.723 |   -1.853 | 
     | g[1][1]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.575 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.620 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.678 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.727 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.827 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.919 | 
     | FECTS_clks_clk___L6_I66                            | A v -> Y ^   | INVX8    | 0.231 | 0.202 |   0.545 |    4.120 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.231 | 0.021 |   0.566 |    4.141 | 
     | g[1][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.515
- Setup                         2.974
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.209
- Arrival Time                  2.325
= Slack Time                   -3.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.876 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.806 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.771 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.694 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.649 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.574 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -2.522 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -2.462 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -2.401 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -2.342 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -2.291 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -2.266 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -2.230 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -2.189 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -2.134 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.464 |   -2.070 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43159_tx_core_pfifo_pus | A ^ -> Y v         | INVX1    | 0.022 | 0.036 |   1.500 |   -2.034 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_97596_0                 | B v -> Y ^         | NAND2X1  | 0.065 | 0.037 |   1.537 |   -1.997 | 
     | \tx_core/axi_master /FE_OFC26451_n24               | A ^ -> Y ^         | BUFX4    | 0.022 | 0.027 |   1.564 |   -1.970 | 
     | \tx_core/axi_master /FE_RC_97083_0                 | A ^ -> Y v         | INVX8    | 0.054 | 0.032 |   1.596 |   -1.938 | 
     | \tx_core/axi_master /FE_OFC26680_n24               | A v -> Y ^         | INVX8    | 0.077 | 0.078 |   1.674 |   -1.860 | 
     | \tx_core/axi_master /U109                          | C ^ -> Y v         | OAI21X1  | 0.022 | 0.061 |   1.735 |   -1.799 | 
     | \tx_core/axi_master /FE_OFC27294_memif_pcfifo2_f0_ | A v -> Y ^         | INVX4    | 0.018 | 0.026 |   1.761 |   -1.773 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27293_memif_pcfifo2_f0_ | A ^ -> Y v         | INVX8    | 0.076 | 0.039 |   1.800 |   -1.734 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A v -> Y v         | AND2X2   | 0.057 | 0.089 |   1.889 |   -1.645 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC54617_n325         | A v -> Y v         | BUFX2    | 0.056 | 0.081 |   1.970 |   -1.564 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97860_0             | A v -> Y v         | AND2X2   | 0.015 | 0.052 |   2.022 |   -1.513 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97859_0             | A v -> Y v         | AND2X2   | 0.024 | 0.044 |   2.066 |   -1.469 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45892_FE_OCP_RBN349 | A v -> Y ^         | INVX8    | 0.025 | 0.027 |   2.093 |   -1.441 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45893_FE_OCP_RBN349 | A ^ -> Y v         | INVX8    | 0.045 | 0.036 |   2.128 |   -1.406 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC4312_FE_OCP_RBN349 | A v -> Y v         | BUFX2    | 0.017 | 0.055 |   2.183 |   -1.351 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3167_0              | S v -> Y ^         | MUX2X1   | 0.045 | 0.045 |   2.228 |   -1.306 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC51822_n4293         | A ^ -> Y ^         | BUFX2    | 0.096 | 0.092 |   2.321 |   -1.213 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12]         | D ^                | DFFPOSX1 | 0.096 | 0.004 |   2.325 |   -1.209 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.534 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.579 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.637 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.686 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.791 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.142 | 0.076 |   0.333 |    3.867 | 
     | FECTS_clks_clk___L6_I44                    | A v -> Y ^   | INVX8    | 0.200 | 0.176 |   0.509 |    4.043 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12] | CLK ^        | DFFPOSX1 | 0.201 | 0.006 |   0.515 |    4.049 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.525
- Setup                         2.901
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.126
- Arrival Time                  2.347
= Slack Time                   -3.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.815 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.745 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.710 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.633 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.588 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.513 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -2.461 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -2.401 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -2.340 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -2.281 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -2.230 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -2.205 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -2.169 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -2.128 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -2.073 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.465 |   -2.009 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43159_tx_core_pfifo_pus | A ^ -> Y v         | INVX1    | 0.022 | 0.036 |   1.500 |   -1.973 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_97596_0                 | B v -> Y ^         | NAND2X1  | 0.065 | 0.037 |   1.537 |   -1.936 | 
     | \tx_core/axi_master /FE_OFC26451_n24               | A ^ -> Y ^         | BUFX4    | 0.022 | 0.027 |   1.564 |   -1.909 | 
     | \tx_core/axi_master /FE_RC_97083_0                 | A ^ -> Y v         | INVX8    | 0.054 | 0.032 |   1.596 |   -1.877 | 
     | \tx_core/axi_master /FE_OFC26680_n24               | A v -> Y ^         | INVX8    | 0.077 | 0.078 |   1.674 |   -1.799 | 
     | \tx_core/axi_master /U109                          | C ^ -> Y v         | OAI21X1  | 0.022 | 0.061 |   1.735 |   -1.738 | 
     | \tx_core/axi_master /FE_OFC27294_memif_pcfifo2_f0_ | A v -> Y ^         | INVX4    | 0.018 | 0.026 |   1.761 |   -1.712 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27293_memif_pcfifo2_f0_ | A ^ -> Y v         | INVX8    | 0.076 | 0.039 |   1.800 |   -1.673 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A v -> Y v         | AND2X2   | 0.057 | 0.089 |   1.889 |   -1.584 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC54617_n325         | A v -> Y v         | BUFX2    | 0.056 | 0.081 |   1.970 |   -1.503 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97860_0             | A v -> Y v         | AND2X2   | 0.015 | 0.052 |   2.022 |   -1.451 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97859_0             | A v -> Y v         | AND2X2   | 0.024 | 0.044 |   2.066 |   -1.408 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45892_FE_OCP_RBN349 | A v -> Y ^         | INVX8    | 0.025 | 0.027 |   2.093 |   -1.380 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45893_FE_OCP_RBN349 | A ^ -> Y v         | INVX8    | 0.045 | 0.036 |   2.129 |   -1.345 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC32814_FE_OCP_RBN34 | A v -> Y v         | BUFX4    | 0.033 | 0.070 |   2.198 |   -1.275 | 
     | 91_n5023                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U4799                     | S v -> Y ^         | MUX2X1   | 0.046 | 0.047 |   2.246 |   -1.227 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC51821_n4275         | A ^ -> Y ^         | BUFX2    | 0.103 | 0.097 |   2.343 |   -1.130 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30]         | D ^                | DFFPOSX1 | 0.103 | 0.004 |   2.347 |   -1.126 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.473 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.518 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.576 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.625 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.730 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.142 | 0.076 |   0.333 |    3.806 | 
     | FECTS_clks_clk___L6_I45                    | A v -> Y ^   | INVX8    | 0.204 | 0.177 |   0.510 |    3.983 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30] | CLK ^        | DFFPOSX1 | 0.204 | 0.015 |   0.525 |    3.998 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.554
- Setup                         2.905
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.101
- Arrival Time                  2.364
= Slack Time                   -3.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.806 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.737 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.702 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.625 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.580 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.505 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -2.425 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -2.332 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -2.265 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -2.140 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -2.033 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.750 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.558 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.514 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.035 | 0.034 |   1.984 |   -1.481 | 
     | \tx_core/axi_master /FE_OCPUNCOC52862_FE_RN_39950_ | A v -> Y v         | BUFX4    | 0.007 | 0.049 |   2.034 |   -1.431 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.012 | 0.039 |   2.073 |   -1.392 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.008 | 0.020 |   2.094 |   -1.372 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.070 | 0.033 |   2.127 |   -1.338 | 
     | \tx_core/axi_master /FE_OCPUNCOC52872_FE_OFN27592_ | A v -> Y v         | BUFX4    | 0.041 | 0.073 |   2.200 |   -1.265 | 
     | n2662                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC35830_FE_OCPUNCON35729 | A v -> Y v         | BUFX2    | 0.017 | 0.049 |   2.249 |   -1.216 | 
     | _FE_OFN27592_n2662                                 |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2713                         | S v -> Y ^         | MUX2X1   | 0.146 | 0.114 |   2.362 |   -1.103 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.146 | 0.002 |   2.364 |   -1.101 | 
     | g[0][8]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.465 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.510 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.567 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.617 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.717 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.808 | 
     | FECTS_clks_clk___L6_I65                            | A v -> Y ^   | INVX8    | 0.259 | 0.185 |   0.528 |    3.993 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.269 | 0.026 |   0.555 |    4.020 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.559
- Setup                         2.890
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.081
- Arrival Time                  2.349
= Slack Time                   -3.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.788 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.695 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.544 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -2.497 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -2.456 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -2.435 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -2.422 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -2.328 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -2.281 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -2.253 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -2.206 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -2.166 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -2.108 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -2.071 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -1.950 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -1.915 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -1.869 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.779 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.726 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.690 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.601 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.568 | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.058 | 0.060 |   1.921 |   -1.508 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.024 | 0.056 |   1.978 |   -1.452 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.030 | 0.030 |   2.008 |   -1.422 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC53955_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.036 | 0.058 |   2.066 |   -1.363 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_116290_0            | A ^ -> Y ^            | BUFX4    | 0.056 | 0.052 |   2.118 |   -1.312 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49208_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.047 | 0.065 |   2.182 |   -1.247 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_100690_0            | S ^ -> Y ^            | MUX2X1   | 0.046 | 0.049 |   2.231 |   -1.198 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC51870_FE_OFN29 | A ^ -> Y ^            | BUFX2    | 0.130 | 0.111 |   2.342 |   -1.088 | 
     | 333_n5470                                          |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | D ^                   | DFFPOSX1 | 0.130 | 0.007 |   2.349 |   -1.081 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.430 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.474 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.532 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.581 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.260 |    3.689 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.130 | 0.052 |   0.312 |    3.741 | 
     | FECTS_clks_clk___L6_I13                    | A v -> Y ^   | INVX8    | 0.237 | 0.221 |   0.533 |    3.962 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] | CLK ^        | DFFPOSX1 | 0.238 | 0.026 |   0.559 |    3.989 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.543
- Setup                         2.905
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.111
- Arrival Time                  2.304
= Slack Time                   -3.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.756 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.687 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.652 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.575 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.530 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.455 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -2.375 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -2.282 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -2.215 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -2.090 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.983 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.700 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.509 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.464 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.035 | 0.034 |   1.984 |   -1.431 | 
     | \tx_core/axi_master /FE_OCPUNCOC52862_FE_RN_39950_ | A v -> Y v         | BUFX4    | 0.007 | 0.049 |   2.034 |   -1.381 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.012 | 0.039 |   2.073 |   -1.342 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.008 | 0.020 |   2.094 |   -1.322 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.070 | 0.033 |   2.127 |   -1.288 | 
     | \tx_core/axi_master /U2837                         | S v -> Y ^         | MUX2X1   | 0.058 | 0.085 |   2.212 |   -1.203 | 
     | \tx_core/axi_master /FE_OCPUNCOC52873_n1952        | A ^ -> Y ^         | BUFX4    | 0.110 | 0.073 |   2.285 |   -1.130 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.115 | 0.019 |   2.304 |   -1.111 | 
     | g[0][16]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.415 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.460 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.518 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.567 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.672 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.142 | 0.070 |   0.327 |    3.742 | 
     | FECTS_clks_clk___L6_I49                            | A v -> Y ^   | INVX8    | 0.218 | 0.198 |   0.525 |    3.940 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.218 | 0.018 |   0.543 |    3.958 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.538
- Setup                         2.733
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.945
- Arrival Time                  2.423
= Slack Time                   -3.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.726 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.633 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.483 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -2.435 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -2.395 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -2.373 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -2.360 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -2.266 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -2.220 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -2.192 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -2.144 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -2.104 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -2.046 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -2.009 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -1.889 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -1.854 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -1.808 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.717 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.664 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.628 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.539 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.507 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54199_n161      | A v -> Y v            | BUFX4    | 0.032 | 0.062 |   1.923 |   -1.444 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.017 | 0.055 |   1.978 |   -1.389 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.036 | 0.025 |   2.004 |   -1.364 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.041 |   -1.326 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.042 | 0.048 |   2.089 |   -1.279 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC54134_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.026 | 0.034 |   2.124 |   -1.244 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52212_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.041 | 0.056 |   2.180 |   -1.188 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.038 | 0.054 |   2.234 |   -1.134 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.049 | 0.047 |   2.281 |   -1.087 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U362                      | A ^ -> Y ^            | AND2X2   | 0.018 | 0.042 |   2.323 |   -1.045 | 
     | \tx_core/tx_crc/crcpkt1 /U1824                     | A ^ -> Y v            | INVX2    | 0.016 | 0.030 |   2.352 |   -1.015 | 
     | \tx_core/tx_crc/crcpkt1 /U5135                     | C v -> Y ^            | OAI21X1  | 0.114 | 0.069 |   2.422 |   -0.946 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18]         | D ^                   | DFFPOSX1 | 0.114 | 0.001 |   2.423 |   -0.945 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.368 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.413 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.470 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.519 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.260 |    3.627 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.172 | 0.096 |   0.356 |    3.723 | 
     | FECTS_clks_clk___L6_I7                     | A v -> Y ^   | INVX8    | 0.206 | 0.162 |   0.518 |    3.885 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.207 | 0.020 |   0.538 |    3.906 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.548
- Setup                         2.780
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.982
- Arrival Time                  2.373
= Slack Time                   -3.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.696 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.627 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.592 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.515 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.470 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.395 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -2.315 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.133 |   -2.221 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -2.155 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -2.030 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.923 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.640 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.448 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.404 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.035 | 0.034 |   1.984 |   -1.371 | 
     | \tx_core/axi_master /FE_OCPUNCOC52862_FE_RN_39950_ | A v -> Y v         | BUFX4    | 0.007 | 0.049 |   2.034 |   -1.321 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.012 | 0.039 |   2.073 |   -1.282 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.008 | 0.020 |   2.094 |   -1.261 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.070 | 0.033 |   2.127 |   -1.228 | 
     | \tx_core/axi_master /FE_OCPUNCOC52872_FE_OFN27592_ | A v -> Y v         | BUFX4    | 0.041 | 0.073 |   2.200 |   -1.155 | 
     | n2662                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53950_FE_OCPUNCON52872 | A v -> Y v         | BUFX2    | 0.029 | 0.059 |   2.259 |   -1.096 | 
     | _FE_OFN27592_n2662                                 |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2653                         | S v -> Y ^         | MUX2X1   | 0.141 | 0.113 |   2.372 |   -0.983 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.141 | 0.001 |   2.373 |   -0.982 | 
     | g[0][4]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.355 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.400 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.457 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.507 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.607 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.186 | 0.089 |   0.341 |    3.696 | 
     | FECTS_clks_clk___L6_I62                            | A v -> Y ^   | INVX8    | 0.247 | 0.184 |   0.525 |    3.880 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.251 | 0.023 |   0.548 |    3.903 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.534
- Setup                         2.763
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.979
- Arrival Time                  2.358
= Slack Time                   -3.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -2.686 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -2.598 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y v            | XOR2X1   | 0.027 | 0.085 |   0.825 |   -2.513 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A v -> Y ^            | INVX2    | 0.023 | 0.031 |   0.856 |   -2.482 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A ^ -> Y v            | INVX8    | 0.041 | 0.029 |   0.885 |   -2.453 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B v -> Y v            | OR2X2    | 0.022 | 0.073 |   0.957 |   -2.380 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A v -> Y ^            | INVX8    | 0.015 | 0.025 |   0.982 |   -2.356 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A ^ -> Y v            | INVX8    | 0.030 | 0.030 |   1.012 |   -2.326 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C v -> Y ^            | NOR3X1   | 0.063 | 0.045 |   1.057 |   -2.281 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A ^ -> Y ^            | BUFX4    | 0.044 | 0.041 |   1.099 |   -2.239 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A ^ -> Y ^            | AND2X1   | 0.044 | 0.046 |   1.145 |   -2.193 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B ^ -> Y ^            | AND2X1   | 0.079 | 0.072 |   1.217 |   -2.121 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B ^ -> Y ^            | AND2X2   | 0.037 | 0.052 |   1.269 |   -2.069 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A ^ -> Y ^            | AND2X2   | 0.041 | 0.054 |   1.323 |   -2.014 | 
     | \tx_core/axi_master /FE_RC_113206_0                | A ^ -> Y v            | INVX8    | 0.063 | 0.034 |   1.357 |   -1.981 | 
     | \tx_core/axi_master /FE_RC_115497_0                | C v -> Y ^            | AOI22X1  | 0.056 | 0.088 |   1.446 |   -1.892 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C ^ -> Y v            | OAI21X1  | 0.017 | 0.033 |   1.478 |   -1.859 | 
     | \tx_core/axi_master /FE_OCP_RBC54728_FE_OFN1692_me | A v -> Y ^            | INVX4    | 0.012 | 0.023 |   1.501 |   -1.837 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54730_FE_OFN1692_me | A ^ -> Y v            | INVX8    | 0.068 | 0.030 |   1.531 |   -1.806 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A v -> Y v            | BUFX4    | 0.220 | 0.174 |   1.706 |   -1.632 | 
     | data_1_                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B v -> Y ^            | NOR2X1   | 0.053 | 0.097 |   1.803 |   -1.535 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54746_n4756     | A ^ -> Y ^            | BUFX2    | 0.034 | 0.051 |   1.855 |   -1.483 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109844_0            | A ^ -> Y ^            | AND2X2   | 0.039 | 0.054 |   1.908 |   -1.429 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48871_n36       | A ^ -> Y v            | INVX4    | 0.019 | 0.026 |   1.935 |   -1.403 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC49359_n36       | A v -> Y ^            | INVX8    | 0.064 | 0.034 |   1.969 |   -1.369 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | A ^ -> Y v            | NAND2X1  | 0.028 | 0.047 |   2.016 |   -1.322 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPUNCOC54295_FE_OCP_R | A v -> Y v            | BUFX4    | 0.040 | 0.070 |   2.086 |   -1.252 | 
     | BN34343_FE_RN_2047_0                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50607_FE_RN_204 | A v -> Y v            | BUFX2    | 0.075 | 0.087 |   2.173 |   -1.165 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_108522_0            | A v -> Y v            | OR2X2    | 0.069 | 0.099 |   2.272 |   -1.066 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_108521_0            | C v -> Y ^            | OAI21X1  | 0.103 | 0.086 |   2.357 |   -0.980 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | D ^                   | DFFPOSX1 | 0.103 | 0.001 |   2.358 |   -0.979 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.338 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.383 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.440 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.489 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.111 | 0.113 |   0.264 |    3.602 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.151 | 0.082 |   0.346 |    3.684 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.197 | 0.181 |   0.527 |    3.865 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.197 | 0.007 |   0.534 |    3.871 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.544
- Setup                         2.748
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.954
- Arrival Time                  2.363
= Slack Time                   -3.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -2.666 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -2.578 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y ^            | XOR2X1   | 0.055 | 0.102 |   0.842 |   -2.476 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A ^ -> Y v            | INVX2    | 0.029 | 0.030 |   0.871 |   -2.446 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A v -> Y ^            | INVX8    | 0.051 | 0.032 |   0.904 |   -2.414 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B ^ -> Y ^            | OR2X2    | 0.032 | 0.073 |   0.977 |   -2.341 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A ^ -> Y v            | INVX8    | 0.018 | 0.027 |   1.004 |   -2.314 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A v -> Y ^            | INVX8    | 0.036 | 0.028 |   1.032 |   -2.286 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C ^ -> Y v            | NOR3X1   | 0.036 | 0.040 |   1.072 |   -2.246 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A v -> Y v            | BUFX4    | 0.024 | 0.060 |   1.132 |   -2.186 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A v -> Y v            | AND2X1   | 0.026 | 0.046 |   1.178 |   -2.140 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B v -> Y v            | AND2X1   | 0.045 | 0.067 |   1.244 |   -2.073 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B v -> Y v            | AND2X2   | 0.022 | 0.058 |   1.303 |   -2.015 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A v -> Y v            | AND2X2   | 0.022 | 0.050 |   1.353 |   -1.964 | 
     | \tx_core/axi_master /FE_RC_113206_0                | A v -> Y ^            | INVX8    | 0.078 | 0.036 |   1.390 |   -1.928 | 
     | \tx_core/axi_master /FE_RC_115497_0                | C ^ -> Y v            | AOI22X1  | 0.042 | 0.070 |   1.460 |   -1.858 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C v -> Y ^            | OAI21X1  | 0.062 | 0.043 |   1.503 |   -1.815 | 
     | \tx_core/axi_master /FE_OCP_RBC54728_FE_OFN1692_me | A ^ -> Y v            | INVX4    | 0.029 | 0.027 |   1.529 |   -1.788 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54730_FE_OFN1692_me | A v -> Y ^            | INVX8    | 0.091 | 0.040 |   1.569 |   -1.748 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^            | BUFX4    | 0.243 | 0.174 |   1.743 |   -1.575 | 
     | data_1_                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v            | NOR2X1   | 0.029 | 0.093 |   1.836 |   -1.482 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A v -> Y v            | AND2X2   | 0.015 | 0.048 |   1.883 |   -1.434 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54854_FE_RN_661 | A v -> Y ^            | INVX8    | 0.084 | 0.034 |   1.917 |   -1.400 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54853_FE_RN_661 | A ^ -> Y v            | INVX4    | 0.048 | 0.058 |   1.976 |   -1.342 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105983_0            | A v -> Y v            | AND2X2   | 0.020 | 0.053 |   2.029 |   -1.289 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_116466_0            | A v -> Y v            | BUFX4    | 0.020 | 0.058 |   2.086 |   -1.231 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC54807_FE_OCP_RBN48 | A v -> Y v            | BUFX2    | 0.018 | 0.046 |   2.132 |   -1.186 | 
     | 903_n5382                                          |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC52219_FE_OCP_RBN48 | A v -> Y v            | BUFX4    | 0.067 | 0.062 |   2.194 |   -1.124 | 
     | 903_n5382                                          |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPUNCOC50544_FE_OCP_R | A v -> Y v            | BUFX2    | 0.027 | 0.068 |   2.262 |   -1.056 | 
     | BN48903_n5382                                      |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U5565                     | A v -> Y ^            | OAI21X1  | 0.119 | 0.100 |   2.362 |   -0.956 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | D ^                   | DFFPOSX1 | 0.119 | 0.001 |   2.363 |   -0.954 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.318 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.362 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.420 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.469 | 
     | FECTS_clks_clk___L4_I1                    | A v -> Y ^   | INVX8    | 0.111 | 0.113 |   0.264 |    3.582 | 
     | FECTS_clks_clk___L5_I6                    | A ^ -> Y v   | INVX8    | 0.151 | 0.082 |   0.346 |    3.664 | 
     | FECTS_clks_clk___L6_I37                   | A v -> Y ^   | INVX8    | 0.214 | 0.186 |   0.532 |    3.850 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] | CLK ^        | DFFPOSX1 | 0.214 | 0.012 |   0.544 |    3.861 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.549
- Setup                         2.453
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.654
- Arrival Time                  2.593
= Slack Time                   -3.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.605 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.512 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.362 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -2.314 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -2.274 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -2.252 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -2.239 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -2.145 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -2.099 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -2.071 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -2.023 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -1.983 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -1.925 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -1.888 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -1.768 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -1.733 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -1.687 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.596 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.543 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.507 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.418 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.386 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54199_n161      | A v -> Y v            | BUFX4    | 0.032 | 0.062 |   1.923 |   -1.324 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.017 | 0.055 |   1.978 |   -1.269 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.036 | 0.025 |   2.004 |   -1.243 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.041 |   -1.206 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.042 | 0.048 |   2.089 |   -1.158 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC54134_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.026 | 0.034 |   2.124 |   -1.123 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52212_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.041 | 0.056 |   2.180 |   -1.067 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.038 | 0.054 |   2.234 |   -1.013 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.049 | 0.047 |   2.281 |   -0.966 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51633_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.051 | 0.063 |   2.344 |   -0.903 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48134_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.036 | 0.053 |   2.397 |   -0.850 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_99537_0             | A ^ -> Y v            | INVX1    | 0.020 | 0.030 |   2.427 |   -0.820 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_3310_0              | S v -> Y ^            | MUX2X1   | 0.046 | 0.045 |   2.473 |   -0.774 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC51824_n5286         | A ^ -> Y ^            | BUFX2    | 0.133 | 0.112 |   2.585 |   -0.662 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20]         | D ^                   | DFFPOSX1 | 0.133 | 0.008 |   2.593 |   -0.654 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.247 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.292 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.349 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.399 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.259 |    3.506 | 
     | FECTS_clks_clk___L5_I0                     | A ^ -> Y v   | INVX8    | 0.125 | 0.061 |   0.321 |    3.568 | 
     | FECTS_clks_clk___L6_I2                     | A v -> Y ^   | INVX8    | 0.215 | 0.217 |   0.537 |    3.784 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20] | CLK ^        | DFFPOSX1 | 0.215 | 0.012 |   0.549 |    3.796 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.555
- Setup                         2.950
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.145
- Arrival Time                  2.078
= Slack Time                   -3.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.564 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.494 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.459 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.382 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.337 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A v -> Y v         | AND2X2   | 0.026 | 0.079 |   0.964 |   -2.259 | 
     | \tx_core/axi_master /FE_OCP_RBC52395_n2242         | A v -> Y ^         | INVX4    | 0.014 | 0.024 |   0.988 |   -2.235 | 
     | \tx_core/axi_master /FE_OCP_RBC52394_n2242         | A ^ -> Y v         | INVX8    | 0.015 | 0.030 |   1.018 |   -2.205 | 
     | \tx_core/axi_master /FE_RC_107297_0                | A v -> Y v         | AND2X2   | 0.028 | 0.050 |   1.068 |   -2.154 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A v -> Y ^         | INVX8    | 0.056 | 0.035 |   1.103 |   -2.119 | 
     | \tx_core/axi_master /FE_OCP_RBC52400_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.048 | 0.045 |   1.149 |   -2.074 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52668_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.111 | 0.069 |   1.217 |   -2.005 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53763_FE_OCP_RBN52668_ | A ^ -> Y ^         | BUFX4    | 0.094 | 0.064 |   1.281 |   -1.941 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52665_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.107 | 0.060 |   1.342 |   -1.881 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53804_FE_OCP_RBN52665_ | A v -> Y v         | BUFX2    | 0.265 | 0.162 |   1.504 |   -1.719 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53805_FE_OCP_RBN52665_ | A v -> Y v         | BUFX4    | 0.173 | 0.208 |   1.712 |   -1.510 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_98962_0                 | C v -> Y ^         | NAND3X1  | 0.051 | 0.102 |   1.814 |   -1.408 | 
     | \tx_core/axi_master /FE_OFC44776_FE_OCPN2963_n2654 | A ^ -> Y ^         | BUFX4    | 0.093 | 0.067 |   1.882 |   -1.340 | 
     | \tx_core/axi_master /U909                          | A ^ -> Y ^         | OR2X2    | 0.039 | 0.074 |   1.956 |   -1.267 | 
     | \tx_core/axi_master /FE_OCP_RBC17385_n2656         | A ^ -> Y v         | INVX8    | 0.016 | 0.023 |   1.979 |   -1.243 | 
     | \tx_core/axi_master /FE_RC_9725_0                  | S v -> Y ^         | MUX2X1   | 0.122 | 0.098 |   2.077 |   -1.146 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.122 | 0.001 |   2.078 |   -1.145 | 
     | g[0][18]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.222 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.267 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.325 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.374 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.475 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.566 | 
     | FECTS_clks_clk___L6_I66                            | A v -> Y ^   | INVX8    | 0.231 | 0.202 |   0.545 |    3.767 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.231 | 0.010 |   0.555 |    3.777 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.506
- Setup                         2.730
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.974
- Arrival Time                  2.221
= Slack Time                   -3.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.554 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.461 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.310 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -2.263 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -2.222 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -2.201 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -2.188 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -2.094 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -2.048 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -2.019 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -1.972 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -1.932 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -1.874 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -1.837 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -1.716 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -1.681 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -1.635 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.545 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.492 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.456 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.367 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.335 | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.058 | 0.060 |   1.921 |   -1.275 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.024 | 0.056 |   1.977 |   -1.218 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.030 | 0.030 |   2.008 |   -1.188 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC53955_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.036 | 0.058 |   2.066 |   -1.130 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_116290_0            | A ^ -> Y ^            | BUFX4    | 0.056 | 0.052 |   2.118 |   -1.078 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98409_0             | S ^ -> Y ^            | MUX2X1   | 0.115 | 0.103 |   2.220 |   -0.975 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | D ^                   | DFFPOSX1 | 0.115 | 0.001 |   2.221 |   -0.974 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.196 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.240 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.298 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.347 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.260 |    3.455 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.130 | 0.052 |   0.312 |    3.507 | 
     | FECTS_clks_clk___L6_I16                    | A v -> Y ^   | INVX8    | 0.197 | 0.180 |   0.491 |    3.687 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] | CLK ^        | DFFPOSX1 | 0.209 | 0.015 |   0.506 |    3.702 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.541
- Setup                         2.765
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.975
- Arrival Time                  2.215
= Slack Time                   -3.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.531 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.462 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.427 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.349 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.304 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.230 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -2.149 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -2.056 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -1.990 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -1.865 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.758 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.475 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.283 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.239 | 
     | \tx_core/axi_master /FE_RC_84136_0                 | A ^ -> Y v         | NAND2X1  | 0.038 | 0.035 |   1.986 |   -1.204 | 
     | \tx_core/axi_master /FE_RC_84135_0                 | A v -> Y v         | AND2X2   | 0.015 | 0.048 |   2.034 |   -1.156 | 
     | \tx_core/axi_master /FE_OCPC48064_FE_OFN44887_FE_O | A v -> Y v         | BUFX4    | 0.076 | 0.064 |   2.098 |   -1.091 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_56675_0                 | S v -> Y ^         | MUX2X1   | 0.118 | 0.116 |   2.214 |   -0.975 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.118 | 0.001 |   2.215 |   -0.975 | 
     | g[1][14]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.190 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.235 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.292 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.341 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.442 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.186 | 0.089 |   0.341 |    3.531 | 
     | FECTS_clks_clk___L6_I61                            | A v -> Y ^   | INVX8    | 0.214 | 0.196 |   0.537 |    3.726 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.214 | 0.004 |   0.541 |    3.731 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.549
- Setup                         3.072
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -1.273
- Arrival Time                  1.913
= Slack Time                   -3.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.527 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.458 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.423 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.346 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.301 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.226 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -2.174 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -2.114 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -2.053 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -1.994 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -1.943 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -1.918 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -1.882 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -1.841 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -1.786 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.465 |   -1.722 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43160_tx_core_pfifo_pus | A ^ -> Y v         | INVX8    | 0.114 | 0.041 |   1.506 |   -1.680 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_81570_0                 | A v -> Y v         | AND2X2   | 0.062 | 0.159 |   1.665 |   -1.521 | 
     | \tx_core/axi_master /FE_RC_81568_0                 | A v -> Y v         | AND2X2   | 0.048 | 0.058 |   1.723 |   -1.463 | 
     | \tx_core/axi_master /FE_RC_81569_0                 | A v -> Y ^         | INVX8    | 0.039 | 0.038 |   1.760 |   -1.426 | 
     | \tx_core/axi_master /U2570                         | A ^ -> Y v         | INVX8    | 0.027 | 0.036 |   1.796 |   -1.390 | 
     | \tx_core/axi_master /U2760                         | S v -> Y ^         | MUX2X1   | 0.139 | 0.116 |   1.912 |   -1.274 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.139 | 0.002 |   1.913 |   -1.273 | 
     | g[1][11]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.186 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.231 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.288 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.338 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.438 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.529 | 
     | FECTS_clks_clk___L6_I65                            | A v -> Y ^   | INVX8    | 0.259 | 0.185 |   0.528 |    3.714 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.267 | 0.021 |   0.549 |    3.735 | 
     | g[1][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.546
- Setup                         2.637
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.841
- Arrival Time                  2.327
= Slack Time                   -3.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.509 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.440 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.405 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.328 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.283 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.208 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -2.156 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -2.096 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -2.035 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -1.976 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -1.925 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -1.900 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -1.864 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -1.823 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -1.768 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.465 |   -1.703 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43159_tx_core_pfifo_pus | A ^ -> Y v         | INVX1    | 0.022 | 0.036 |   1.500 |   -1.668 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_97596_0                 | B v -> Y ^         | NAND2X1  | 0.065 | 0.037 |   1.537 |   -1.631 | 
     | \tx_core/axi_master /FE_OFC26451_n24               | A ^ -> Y ^         | BUFX4    | 0.022 | 0.027 |   1.564 |   -1.604 | 
     | \tx_core/axi_master /FE_RC_97083_0                 | A ^ -> Y v         | INVX8    | 0.054 | 0.032 |   1.596 |   -1.572 | 
     | \tx_core/axi_master /FE_OFC26680_n24               | A v -> Y ^         | INVX8    | 0.077 | 0.078 |   1.674 |   -1.494 | 
     | \tx_core/axi_master /U109                          | C ^ -> Y v         | OAI21X1  | 0.022 | 0.061 |   1.735 |   -1.433 | 
     | \tx_core/axi_master /FE_OFC27294_memif_pcfifo2_f0_ | A v -> Y ^         | INVX4    | 0.018 | 0.026 |   1.761 |   -1.407 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27293_memif_pcfifo2_f0_ | A ^ -> Y v         | INVX8    | 0.076 | 0.039 |   1.800 |   -1.368 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A v -> Y v         | AND2X2   | 0.057 | 0.089 |   1.889 |   -1.279 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_64658_0             | A v -> Y v         | AND2X1   | 0.019 | 0.046 |   1.935 |   -1.233 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_64657_0             | B v -> Y v         | AND2X2   | 0.170 | 0.110 |   2.045 |   -1.123 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC52867_FE_OCP_R | A v -> Y v         | BUFX4    | 0.078 | 0.109 |   2.154 |   -1.014 | 
     | BN3497_n5023                                       |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_99536_0             | S v -> Y ^         | MUX2X1   | 0.072 | 0.072 |   2.225 |   -0.943 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC52874_FE_OFN29 | A ^ -> Y ^         | BUFX4    | 0.130 | 0.079 |   2.304 |   -0.864 | 
     | 718_n4276                                          |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29]         | D ^                | DFFPOSX1 | 0.134 | 0.022 |   2.327 |   -0.841 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.168 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.213 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.270 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.320 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.425 | 
     | FECTS_clks_clk___L5_I8                     | A ^ -> Y v   | INVX8    | 0.142 | 0.070 |   0.327 |    3.495 | 
     | FECTS_clks_clk___L6_I51                    | A v -> Y ^   | INVX8    | 0.229 | 0.210 |   0.537 |    3.705 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.229 | 0.009 |   0.546 |    3.714 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.508
- Setup                         2.593
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.835
- Arrival Time                  2.294
= Slack Time                   -3.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.487 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.394 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.244 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -2.196 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -2.155 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -2.134 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -2.121 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -2.027 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -1.981 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -1.952 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -1.905 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -1.865 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -1.807 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -1.770 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -1.650 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -1.614 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -1.569 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.478 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.425 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.389 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.300 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.268 | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.058 | 0.060 |   1.921 |   -1.208 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.024 | 0.056 |   1.977 |   -1.151 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.030 | 0.030 |   2.008 |   -1.121 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC53953_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.032 | 0.050 |   2.058 |   -1.071 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52210_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.037 | 0.054 |   2.111 |   -1.017 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49201_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.022 | 0.043 |   2.155 |   -0.974 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52214_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX4    | 0.035 | 0.039 |   2.194 |   -0.935 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_97779_0             | S ^ -> Y ^            | MUX2X1   | 0.120 | 0.099 |   2.293 |   -0.836 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10]         | D ^                   | DFFPOSX1 | 0.120 | 0.001 |   2.294 |   -0.835 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.129 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.174 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.231 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.280 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.260 |    3.388 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.130 | 0.052 |   0.312 |    3.440 | 
     | FECTS_clks_clk___L6_I15                    | A v -> Y ^   | INVX8    | 0.206 | 0.194 |   0.505 |    3.634 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.206 | 0.003 |   0.508 |    3.637 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[30] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.527
- Setup                         2.369
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.592
- Arrival Time                  2.501
= Slack Time                   -3.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.643
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] v |          | 0.061 |       |   0.643 |   -2.450 | 
     | FE_OCP_RBC54142_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.028 | 0.063 |   0.706 |   -2.388 | 
     | FE_OCP_RBC54183_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.122 | 0.080 |   0.785 |   -2.308 | 
     | FE_OCP_RBC54182_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.115 | 0.113 |   0.898 |   -2.196 | 
     | FE_OCP_RBC52623_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.098 | 0.075 |   0.973 |   -2.121 | 
     | FE_OCPUNCOC52691_FE_OCP_RBN52623_m_r_dch_RDATA_0_  | A v -> Y v           | BUFX4    | 0.071 | 0.130 |   1.103 |   -1.991 | 
     | \tx_core/axi_master /FE_RC_113761_0                | A v -> Y ^           | XOR2X1   | 0.065 | 0.064 |   1.167 |   -1.926 | 
     | \tx_core/axi_master /FE_OCPC47973_FE_RN_1792_0     | A ^ -> Y ^           | BUFX4    | 0.032 | 0.033 |   1.200 |   -1.893 | 
     | \tx_core/axi_master /FE_RC_115471_0                | C ^ -> Y v           | NAND3X1  | 0.019 | 0.020 |   1.220 |   -1.874 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B v -> Y v           | OR2X2    | 0.022 | 0.060 |   1.280 |   -1.814 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^           | INVX8    | 0.106 | 0.043 |   1.323 |   -1.771 | 
     | \tx_core/axi_master /FE_RC_113399_0                | A ^ -> Y v           | INVX8    | 0.113 | 0.113 |   1.436 |   -1.658 | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^           | AOI21X1  | 0.034 | 0.130 |   1.566 |   -1.527 | 
     | \tx_core/axi_master /FE_OCP_RBC54190_FE_OCPUNCON33 | A ^ -> Y ^           | BUFX2    | 0.031 | 0.049 |   1.615 |   -1.478 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54189_FE_OCPUNCON33 | A ^ -> Y v           | INVX8    | 0.018 | 0.028 |   1.643 |   -1.450 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^           | INVX8    | 0.073 | 0.036 |   1.679 |   -1.415 | 
     | wdata_2_                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | B ^ -> Y v           | NAND2X1  | 0.250 | 0.046 |   1.725 |   -1.368 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v           | OR2X2    | 0.052 | 0.093 |   1.818 |   -1.275 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A v -> Y ^           | INVX8    | 0.045 | 0.042 |   1.860 |   -1.233 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54199_n161      | A ^ -> Y ^           | BUFX4    | 0.059 | 0.051 |   1.911 |   -1.183 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^           | AND2X2   | 0.034 | 0.056 |   1.966 |   -1.127 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v           | INVX8    | 0.034 | 0.029 |   1.995 |   -1.098 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^           | INVX8    | 0.056 | 0.043 |   2.038 |   -1.056 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v           | INVX8    | 0.045 | 0.040 |   2.078 |   -1.016 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC54134_FE_OCP_RBN95 | A v -> Y v           | BUFX4    | 0.018 | 0.059 |   2.136 |   -0.957 | 
     | 95_n4690                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_115029_0            | A v -> Y v           | BUFX4    | 0.028 | 0.059 |   2.195 |   -0.898 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A v -> Y ^           | INVX8    | 0.034 | 0.041 |   2.236 |   -0.857 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9598_n4690      | A ^ -> Y v           | INVX8    | 0.019 | 0.028 |   2.264 |   -0.829 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48719_FE_OCP_RBN95 | A v -> Y v           | BUFX4    | 0.010 | 0.052 |   2.316 |   -0.777 | 
     | 98_n4690                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U4715                     | S v -> Y ^           | MUX2X1   | 0.044 | 0.044 |   2.360 |   -0.733 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC52877_n5296    | A ^ -> Y ^           | BUFX2    | 0.163 | 0.130 |   2.490 |   -0.604 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[30]         | D ^                  | DFFPOSX1 | 0.163 | 0.012 |   2.501 |   -0.592 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.093 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.138 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.196 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.245 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.260 |    3.353 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.130 | 0.052 |   0.312 |    3.405 | 
     | FECTS_clks_clk___L6_I17                    | A v -> Y ^   | INVX8    | 0.252 | 0.179 |   0.490 |    3.584 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[30] | CLK ^        | DFFPOSX1 | 0.266 | 0.037 |   0.527 |    3.621 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.546
- Setup                         2.471
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.676
- Arrival Time                  2.414
= Slack Time                   -3.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.431 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.362 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.327 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.250 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.205 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.130 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -2.078 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -2.018 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -1.957 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -1.898 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -1.847 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -1.822 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -1.786 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -1.745 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -1.690 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.465 |   -1.625 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43159_tx_core_pfifo_pus | A ^ -> Y v         | INVX1    | 0.022 | 0.036 |   1.500 |   -1.590 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_97596_0                 | B v -> Y ^         | NAND2X1  | 0.065 | 0.037 |   1.537 |   -1.553 | 
     | \tx_core/axi_master /FE_OFC26451_n24               | A ^ -> Y ^         | BUFX4    | 0.022 | 0.027 |   1.564 |   -1.526 | 
     | \tx_core/axi_master /FE_RC_97083_0                 | A ^ -> Y v         | INVX8    | 0.054 | 0.032 |   1.596 |   -1.494 | 
     | \tx_core/axi_master /FE_OFC26680_n24               | A v -> Y ^         | INVX8    | 0.077 | 0.078 |   1.674 |   -1.416 | 
     | \tx_core/axi_master /U109                          | C ^ -> Y v         | OAI21X1  | 0.022 | 0.061 |   1.735 |   -1.355 | 
     | \tx_core/axi_master /FE_OFC27294_memif_pcfifo2_f0_ | A v -> Y ^         | INVX4    | 0.018 | 0.026 |   1.761 |   -1.329 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27293_memif_pcfifo2_f0_ | A ^ -> Y v         | INVX8    | 0.076 | 0.039 |   1.800 |   -1.290 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A v -> Y v         | AND2X2   | 0.057 | 0.089 |   1.889 |   -1.201 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_64658_0             | A v -> Y v         | AND2X1   | 0.019 | 0.046 |   1.935 |   -1.155 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_64657_0             | B v -> Y v         | AND2X2   | 0.170 | 0.110 |   2.045 |   -1.045 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC52867_FE_OCP_R | A v -> Y v         | BUFX4    | 0.078 | 0.109 |   2.154 |   -0.936 | 
     | BN3497_n5023                                       |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC48133_FE_OCP_RBN34 | A v -> Y v         | BUFX2    | 0.050 | 0.078 |   2.231 |   -0.859 | 
     | 97_n5023                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC33124_FE_OCP_RBN34 | A v -> Y v         | BUFX4    | 0.023 | 0.061 |   2.292 |   -0.798 | 
     | 97_n5023                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3203_0              | S v -> Y ^         | MUX2X1   | 0.152 | 0.120 |   2.412 |   -0.678 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[20]         | D ^                | DFFPOSX1 | 0.152 | 0.002 |   2.414 |   -0.676 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.090 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.135 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.192 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.242 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.347 | 
     | FECTS_clks_clk___L5_I8                     | A ^ -> Y v   | INVX8    | 0.142 | 0.070 |   0.327 |    3.417 | 
     | FECTS_clks_clk___L6_I50                    | A v -> Y ^   | INVX8    | 0.230 | 0.182 |   0.509 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[20] | CLK ^        | DFFPOSX1 | 0.249 | 0.036 |   0.546 |    3.636 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][13] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.546
- Setup                         2.730
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.933
- Arrival Time                  2.143
= Slack Time                   -3.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.418 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.348 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.313 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.236 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.191 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A v -> Y v         | AND2X2   | 0.026 | 0.079 |   0.964 |   -2.112 | 
     | \tx_core/axi_master /FE_OCP_RBC52395_n2242         | A v -> Y ^         | INVX4    | 0.014 | 0.024 |   0.988 |   -2.089 | 
     | \tx_core/axi_master /FE_OCP_RBC52394_n2242         | A ^ -> Y v         | INVX8    | 0.015 | 0.030 |   1.018 |   -2.058 | 
     | \tx_core/axi_master /FE_RC_107297_0                | A v -> Y v         | AND2X2   | 0.028 | 0.050 |   1.068 |   -2.008 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A v -> Y ^         | INVX8    | 0.056 | 0.035 |   1.103 |   -1.973 | 
     | \tx_core/axi_master /FE_OCP_RBC52400_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.048 | 0.045 |   1.149 |   -1.928 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52668_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.111 | 0.069 |   1.217 |   -1.859 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53763_FE_OCP_RBN52668_ | A ^ -> Y ^         | BUFX4    | 0.094 | 0.064 |   1.281 |   -1.795 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52665_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.107 | 0.060 |   1.342 |   -1.735 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53804_FE_OCP_RBN52665_ | A v -> Y v         | BUFX2    | 0.265 | 0.162 |   1.504 |   -1.572 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52430_tx_core_pfifo | A v -> Y v         | BUFX2    | 0.121 | 0.150 |   1.653 |   -1.423 | 
     | _push_0                                            |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U338                          | A v -> Y ^         | INVX8    | 0.066 | 0.059 |   1.712 |   -1.364 | 
     | \tx_core/axi_master /FE_OCPC52185_n299             | A ^ -> Y ^         | BUFX2    | 0.119 | 0.104 |   1.816 |   -1.260 | 
     | \tx_core/axi_master /FE_RC_113109_0                | A ^ -> Y v         | INVX8    | 0.073 | 0.046 |   1.862 |   -1.214 | 
     | \tx_core/axi_master /FE_OCPC31821_n2316            | A v -> Y v         | BUFX2    | 0.022 | 0.063 |   1.926 |   -1.151 | 
     | \tx_core/axi_master /U2133                         | S v -> Y ^         | MUX2X1   | 0.062 | 0.057 |   1.983 |   -1.094 | 
     | \tx_core/axi_master /FE_OCPC49176_link_datain_0_13 | A ^ -> Y ^         | BUFX4    | 0.027 | 0.030 |   2.013 |   -1.064 | 
     | _                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2784                         | A ^ -> Y v         | INVX8    | 0.032 | 0.030 |   2.042 |   -1.034 | 
     | \tx_core/axi_master /FE_RC_113113_0                | A v -> Y ^         | MUX2X1   | 0.113 | 0.100 |   2.142 |   -0.934 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.113 | 0.001 |   2.143 |   -0.933 | 
     | g[1][13]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.076 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.121 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.179 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.228 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.328 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.420 | 
     | FECTS_clks_clk___L6_I63                            | A v -> Y ^   | INVX8    | 0.206 | 0.199 |   0.542 |    3.618 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.206 | 0.004 |   0.546 |    3.623 | 
     | g[1][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.549
- Setup                         2.463
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.664
- Arrival Time                  2.412
= Slack Time                   -3.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.418 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.348 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.313 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.236 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.191 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.116 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -2.036 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -1.943 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -1.876 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -1.751 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.644 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.361 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.170 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.126 | 
     | \tx_core/axi_master /FE_RC_84136_0                 | A ^ -> Y v         | NAND2X1  | 0.038 | 0.035 |   1.986 |   -1.090 | 
     | \tx_core/axi_master /FE_RC_84135_0                 | A v -> Y v         | AND2X2   | 0.015 | 0.048 |   2.034 |   -1.042 | 
     | \tx_core/axi_master /FE_OCPC48064_FE_OFN44887_FE_O | A v -> Y v         | BUFX4    | 0.076 | 0.064 |   2.098 |   -0.978 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53934_FE_OFN44887_FE_O | A v -> Y v         | BUFX2    | 0.042 | 0.082 |   2.180 |   -0.896 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48067_FE_OFN44887_FE_O | A v -> Y v         | BUFX2    | 0.039 | 0.065 |   2.245 |   -0.831 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC19332_n2669         | A v -> Y v         | BUFX4    | 0.023 | 0.060 |   2.305 |   -0.771 | 
     | \tx_core/axi_master /FE_RC_58670_0                 | S v -> Y ^         | MUX2X1   | 0.130 | 0.105 |   2.411 |   -0.666 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.130 | 0.001 |   2.412 |   -0.664 | 
     | g[1][15]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.076 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.121 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.179 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.228 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.328 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.186 | 0.089 |   0.341 |    3.417 | 
     | FECTS_clks_clk___L6_I59                            | A v -> Y ^   | INVX8    | 0.211 | 0.199 |   0.540 |    3.616 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.211 | 0.008 |   0.549 |    3.625 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.556
- Setup                         2.282
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.476
- Arrival Time                  2.597
= Slack Time                   -3.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.414 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.345 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.310 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.233 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.188 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.113 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -2.033 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -1.939 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -1.873 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -1.748 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.641 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.358 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.166 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.122 | 
     | \tx_core/axi_master /FE_RC_84136_0                 | A ^ -> Y v         | NAND2X1  | 0.038 | 0.035 |   1.986 |   -1.087 | 
     | \tx_core/axi_master /FE_RC_84135_0                 | A v -> Y v         | AND2X2   | 0.015 | 0.048 |   2.034 |   -1.039 | 
     | \tx_core/axi_master /FE_OCPC48064_FE_OFN44887_FE_O | A v -> Y v         | BUFX4    | 0.076 | 0.064 |   2.098 |   -0.975 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48070_FE_OFN44887_FE_O | A v -> Y v         | BUFX2    | 0.041 | 0.083 |   2.181 |   -0.892 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC32366_FE_OCP_RBN19334_ | A v -> Y v         | BUFX4    | 0.038 | 0.071 |   2.252 |   -0.821 | 
     | n2669                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48088_FE_OCP_RBN19334_ | A v -> Y v         | BUFX2    | 0.185 | 0.122 |   2.374 |   -0.699 | 
     | n2669                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2625                         | S v -> Y ^         | MUX2X1   | 0.047 | 0.091 |   2.464 |   -0.609 | 
     | \tx_core/axi_master /FE_OCPUNCOC48556_n1998        | A ^ -> Y ^         | BUFX2    | 0.151 | 0.123 |   2.587 |   -0.486 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.151 | 0.010 |   2.597 |   -0.476 | 
     | g[1][2]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.073 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.118 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.175 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.225 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.330 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.191 | 0.077 |   0.334 |    3.407 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.230 | 0.208 |   0.542 |    3.615 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.232 | 0.014 |   0.556 |    3.629 | 
     | g[1][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[27] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.537
- Setup                         2.424
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.637
- Arrival Time                  2.418
= Slack Time                   -3.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.643
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] v |          | 0.061 |       |   0.643 |   -2.412 | 
     | FE_OCP_RBC54142_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.028 | 0.063 |   0.706 |   -2.350 | 
     | FE_OCP_RBC54183_m_r_dch_RDATA_0_                   | A v -> Y v           | BUFX4    | 0.122 | 0.080 |   0.785 |   -2.270 | 
     | FE_OCP_RBC54182_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.115 | 0.113 |   0.898 |   -2.158 | 
     | FE_OCP_RBC52623_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.098 | 0.075 |   0.973 |   -2.083 | 
     | FE_OCPUNCOC52691_FE_OCP_RBN52623_m_r_dch_RDATA_0_  | A v -> Y v           | BUFX4    | 0.071 | 0.130 |   1.103 |   -1.953 | 
     | \tx_core/axi_master /FE_RC_113761_0                | A v -> Y ^           | XOR2X1   | 0.065 | 0.064 |   1.167 |   -1.888 | 
     | \tx_core/axi_master /FE_OCPC47973_FE_RN_1792_0     | A ^ -> Y ^           | BUFX4    | 0.032 | 0.033 |   1.200 |   -1.855 | 
     | \tx_core/axi_master /FE_RC_115471_0                | C ^ -> Y v           | NAND3X1  | 0.019 | 0.020 |   1.220 |   -1.836 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B v -> Y v           | OR2X2    | 0.022 | 0.060 |   1.280 |   -1.776 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^           | INVX8    | 0.106 | 0.043 |   1.323 |   -1.733 | 
     | \tx_core/axi_master /FE_RC_113399_0                | A ^ -> Y v           | INVX8    | 0.113 | 0.113 |   1.436 |   -1.620 | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^           | AOI21X1  | 0.034 | 0.130 |   1.566 |   -1.489 | 
     | \tx_core/axi_master /FE_OCP_RBC54190_FE_OCPUNCON33 | A ^ -> Y ^           | BUFX2    | 0.031 | 0.049 |   1.615 |   -1.440 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54189_FE_OCPUNCON33 | A ^ -> Y v           | INVX8    | 0.018 | 0.028 |   1.643 |   -1.412 | 
     | 439_FE_OFN27540_memif_pcfifo1_f0_wdata_2_          |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^           | INVX8    | 0.073 | 0.036 |   1.679 |   -1.377 | 
     | wdata_2_                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | B ^ -> Y v           | NAND2X1  | 0.250 | 0.046 |   1.725 |   -1.330 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v           | OR2X2    | 0.052 | 0.093 |   1.818 |   -1.237 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A v -> Y ^           | INVX8    | 0.045 | 0.042 |   1.860 |   -1.195 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54199_n161      | A ^ -> Y ^           | BUFX4    | 0.059 | 0.051 |   1.911 |   -1.145 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^           | AND2X2   | 0.034 | 0.056 |   1.966 |   -1.089 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v           | INVX8    | 0.034 | 0.029 |   1.995 |   -1.060 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^           | INVX8    | 0.056 | 0.043 |   2.038 |   -1.018 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v           | INVX8    | 0.045 | 0.040 |   2.078 |   -0.978 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC54134_FE_OCP_RBN95 | A v -> Y v           | BUFX4    | 0.018 | 0.059 |   2.136 |   -0.919 | 
     | 95_n4690                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_115029_0            | A v -> Y v           | BUFX4    | 0.028 | 0.059 |   2.195 |   -0.860 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48714_FE_OCP_RBN95 | A v -> Y v           | BUFX4    | 0.026 | 0.066 |   2.262 |   -0.794 | 
     | 95_n4690                                           |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_1987_0              | A v -> Y ^           | INVX2    | 0.041 | 0.045 |   2.307 |   -0.749 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_3307_0              | S ^ -> Y ^           | MUX2X1   | 0.136 | 0.110 |   2.417 |   -0.639 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[27]         | D ^                  | DFFPOSX1 | 0.136 | 0.001 |   2.418 |   -0.637 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.055 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.100 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.158 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.207 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.312 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.191 | 0.077 |   0.334 |    3.389 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.217 | 0.198 |   0.532 |    3.587 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[27] | CLK ^        | DFFPOSX1 | 0.217 | 0.005 |   0.537 |    3.592 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][1] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.555
- Setup                         2.685
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.880
- Arrival Time                  2.175
= Slack Time                   -3.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.397 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.327 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.292 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.215 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.170 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A v -> Y v         | AND2X2   | 0.026 | 0.079 |   0.964 |   -2.091 | 
     | \tx_core/axi_master /FE_OCP_RBC52395_n2242         | A v -> Y ^         | INVX4    | 0.014 | 0.024 |   0.988 |   -2.068 | 
     | \tx_core/axi_master /FE_OCP_RBC52394_n2242         | A ^ -> Y v         | INVX8    | 0.015 | 0.030 |   1.018 |   -2.037 | 
     | \tx_core/axi_master /FE_RC_107297_0                | A v -> Y v         | AND2X2   | 0.028 | 0.050 |   1.068 |   -1.987 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A v -> Y ^         | INVX8    | 0.056 | 0.035 |   1.103 |   -1.952 | 
     | \tx_core/axi_master /FE_OCP_RBC52400_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.048 | 0.045 |   1.149 |   -1.907 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52668_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.111 | 0.069 |   1.217 |   -1.838 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53763_FE_OCP_RBN52668_ | A ^ -> Y ^         | BUFX4    | 0.094 | 0.064 |   1.281 |   -1.774 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52665_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.107 | 0.060 |   1.342 |   -1.714 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53804_FE_OCP_RBN52665_ | A v -> Y v         | BUFX2    | 0.265 | 0.162 |   1.504 |   -1.551 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53805_FE_OCP_RBN52665_ | A v -> Y v         | BUFX4    | 0.173 | 0.208 |   1.712 |   -1.343 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_98962_0                 | C v -> Y ^         | NAND3X1  | 0.051 | 0.102 |   1.814 |   -1.241 | 
     | \tx_core/axi_master /FE_OFC44776_FE_OCPN2963_n2654 | A ^ -> Y ^         | BUFX4    | 0.093 | 0.067 |   1.882 |   -1.173 | 
     | \tx_core/axi_master /U909                          | A ^ -> Y ^         | OR2X2    | 0.039 | 0.074 |   1.956 |   -1.100 | 
     | \tx_core/axi_master /FE_OCP_RBC17385_n2656         | A ^ -> Y v         | INVX8    | 0.016 | 0.023 |   1.979 |   -1.076 | 
     | \tx_core/axi_master /FE_OCPC52202_FE_OCP_RBN17385_ | A v -> Y v         | BUFX2    | 0.015 | 0.043 |   2.022 |   -1.033 | 
     | n2656                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC52203_FE_OCP_RBN17385_ | A v -> Y v         | BUFX2    | 0.019 | 0.046 |   2.068 |   -0.987 | 
     | n2656                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_9762_0                  | S v -> Y ^         | MUX2X1   | 0.133 | 0.106 |   2.174 |   -0.881 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.133 | 0.001 |   2.175 |   -0.880 | 
     | g[0][1]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.055 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.100 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.158 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.207 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.307 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.399 | 
     | FECTS_clks_clk___L6_I66                            | A v -> Y ^   | INVX8    | 0.231 | 0.202 |   0.545 |    3.600 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.231 | 0.010 |   0.555 |    3.610 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.560
- Setup                         2.455
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.644
- Arrival Time                  2.385
= Slack Time                   -3.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.370 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.301 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.266 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.189 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.144 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A v -> Y v         | AND2X2   | 0.026 | 0.079 |   0.964 |   -2.065 | 
     | \tx_core/axi_master /FE_OCP_RBC52395_n2242         | A v -> Y ^         | INVX4    | 0.014 | 0.024 |   0.988 |   -2.041 | 
     | \tx_core/axi_master /FE_OCP_RBC52394_n2242         | A ^ -> Y v         | INVX8    | 0.015 | 0.030 |   1.018 |   -2.011 | 
     | \tx_core/axi_master /FE_RC_107297_0                | A v -> Y v         | AND2X2   | 0.028 | 0.050 |   1.068 |   -1.961 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A v -> Y ^         | INVX8    | 0.056 | 0.035 |   1.103 |   -1.926 | 
     | \tx_core/axi_master /FE_OCP_RBC52400_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.048 | 0.045 |   1.149 |   -1.880 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52668_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.111 | 0.069 |   1.217 |   -1.812 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53763_FE_OCP_RBN52668_ | A ^ -> Y ^         | BUFX4    | 0.094 | 0.064 |   1.281 |   -1.747 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52665_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.107 | 0.060 |   1.342 |   -1.687 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53804_FE_OCP_RBN52665_ | A v -> Y v         | BUFX2    | 0.265 | 0.162 |   1.504 |   -1.525 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53805_FE_OCP_RBN52665_ | A v -> Y v         | BUFX4    | 0.173 | 0.208 |   1.712 |   -1.317 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_98962_0                 | C v -> Y ^         | NAND3X1  | 0.051 | 0.102 |   1.814 |   -1.214 | 
     | \tx_core/axi_master /FE_OFC44776_FE_OCPN2963_n2654 | A ^ -> Y ^         | BUFX4    | 0.093 | 0.067 |   1.882 |   -1.147 | 
     | \tx_core/axi_master /U909                          | A ^ -> Y ^         | OR2X2    | 0.039 | 0.074 |   1.956 |   -1.073 | 
     | \tx_core/axi_master /FE_OCP_RBC17385_n2656         | A ^ -> Y v         | INVX8    | 0.016 | 0.023 |   1.979 |   -1.050 | 
     | \tx_core/axi_master /FE_OCPC52202_FE_OCP_RBN17385_ | A v -> Y v         | BUFX2    | 0.015 | 0.043 |   2.022 |   -1.006 | 
     | n2656                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC52204_FE_OCP_RBN17385_ | A v -> Y v         | BUFX4    | 0.083 | 0.066 |   2.088 |   -0.941 | 
     | n2656                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_116286_0                | A v -> Y v         | BUFX2    | 0.029 | 0.073 |   2.161 |   -0.867 | 
     | \tx_core/axi_master /FE_OCPC53937_FE_OFN28117_FE_O | A v -> Y v         | BUFX2    | 0.025 | 0.052 |   2.214 |   -0.815 | 
     | CP_RBN17387_n2656                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_9768_0                  | S v -> Y ^         | MUX2X1   | 0.045 | 0.047 |   2.260 |   -0.769 | 
     | \tx_core/axi_master /FE_OFC51833_n1858             | A ^ -> Y ^         | BUFX2    | 0.140 | 0.116 |   2.376 |   -0.653 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.140 | 0.008 |   2.385 |   -0.644 | 
     | g[0][0]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.029 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.074 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.131 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.181 | 
     | FECTS_clks_clk___L4_I1                             | A v -> Y ^   | INVX8    | 0.111 | 0.113 |   0.264 |    3.293 | 
     | FECTS_clks_clk___L5_I3                             | A ^ -> Y v   | INVX8    | 0.167 | 0.075 |   0.340 |    3.368 | 
     | FECTS_clks_clk___L6_I23                            | A v -> Y ^   | INVX8    | 0.225 | 0.207 |   0.547 |    3.576 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.225 | 0.014 |   0.560 |    3.589 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.544
- Setup                         2.751
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.957
- Arrival Time                  2.068
= Slack Time                   -3.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.367 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.298 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.263 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.186 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.140 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.066 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -2.013 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -1.954 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -1.893 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -1.834 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -1.783 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -1.757 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -1.722 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -1.681 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -1.626 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.465 |   -1.561 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43160_tx_core_pfifo_pus | A ^ -> Y v         | INVX8    | 0.114 | 0.041 |   1.506 |   -1.520 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | FE_OCPC49164_tx_core_pfifo_push_2                  | A v -> Y v         | BUFX2    | 0.049 | 0.138 |   1.644 |   -1.382 | 
     | FE_OCPUNCOC35673_tx_core_pfifo_push_2              | A v -> Y v         | BUFX4    | 0.120 | 0.085 |   1.728 |   -1.297 | 
     | \tx_core/axi_master /U2176                         | S v -> Y ^         | MUX2X1   | 0.062 | 0.096 |   1.825 |   -1.201 | 
     | \tx_core/axi_master /FE_OCPC32316_link_datain_2_18 | A ^ -> Y ^         | BUFX4    | 0.086 | 0.065 |   1.890 |   -1.136 | 
     | _                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2861                         | A ^ -> Y v         | INVX8    | 0.034 | 0.025 |   1.914 |   -1.111 | 
     | \tx_core/axi_master /U2862                         | A v -> Y ^         | MUX2X1   | 0.045 | 0.047 |   1.961 |   -1.064 | 
     | \tx_core/axi_master /FE_OCPUNCOC52866_n1711        | A ^ -> Y ^         | BUFX2    | 0.116 | 0.102 |   2.063 |   -0.963 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.116 | 0.005 |   2.068 |   -0.957 | 
     | g[0][18]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.071 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.128 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.177 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.278 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.186 | 0.089 |   0.341 |    3.367 | 
     | FECTS_clks_clk___L6_I59                            | A v -> Y ^   | INVX8    | 0.211 | 0.199 |   0.540 |    3.566 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.211 | 0.004 |   0.544 |    3.570 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.512
- Setup                         2.468
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.706
- Arrival Time                  2.299
= Slack Time                   -3.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.362 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.269 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.119 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -2.071 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -2.031 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -2.010 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -1.997 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -1.903 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -1.856 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -1.828 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -1.781 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -1.740 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -1.682 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -1.646 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -1.525 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -1.490 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -1.444 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.353 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.300 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.264 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.176 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.143 | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.058 | 0.060 |   1.921 |   -1.083 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.024 | 0.056 |   1.977 |   -1.027 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.030 | 0.030 |   2.008 |   -0.997 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC53953_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.032 | 0.050 |   2.058 |   -0.946 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52210_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.037 | 0.054 |   2.112 |   -0.893 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49201_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.022 | 0.043 |   2.155 |   -0.849 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52214_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX4    | 0.035 | 0.039 |   2.194 |   -0.810 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U5217                     | S ^ -> Y ^            | MUX2X1   | 0.126 | 0.104 |   2.297 |   -0.707 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | D ^                   | DFFPOSX1 | 0.126 | 0.001 |   2.299 |   -0.706 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.004 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.049 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.107 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.156 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.259 |    3.264 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.130 | 0.052 |   0.311 |    3.316 | 
     | FECTS_clks_clk___L6_I15                    | A v -> Y ^   | INVX8    | 0.206 | 0.194 |   0.505 |    3.509 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] | CLK ^        | DFFPOSX1 | 0.206 | 0.007 |   0.513 |    3.517 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.516
- Setup                         2.345
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.579
- Arrival Time                  2.419
= Slack Time                   -2.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.339 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.269 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.235 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.157 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.112 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.037 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -1.985 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -1.926 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -1.865 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -1.805 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -1.755 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -1.729 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -1.694 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -1.653 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -1.598 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.465 |   -1.533 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43159_tx_core_pfifo_pus | A ^ -> Y v         | INVX1    | 0.022 | 0.036 |   1.500 |   -1.497 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_97596_0                 | B v -> Y ^         | NAND2X1  | 0.065 | 0.037 |   1.537 |   -1.460 | 
     | \tx_core/axi_master /FE_OFC26451_n24               | A ^ -> Y ^         | BUFX4    | 0.022 | 0.027 |   1.564 |   -1.433 | 
     | \tx_core/axi_master /FE_RC_97083_0                 | A ^ -> Y v         | INVX8    | 0.054 | 0.032 |   1.596 |   -1.401 | 
     | \tx_core/axi_master /FE_OFC26680_n24               | A v -> Y ^         | INVX8    | 0.077 | 0.078 |   1.674 |   -1.324 | 
     | \tx_core/axi_master /U109                          | C ^ -> Y v         | OAI21X1  | 0.022 | 0.061 |   1.735 |   -1.263 | 
     | \tx_core/axi_master /FE_OFC27294_memif_pcfifo2_f0_ | A v -> Y ^         | INVX4    | 0.018 | 0.026 |   1.761 |   -1.236 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27293_memif_pcfifo2_f0_ | A ^ -> Y v         | INVX8    | 0.076 | 0.039 |   1.800 |   -1.198 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A v -> Y v         | AND2X2   | 0.057 | 0.089 |   1.889 |   -1.109 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC54617_n325         | A v -> Y v         | BUFX2    | 0.056 | 0.081 |   1.970 |   -1.028 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97860_0             | A v -> Y v         | AND2X2   | 0.015 | 0.052 |   2.022 |   -0.976 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97859_0             | A v -> Y v         | AND2X2   | 0.024 | 0.044 |   2.066 |   -0.932 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45892_FE_OCP_RBN349 | A v -> Y ^         | INVX8    | 0.025 | 0.027 |   2.093 |   -0.905 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45893_FE_OCP_RBN349 | A ^ -> Y v         | INVX8    | 0.045 | 0.036 |   2.129 |   -0.869 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC32814_FE_OCP_RBN34 | A v -> Y v         | BUFX4    | 0.033 | 0.070 |   2.198 |   -0.799 | 
     | 91_n5023                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC13847_FE_OCP_RBN34 | A v -> Y v         | BUFX4    | 0.016 | 0.058 |   2.256 |   -0.742 | 
     | 91_n5023                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3378_0              | S v -> Y ^         | MUX2X1   | 0.045 | 0.045 |   2.301 |   -0.696 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC51820_n4295         | A ^ -> Y ^         | BUFX2    | 0.130 | 0.110 |   2.412 |   -0.586 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[10]         | D ^                | DFFPOSX1 | 0.130 | 0.007 |   2.419 |   -0.579 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.998 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.042 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.100 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.149 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.100 | 0.105 |   0.257 |    3.254 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.142 | 0.076 |   0.333 |    3.330 | 
     | FECTS_clks_clk___L6_I45                    | A v -> Y ^   | INVX8    | 0.204 | 0.177 |   0.510 |    3.508 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.204 | 0.006 |   0.516 |    3.514 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.502
- Setup                         2.395
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.643
- Arrival Time                  2.350
= Slack Time                   -2.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.351 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.258 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.108 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -2.060 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -2.020 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -1.999 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -1.986 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -1.892 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -1.845 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -1.817 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -1.770 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -1.729 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -1.671 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -1.635 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -1.514 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -1.479 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -1.433 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.342 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.289 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.253 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.165 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.132 | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.058 | 0.060 |   1.921 |   -1.072 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.024 | 0.056 |   1.978 |   -1.016 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.030 | 0.030 |   2.008 |   -0.986 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC53953_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.032 | 0.050 |   2.058 |   -0.935 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52210_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.037 | 0.054 |   2.112 |   -0.882 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49201_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.022 | 0.043 |   2.155 |   -0.838 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC52214_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX4    | 0.035 | 0.039 |   2.194 |   -0.799 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48706_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.031 | 0.050 |   2.244 |   -0.749 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_102709_0            | S ^ -> Y ^            | MUX2X1   | 0.130 | 0.105 |   2.349 |   -0.644 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | D ^                   | DFFPOSX1 | 0.130 | 0.001 |   2.350 |   -0.643 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.993 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.038 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.096 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.145 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.260 |    3.253 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.130 | 0.052 |   0.312 |    3.305 | 
     | FECTS_clks_clk___L6_I16                    | A v -> Y ^   | INVX8    | 0.197 | 0.180 |   0.491 |    3.485 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] | CLK ^        | DFFPOSX1 | 0.206 | 0.010 |   0.502 |    3.495 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.556
- Setup                         2.501
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.695
- Arrival Time                  2.297
= Slack Time                   -2.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.333 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.263 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.228 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.151 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.106 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.031 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -1.951 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -1.858 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -1.791 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -1.666 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.559 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.277 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.085 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.041 | 
     | \tx_core/axi_master /FE_RC_84136_0                 | A ^ -> Y v         | NAND2X1  | 0.038 | 0.035 |   1.986 |   -1.005 | 
     | \tx_core/axi_master /FE_RC_84135_0                 | A v -> Y v         | AND2X2   | 0.015 | 0.048 |   2.034 |   -0.957 | 
     | \tx_core/axi_master /FE_OCPC48064_FE_OFN44887_FE_O | A v -> Y v         | BUFX4    | 0.076 | 0.064 |   2.098 |   -0.893 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53934_FE_OFN44887_FE_O | A v -> Y v         | BUFX2    | 0.042 | 0.082 |   2.180 |   -0.811 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_98396_0                 | S v -> Y ^         | MUX2X1   | 0.141 | 0.115 |   2.295 |   -0.696 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.141 | 0.001 |   2.297 |   -0.695 | 
     | g[1][7]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.991 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.036 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.094 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.143 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.244 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.335 | 
     | FECTS_clks_clk___L6_I66                            | A v -> Y ^   | INVX8    | 0.231 | 0.202 |   0.545 |    3.537 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.231 | 0.011 |   0.556 |    3.548 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.564
- Setup                         2.761
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.947
- Arrival Time                  2.042
= Slack Time                   -2.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.331 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.261 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.226 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.149 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.104 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.029 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.011 | 0.052 |   1.012 |   -1.977 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53505_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.063 | 0.059 |   1.072 |   -1.917 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53506_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.022 | 0.061 |   1.133 |   -1.856 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX4    | 0.023 | 0.059 |   1.192 |   -1.797 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | A v -> Y v         | AND2X2   | 0.016 | 0.051 |   1.243 |   -1.746 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.026 |   1.268 |   -1.721 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.025 | 0.036 |   1.304 |   -1.685 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.066 | 0.041 |   1.345 |   -1.644 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.064 | 0.055 |   1.400 |   -1.589 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.048 | 0.064 |   1.465 |   -1.525 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43160_tx_core_pfifo_pus | A ^ -> Y v         | INVX8    | 0.114 | 0.041 |   1.506 |   -1.483 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_97427_0                 | A v -> Y v         | AND2X2   | 0.059 | 0.154 |   1.660 |   -1.329 | 
     | \tx_core/axi_master /FE_RC_97426_0                 | A v -> Y v         | AND2X2   | 0.014 | 0.047 |   1.707 |   -1.282 | 
     | \tx_core/axi_master /FE_RC_97424_0                 | A v -> Y v         | AND2X2   | 0.048 | 0.045 |   1.752 |   -1.237 | 
     | \tx_core/axi_master /FE_RC_97425_0                 | A v -> Y ^         | INVX8    | 0.033 | 0.036 |   1.788 |   -1.201 | 
     | \tx_core/axi_master /FE_OCPC53919_FE_OFN27599_FE_O | A ^ -> Y ^         | BUFX2    | 0.107 | 0.103 |   1.891 |   -1.098 | 
     | CPUNCON17650_n2650                                 |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_116285_0                | A ^ -> Y v         | INVX8    | 0.052 | 0.038 |   1.929 |   -1.060 | 
     | \tx_core/axi_master /U2673                         | S v -> Y ^         | MUX2X1   | 0.130 | 0.112 |   2.041 |   -0.949 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.130 | 0.001 |   2.042 |   -0.947 | 
     | g[0][6]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.989 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.034 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.092 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.141 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.241 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.333 | 
     | FECTS_clks_clk___L6_I66                            | A v -> Y ^   | INVX8    | 0.231 | 0.202 |   0.545 |    3.534 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.231 | 0.019 |   0.564 |    3.553 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.561
- Setup                         2.615
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.804
- Arrival Time                  2.182
= Slack Time                   -2.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.328 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.258 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.223 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.146 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.101 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A v -> Y v         | AND2X2   | 0.026 | 0.079 |   0.964 |   -2.023 | 
     | \tx_core/axi_master /FE_OCP_RBC52395_n2242         | A v -> Y ^         | INVX4    | 0.014 | 0.024 |   0.988 |   -1.999 | 
     | \tx_core/axi_master /FE_OCP_RBC52394_n2242         | A ^ -> Y v         | INVX8    | 0.015 | 0.030 |   1.018 |   -1.969 | 
     | \tx_core/axi_master /FE_RC_107297_0                | A v -> Y v         | AND2X2   | 0.028 | 0.050 |   1.068 |   -1.918 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A v -> Y ^         | INVX8    | 0.056 | 0.035 |   1.103 |   -1.883 | 
     | \tx_core/axi_master /FE_OCP_RBC52400_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.048 | 0.045 |   1.149 |   -1.838 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52668_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.111 | 0.069 |   1.217 |   -1.769 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53763_FE_OCP_RBN52668_ | A ^ -> Y ^         | BUFX4    | 0.094 | 0.064 |   1.281 |   -1.705 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52665_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.107 | 0.060 |   1.342 |   -1.645 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53804_FE_OCP_RBN52665_ | A v -> Y v         | BUFX2    | 0.265 | 0.162 |   1.504 |   -1.483 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52430_tx_core_pfifo | A v -> Y v         | BUFX2    | 0.121 | 0.150 |   1.653 |   -1.333 | 
     | _push_0                                            |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U338                          | A v -> Y ^         | INVX8    | 0.066 | 0.059 |   1.712 |   -1.274 | 
     | \tx_core/axi_master /FE_OCPC52185_n299             | A ^ -> Y ^         | BUFX2    | 0.119 | 0.104 |   1.816 |   -1.170 | 
     | \tx_core/axi_master /FE_RC_113109_0                | A ^ -> Y v         | INVX8    | 0.073 | 0.046 |   1.862 |   -1.124 | 
     | \tx_core/axi_master /U2101                         | S v -> Y ^         | MUX2X1   | 0.096 | 0.102 |   1.964 |   -1.023 | 
     | \tx_core/axi_master /FE_OFC26174_link_datain_0_6_  | A ^ -> Y v         | INVX2    | 0.047 | 0.034 |   1.998 |   -0.988 | 
     | \tx_core/axi_master /FE_OFC26175_link_datain_0_6_  | A v -> Y ^         | INVX8    | 0.083 | 0.049 |   2.047 |   -0.939 | 
     | \tx_core/axi_master /U2675                         | A ^ -> Y v         | INVX8    | 0.034 | 0.024 |   2.071 |   -0.916 | 
     | \tx_core/axi_master /U2676                         | A v -> Y ^         | MUX2X1   | 0.136 | 0.110 |   2.181 |   -0.806 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.136 | 0.001 |   2.182 |   -0.804 | 
     | g[1][6]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.986 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.031 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.089 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.138 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.239 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.330 | 
     | FECTS_clks_clk___L6_I66                            | A v -> Y ^   | INVX8    | 0.231 | 0.202 |   0.545 |    3.532 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.231 | 0.016 |   0.561 |    3.547 | 
     | g[1][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.575
- Setup                         2.432
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.607
- Arrival Time                  2.378
= Slack Time                   -2.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.326 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.257 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.222 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.145 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.099 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.025 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -1.944 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -1.851 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -1.785 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -1.660 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.553 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.270 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.078 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.034 | 
     | \tx_core/axi_master /FE_RC_84136_0                 | A ^ -> Y v         | NAND2X1  | 0.038 | 0.035 |   1.986 |   -0.999 | 
     | \tx_core/axi_master /FE_RC_84135_0                 | A v -> Y v         | AND2X2   | 0.015 | 0.048 |   2.034 |   -0.951 | 
     | \tx_core/axi_master /FE_OCPC48064_FE_OFN44887_FE_O | A v -> Y v         | BUFX4    | 0.076 | 0.064 |   2.098 |   -0.887 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48070_FE_OFN44887_FE_O | A v -> Y v         | BUFX2    | 0.041 | 0.083 |   2.181 |   -0.803 | 
     | CP_RBN15119_n2669                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC32366_FE_OCP_RBN19334_ | A v -> Y v         | BUFX4    | 0.038 | 0.071 |   2.252 |   -0.733 | 
     | n2669                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2869                         | S v -> Y ^         | MUX2X1   | 0.153 | 0.124 |   2.376 |   -0.609 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.153 | 0.002 |   2.378 |   -0.607 | 
     | g[1][18]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.985 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.030 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.087 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.136 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.237 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.328 | 
     | FECTS_clks_clk___L6_I67                            | A v -> Y ^   | INVX8    | 0.247 | 0.206 |   0.549 |    3.534 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.249 | 0.026 |   0.575 |    3.560 | 
     | g[1][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.534
- Setup                         2.537
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.753
- Arrival Time                  2.219
= Slack Time                   -2.972
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -2.320 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -2.232 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y ^            | XOR2X1   | 0.055 | 0.102 |   0.842 |   -2.130 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A ^ -> Y v            | INVX2    | 0.029 | 0.030 |   0.871 |   -2.100 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A v -> Y ^            | INVX8    | 0.051 | 0.032 |   0.904 |   -2.068 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B ^ -> Y ^            | OR2X2    | 0.032 | 0.073 |   0.977 |   -1.995 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A ^ -> Y v            | INVX8    | 0.018 | 0.027 |   1.004 |   -1.968 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A v -> Y ^            | INVX8    | 0.036 | 0.028 |   1.032 |   -1.940 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C ^ -> Y v            | NOR3X1   | 0.036 | 0.040 |   1.072 |   -1.900 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A v -> Y v            | BUFX4    | 0.024 | 0.060 |   1.132 |   -1.840 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A v -> Y v            | AND2X1   | 0.026 | 0.046 |   1.178 |   -1.794 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B v -> Y v            | AND2X1   | 0.045 | 0.067 |   1.245 |   -1.727 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B v -> Y v            | AND2X2   | 0.022 | 0.058 |   1.303 |   -1.669 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A v -> Y v            | AND2X2   | 0.022 | 0.050 |   1.353 |   -1.618 | 
     | \tx_core/axi_master /FE_RC_113206_0                | A v -> Y ^            | INVX8    | 0.078 | 0.036 |   1.390 |   -1.582 | 
     | \tx_core/axi_master /FE_RC_115497_0                | C ^ -> Y v            | AOI22X1  | 0.042 | 0.070 |   1.460 |   -1.512 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C v -> Y ^            | OAI21X1  | 0.062 | 0.043 |   1.503 |   -1.469 | 
     | \tx_core/axi_master /FE_OCP_RBC54728_FE_OFN1692_me | A ^ -> Y v            | INVX4    | 0.029 | 0.027 |   1.529 |   -1.442 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54730_FE_OFN1692_me | A v -> Y ^            | INVX8    | 0.091 | 0.040 |   1.569 |   -1.402 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^            | BUFX4    | 0.243 | 0.174 |   1.743 |   -1.229 | 
     | data_1_                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v            | NOR2X1   | 0.029 | 0.093 |   1.836 |   -1.136 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54746_n4756     | A v -> Y v            | BUFX2    | 0.019 | 0.047 |   1.883 |   -1.089 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109844_0            | A v -> Y v            | AND2X2   | 0.021 | 0.049 |   1.932 |   -1.040 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48871_n36       | A v -> Y ^            | INVX4    | 0.011 | 0.023 |   1.955 |   -1.017 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC49359_n36       | A ^ -> Y v            | INVX8    | 0.049 | 0.030 |   1.985 |   -0.987 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | A v -> Y ^            | NAND2X1  | 0.047 | 0.068 |   2.053 |   -0.919 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPUNCOC54295_FE_OCP_R | A ^ -> Y ^            | BUFX4    | 0.075 | 0.063 |   2.115 |   -0.856 | 
     | BN34343_FE_RN_2047_0                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109933_0            | S ^ -> Y ^            | MUX2X1   | 0.115 | 0.102 |   2.218 |   -0.754 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | D ^                   | DFFPOSX1 | 0.115 | 0.001 |   2.219 |   -0.753 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.972 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.016 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.074 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.123 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.111 | 0.113 |   0.264 |    3.236 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.151 | 0.082 |   0.346 |    3.318 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.197 | 0.181 |   0.527 |    3.498 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] | CLK ^        | DFFPOSX1 | 0.197 | 0.007 |   0.534 |    3.506 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.541
- Setup                         2.383
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.592
- Arrival Time                  2.379
= Slack Time                   -2.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.312 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.243 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.208 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.131 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.085 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.011 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -1.931 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.133 |   -1.837 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -1.771 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -1.646 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.539 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.256 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.064 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.020 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.035 | 0.034 |   1.984 |   -0.987 | 
     | \tx_core/axi_master /FE_OCPUNCOC52862_FE_RN_39950_ | A v -> Y v         | BUFX4    | 0.007 | 0.049 |   2.034 |   -0.937 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.012 | 0.039 |   2.073 |   -0.898 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.008 | 0.020 |   2.094 |   -0.877 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.070 | 0.033 |   2.127 |   -0.844 | 
     | \tx_core/axi_master /FE_OCPC53939_FE_OFN27592_n266 | A v -> Y v         | BUFX2    | 0.023 | 0.054 |   2.181 |   -0.790 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48671_FE_OFN27592_n266 | A v -> Y v         | BUFX4    | 0.081 | 0.066 |   2.247 |   -0.724 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_81520_0                 | S v -> Y ^         | MUX2X1   | 0.135 | 0.131 |   2.378 |   -0.593 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.135 | 0.001 |   2.379 |   -0.592 | 
     | g[0][14]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.971 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.016 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.073 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.122 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.223 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.186 | 0.089 |   0.341 |    3.312 | 
     | FECTS_clks_clk___L6_I61                            | A v -> Y ^   | INVX8    | 0.214 | 0.196 |   0.537 |    3.507 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.214 | 0.005 |   0.542 |    3.512 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.502
- Setup                         2.409
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.658
- Arrival Time                  2.309
= Slack Time                   -2.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.308 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.238 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.203 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.126 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.081 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.029 | 0.075 |   0.960 |   -2.006 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.066 | 0.080 |   1.040 |   -1.926 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.060 | 0.093 |   1.134 |   -1.833 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.025 | 0.066 |   1.200 |   -1.766 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.301 | 0.125 |   1.325 |   -1.641 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.196 | 0.107 |   1.432 |   -1.534 | 
     | \tx_core/axi_master /FE_RC_116222_0                | A v -> Y v         | BUFX4    | 0.274 | 0.283 |   1.715 |   -1.251 | 
     | \tx_core/axi_master /FE_RC_113033_0                | A v -> Y v         | AND2X1   | 0.072 | 0.192 |   1.907 |   -1.060 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.045 | 0.044 |   1.951 |   -1.015 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.035 | 0.034 |   1.984 |   -0.982 | 
     | \tx_core/axi_master /FE_OCPUNCOC52862_FE_RN_39950_ | A v -> Y v         | BUFX4    | 0.007 | 0.049 |   2.034 |   -0.932 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.012 | 0.039 |   2.073 |   -0.893 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.008 | 0.020 |   2.094 |   -0.873 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.070 | 0.033 |   2.127 |   -0.840 | 
     | \tx_core/axi_master /FE_OCPC53940_FE_OFN27592_n266 | A v -> Y v         | BUFX2    | 0.055 | 0.082 |   2.209 |   -0.757 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_95608_0                 | S v -> Y ^         | MUX2X1   | 0.112 | 0.099 |   2.308 |   -0.659 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.112 | 0.001 |   2.309 |   -0.658 | 
     | g[0][10]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.966 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.011 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.069 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.118 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.218 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.158 | 0.091 |   0.343 |    3.310 | 
     | FECTS_clks_clk___L6_I69                            | A v -> Y ^   | INVX8    | 0.184 | 0.154 |   0.497 |    3.464 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.187 | 0.004 |   0.502 |    3.468 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.591
- Setup                         2.425
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.584
- Arrival Time                  2.379
= Slack Time                   -2.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -2.311 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -2.223 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y v            | XOR2X1   | 0.027 | 0.085 |   0.824 |   -2.138 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A v -> Y ^            | INVX2    | 0.023 | 0.031 |   0.856 |   -2.107 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A ^ -> Y v            | INVX8    | 0.041 | 0.029 |   0.885 |   -2.078 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B v -> Y v            | OR2X2    | 0.022 | 0.073 |   0.957 |   -2.006 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A v -> Y ^            | INVX8    | 0.015 | 0.025 |   0.982 |   -1.981 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A ^ -> Y v            | INVX8    | 0.030 | 0.030 |   1.012 |   -1.951 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C v -> Y ^            | NOR3X1   | 0.063 | 0.045 |   1.057 |   -1.906 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A ^ -> Y ^            | BUFX4    | 0.044 | 0.041 |   1.099 |   -1.864 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A ^ -> Y ^            | AND2X1   | 0.044 | 0.046 |   1.145 |   -1.818 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B ^ -> Y ^            | AND2X1   | 0.079 | 0.072 |   1.217 |   -1.746 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B ^ -> Y ^            | AND2X2   | 0.037 | 0.052 |   1.269 |   -1.694 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A ^ -> Y ^            | AND2X2   | 0.041 | 0.054 |   1.323 |   -1.639 | 
     | \tx_core/axi_master /FE_RC_113206_0                | A ^ -> Y v            | INVX8    | 0.063 | 0.034 |   1.357 |   -1.606 | 
     | \tx_core/axi_master /FE_RC_115497_0                | C v -> Y ^            | AOI22X1  | 0.056 | 0.088 |   1.446 |   -1.517 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C ^ -> Y v            | OAI21X1  | 0.017 | 0.033 |   1.478 |   -1.484 | 
     | \tx_core/axi_master /FE_OCP_RBC54728_FE_OFN1692_me | A v -> Y ^            | INVX4    | 0.012 | 0.023 |   1.501 |   -1.462 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54730_FE_OFN1692_me | A ^ -> Y v            | INVX8    | 0.068 | 0.030 |   1.531 |   -1.431 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A v -> Y v            | BUFX4    | 0.220 | 0.174 |   1.706 |   -1.257 | 
     | data_1_                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B v -> Y ^            | NOR2X1   | 0.053 | 0.097 |   1.803 |   -1.160 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A ^ -> Y ^            | AND2X2   | 0.031 | 0.049 |   1.852 |   -1.111 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54854_FE_RN_661 | A ^ -> Y v            | INVX8    | 0.067 | 0.033 |   1.885 |   -1.078 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54853_FE_RN_661 | A v -> Y ^            | INVX4    | 0.049 | 0.075 |   1.960 |   -1.003 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105983_0            | A ^ -> Y ^            | AND2X2   | 0.031 | 0.049 |   2.009 |   -0.954 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_116466_0            | A ^ -> Y ^            | BUFX4    | 0.047 | 0.046 |   2.055 |   -0.908 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC54807_FE_OCP_RBN48 | A ^ -> Y ^            | BUFX2    | 0.034 | 0.052 |   2.107 |   -0.856 | 
     | 903_n5382                                          |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC52218_FE_OCP_RBN48 | A ^ -> Y ^            | BUFX2    | 0.045 | 0.059 |   2.166 |   -0.797 | 
     | 903_n5382                                          |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51768_n5382     | A ^ -> Y ^            | BUFX2    | 0.043 | 0.058 |   2.223 |   -0.740 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_7320_0              | A ^ -> Y ^            | AND2X2   | 0.021 | 0.041 |   2.264 |   -0.699 | 
     | \tx_core/tx_crc/crcpkt0 /U1408                     | A ^ -> Y v            | INVX2    | 0.013 | 0.027 |   2.291 |   -0.672 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_7650_0              | C v -> Y ^            | OAI21X1  | 0.141 | 0.086 |   2.377 |   -0.586 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29]         | D ^                   | DFFPOSX1 | 0.141 | 0.001 |   2.379 |   -0.584 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.963 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.008 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.065 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.114 | 
     | FECTS_clks_clk___L4_I3                     | A v -> Y ^   | INVX8    | 0.092 | 0.101 |   0.252 |    3.215 | 
     | FECTS_clks_clk___L5_I10                    | A ^ -> Y v   | INVX8    | 0.186 | 0.089 |   0.341 |    3.304 | 
     | FECTS_clks_clk___L6_I58                    | A v -> Y ^   | INVX8    | 0.226 | 0.238 |   0.579 |    3.542 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.226 | 0.012 |   0.591 |    3.554 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][27] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.538
- Setup                         2.664
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.876
- Arrival Time                  2.080
= Slack Time                   -2.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -2.298 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -2.228 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -2.193 | 
     | \tx_core/axi_master /FE_OCP_RBC52316_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.840 |   -2.116 | 
     | \tx_core/axi_master /FE_OCP_RBC52315_n269          | A ^ -> Y v         | INVX8    | 0.067 | 0.045 |   0.885 |   -2.071 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A v -> Y v         | AND2X2   | 0.026 | 0.079 |   0.964 |   -1.992 | 
     | \tx_core/axi_master /FE_OCP_RBC52395_n2242         | A v -> Y ^         | INVX4    | 0.014 | 0.024 |   0.988 |   -1.968 | 
     | \tx_core/axi_master /FE_OCP_RBC52394_n2242         | A ^ -> Y v         | INVX8    | 0.015 | 0.030 |   1.018 |   -1.938 | 
     | \tx_core/axi_master /FE_RC_107297_0                | A v -> Y v         | AND2X2   | 0.028 | 0.050 |   1.068 |   -1.888 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A v -> Y ^         | INVX8    | 0.056 | 0.035 |   1.103 |   -1.853 | 
     | \tx_core/axi_master /FE_OCP_RBC52400_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.048 | 0.045 |   1.149 |   -1.808 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52668_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.111 | 0.069 |   1.217 |   -1.739 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53763_FE_OCP_RBN52668_ | A ^ -> Y ^         | BUFX4    | 0.094 | 0.064 |   1.281 |   -1.675 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52665_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.107 | 0.060 |   1.342 |   -1.615 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC53804_FE_OCP_RBN52665_ | A v -> Y v         | BUFX2    | 0.265 | 0.162 |   1.504 |   -1.452 | 
     | FE_OFN42956_FE_RN_60324_0                          |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC52430_tx_core_pfifo | A v -> Y v         | BUFX2    | 0.121 | 0.150 |   1.653 |   -1.303 | 
     | _push_0                                            |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U338                          | A v -> Y ^         | INVX8    | 0.066 | 0.059 |   1.712 |   -1.244 | 
     | \tx_core/axi_master /U333                          | A ^ -> Y v         | INVX8    | 0.082 | 0.046 |   1.758 |   -1.198 | 
     | \tx_core/axi_master /FE_OCPUNCOC49105_n285         | A v -> Y v         | BUFX4    | 0.057 | 0.082 |   1.840 |   -1.116 | 
     | \tx_core/axi_master /U2131                         | S v -> Y ^         | MUX2X1   | 0.058 | 0.065 |   1.905 |   -1.051 | 
     | \tx_core/axi_master /FE_RC_107532_0                | A ^ -> Y ^         | BUFX4    | 0.065 | 0.053 |   1.958 |   -0.999 | 
     | \tx_core/axi_master /U2993                         | A ^ -> Y v         | INVX8    | 0.025 | 0.028 |   1.985 |   -0.971 | 
     | \tx_core/axi_master /U2994                         | A v -> Y ^         | MUX2X1   | 0.116 | 0.094 |   2.079 |   -0.877 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.116 | 0.001 |   2.080 |   -0.876 | 
     | g[1][27]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.956 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    3.001 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.059 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.108 | 
     | FECTS_clks_clk___L4_I1                             | A v -> Y ^   | INVX8    | 0.111 | 0.113 |   0.264 |    3.221 | 
     | FECTS_clks_clk___L5_I4                             | A ^ -> Y v   | INVX8    | 0.179 | 0.089 |   0.353 |    3.310 | 
     | FECTS_clks_clk___L6_I28                            | A v -> Y ^   | INVX8    | 0.206 | 0.174 |   0.527 |    3.483 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.206 | 0.011 |   0.538 |    3.494 | 
     | g[1][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [19]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.540
- Setup                         2.359
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.569
- Arrival Time                  2.361
= Slack Time                   -2.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [19] v |          | 0.059 |       |   0.642 |   -2.288 | 
     | FE_OCPUNCOC51923_m_r_dch_RDATA_19_                 | A v -> Y v            | BUFX4    | 0.159 | 0.093 |   0.735 |   -2.195 | 
     | FE_OCPC52005_FE_OCPUNCON51923_m_r_dch_RDATA_19_    | A v -> Y v            | BUFX2    | 0.067 | 0.150 |   0.885 |   -2.045 | 
     | FE_OCP_RBC13951_m_r_dch_RDATA_19_                  | A v -> Y ^            | INVX4    | 0.047 | 0.048 |   0.933 |   -1.997 | 
     | \tx_core/axi_master /FE_RC_106753_0                | A ^ -> Y v            | XNOR2X1  | 0.026 | 0.040 |   0.973 |   -1.956 | 
     | \tx_core/axi_master /FE_RC_109940_0                | A v -> Y ^            | INVX2    | 0.007 | 0.021 |   0.995 |   -1.935 | 
     | \tx_core/axi_master /FE_RC_109939_0                | A ^ -> Y v            | NOR2X1   | 0.292 | 0.013 |   1.008 |   -1.922 | 
     | \tx_core/axi_master /FE_RC_109938_0                | A v -> Y v            | AND2X2   | 0.122 | 0.094 |   1.102 |   -1.828 | 
     | \tx_core/axi_master /FE_RC_110823_0                | A v -> Y ^            | INVX1    | 0.003 | 0.047 |   1.148 |   -1.782 | 
     | \tx_core/axi_master /FE_RC_114916_0                | B ^ -> Y v            | NOR3X1   | 0.034 | 0.028 |   1.176 |   -1.753 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.224 |   -1.706 | 
     | \tx_core/axi_master /FE_RC_114924_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.264 |   -1.666 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.322 |   -1.608 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.079 | 0.037 |   1.359 |   -1.571 | 
     | \tx_core/axi_master /FE_OCPC53965_FE_OCP_RBN49343_ | A v -> Y v            | BUFX2    | 0.039 | 0.121 |   1.479 |   -1.451 | 
     | FE_RN_1783_0                                       |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_113400_0                | A v -> Y ^            | INVX8    | 0.047 | 0.035 |   1.514 |   -1.415 | 
     | \tx_core/axi_master /FE_OCP_RBC37334_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.046 |   1.560 |   -1.370 | 
     | \tx_core/axi_master /FE_RC_42515_0                 | A v -> Y v            | OR2X1    | 0.021 | 0.091 |   1.651 |   -1.279 | 
     | \tx_core/axi_master /FE_RC_97084_0                 | B v -> Y v            | AND2X2   | 0.022 | 0.053 |   1.704 |   -1.226 | 
     | \tx_core/axi_master /FE_OFC27755_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.071 | 0.036 |   1.740 |   -1.190 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | B ^ -> Y ^            | OR2X2    | 0.049 | 0.089 |   1.829 |   -1.101 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54200_n161      | A ^ -> Y v            | INVX8    | 0.032 | 0.033 |   1.861 |   -1.069 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC54199_n161      | A v -> Y v            | BUFX4    | 0.032 | 0.062 |   1.923 |   -1.006 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.017 | 0.055 |   1.978 |   -0.951 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.036 | 0.025 |   2.004 |   -0.926 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.041 |   -0.888 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC52693_FE_OFN28 | A v -> Y v            | BUFX4    | 0.030 | 0.073 |   2.115 |   -0.815 | 
     | 417_n4690                                          |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51155_FE_OFN28417_ | A v -> Y v            | BUFX2    | 0.035 | 0.063 |   2.177 |   -0.752 | 
     | n4690                                              |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105015_0            | A v -> Y ^            | INVX8    | 0.012 | 0.024 |   2.202 |   -0.728 | 
     | \tx_core/tx_crc/crcpkt1 /U345                      | A ^ -> Y ^            | AND2X2   | 0.023 | 0.041 |   2.243 |   -0.687 | 
     | \tx_core/tx_crc/crcpkt1 /U911                      | A ^ -> Y v            | INVX4    | 0.021 | 0.032 |   2.275 |   -0.655 | 
     | \tx_core/tx_crc/crcpkt1 /U5242                     | C v -> Y ^            | OAI21X1  | 0.133 | 0.085 |   2.360 |   -0.570 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[9]          | D ^                   | DFFPOSX1 | 0.133 | 0.001 |   2.361 |   -0.569 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.930 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    2.975 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.032 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.081 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.101 | 0.108 |   0.260 |    3.189 | 
     | FECTS_clks_clk___L5_I1                    | A ^ -> Y v   | INVX8    | 0.172 | 0.096 |   0.356 |    3.285 | 
     | FECTS_clks_clk___L6_I7                    | A v -> Y ^   | INVX8    | 0.206 | 0.162 |   0.518 |    3.447 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[9] | CLK ^        | DFFPOSX1 | 0.208 | 0.023 |   0.540 |    3.470 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [17]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.540
- Setup                         2.324
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.533
- Arrival Time                  2.393
= Slack Time                   -2.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.652
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [17] ^ |          | 0.062 |       |   0.652 |   -2.275 | 
     | FE_OCP_RBC52484_m_r_dch_RDATA_17_                  | A ^ -> Y ^            | BUFX4    | 0.148 | 0.088 |   0.740 |   -2.187 | 
     | \tx_core/axi_master /FE_RC_86569_0                 | B ^ -> Y ^            | XOR2X1   | 0.055 | 0.102 |   0.842 |   -2.085 | 
     | \tx_core/axi_master /FE_OCP_RBC52524_FE_RN_543_0   | A ^ -> Y v            | INVX2    | 0.029 | 0.030 |   0.871 |   -2.055 | 
     | \tx_core/axi_master /FE_OCP_RBC52525_FE_RN_543_0   | A v -> Y ^            | INVX8    | 0.051 | 0.032 |   0.904 |   -2.023 | 
     | \tx_core/axi_master /FE_RC_112850_0                | B ^ -> Y ^            | OR2X2    | 0.032 | 0.073 |   0.977 |   -1.950 | 
     | \tx_core/axi_master /FE_RC_112851_0                | A ^ -> Y v            | INVX8    | 0.018 | 0.027 |   1.004 |   -1.923 | 
     | \tx_core/axi_master /FE_OCP_RBC3142_n365           | A v -> Y ^            | INVX8    | 0.036 | 0.028 |   1.032 |   -1.895 | 
     | \tx_core/axi_master /FE_RC_113944_0                | C ^ -> Y v            | NOR3X1   | 0.036 | 0.040 |   1.072 |   -1.855 | 
     | \tx_core/axi_master /FE_OCP_RBC52406_FE_RN_59966_0 | A v -> Y v            | BUFX4    | 0.024 | 0.060 |   1.132 |   -1.795 | 
     | \tx_core/axi_master /FE_RC_115714_0                | A v -> Y v            | AND2X1   | 0.026 | 0.046 |   1.178 |   -1.749 | 
     | \tx_core/axi_master /FE_RC_115713_0                | B v -> Y v            | AND2X1   | 0.045 | 0.067 |   1.245 |   -1.682 | 
     | \tx_core/axi_master /FE_RC_115712_0                | B v -> Y v            | AND2X2   | 0.022 | 0.058 |   1.303 |   -1.624 | 
     | \tx_core/axi_master /FE_RC_115711_0                | A v -> Y v            | AND2X2   | 0.022 | 0.050 |   1.353 |   -1.573 | 
     | \tx_core/axi_master /FE_RC_113206_0                | A v -> Y ^            | INVX8    | 0.078 | 0.036 |   1.390 |   -1.537 | 
     | \tx_core/axi_master /FE_RC_115497_0                | C ^ -> Y v            | AOI22X1  | 0.042 | 0.070 |   1.460 |   -1.467 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C v -> Y ^            | OAI21X1  | 0.062 | 0.043 |   1.503 |   -1.424 | 
     | \tx_core/axi_master /FE_OCP_RBC54728_FE_OFN1692_me | A ^ -> Y v            | INVX4    | 0.029 | 0.027 |   1.529 |   -1.397 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC54730_FE_OFN1692_me | A v -> Y ^            | INVX8    | 0.091 | 0.040 |   1.569 |   -1.357 | 
     | mif_pcfifo0_f0_wdata_1_                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^            | BUFX4    | 0.243 | 0.174 |   1.743 |   -1.184 | 
     | data_1_                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v            | NOR2X1   | 0.029 | 0.093 |   1.836 |   -1.091 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A v -> Y v            | AND2X2   | 0.015 | 0.048 |   1.883 |   -1.043 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54854_FE_RN_661 | A v -> Y ^            | INVX8    | 0.084 | 0.034 |   1.917 |   -1.009 | 
     | 7_0                                                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99076_0             | A ^ -> Y ^            | OR2X2    | 0.067 | 0.111 |   2.028 |   -0.898 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54863_FE_RN_604 | A ^ -> Y ^            | BUFX2    | 0.036 | 0.053 |   2.082 |   -0.845 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54862_FE_RN_604 | A ^ -> Y v            | INVX8    | 0.021 | 0.028 |   2.110 |   -0.817 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC54088_FE_RN_604 | A v -> Y v            | BUFX2    | 0.021 | 0.048 |   2.158 |   -0.768 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48895_FE_RN_604 | A v -> Y v            | BUFX4    | 0.032 | 0.061 |   2.219 |   -0.707 | 
     | 74_0                                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48951_FE_OCP_RBN48 | A v -> Y v            | BUFX4    | 0.017 | 0.061 |   2.281 |   -0.646 | 
     | 895_FE_RN_60474_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_82402_0             | A v -> Y ^            | OAI21X1  | 0.139 | 0.111 |   2.392 |   -0.535 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6]          | D ^                   | DFFPOSX1 | 0.139 | 0.001 |   2.393 |   -0.533 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.927 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.045 |    2.971 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.039 | 0.058 |   0.102 |    3.029 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.118 | 0.049 |   0.152 |    3.078 | 
     | FECTS_clks_clk___L4_I1                    | A v -> Y ^   | INVX8    | 0.111 | 0.113 |   0.264 |    3.191 | 
     | FECTS_clks_clk___L5_I6                    | A ^ -> Y v   | INVX8    | 0.151 | 0.082 |   0.346 |    3.273 | 
     | FECTS_clks_clk___L6_I37                   | A v -> Y ^   | INVX8    | 0.214 | 0.186 |   0.532 |    3.459 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6] | CLK ^        | DFFPOSX1 | 0.214 | 0.009 |   0.540 |    3.467 | 
     +----------------------------------------------------------------------------------------------------------+ 

