ila_ip.v,verilog,xil_defaultlib,../../../../RAM.srcs/sources_1/ip/ila_ip/sim/ila_ip.v,incdir="../../../../RAM.srcs/sources_1/ip/ila_ip/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
