// Seed: 1246690208
module module_0 (
    input uwire id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 id_3
    , id_8,
    input uwire id_4,
    input uwire id_5,
    output tri1 id_6
);
  assign id_8 = id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd53
) (
    input wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 _id_5
);
  logic [(  id_5  ) : -1] id_7;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4,
      id_0,
      id_3,
      id_4
  );
endmodule
