Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 26 16:34:04 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Brick_Breaker_timing_summary_routed.rpt -pb Brick_Breaker_timing_summary_routed.pb -rpx Brick_Breaker_timing_summary_routed.rpx -warn_on_violation
| Design       : Brick_Breaker
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.172        0.000                      0                  435        0.101        0.000                      0                  435        4.500        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.172        0.000                      0                  435        0.101        0.000                      0                  435        4.500        0.000                       0                   251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.676ns (46.505%)  route 3.078ns (53.495%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.563     5.084    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  mouse/x_overflow_reg/Q
                         net (fo=20, routed)          1.329     6.932    mouse/x_overflow_reg_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.056    mouse/x_pos[3]_i_5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  mouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.830     8.749    mouse/plusOp6[7]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.306     9.055 r  mouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.055    mouse/gtOp_carry_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.431 r  mouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.431    mouse/gtOp_carry_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.588 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.919    10.506    mouse/gtOp
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.838 r  mouse/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.838    mouse/x_pos[2]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  mouse/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440    14.781    mouse/CLK_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  mouse/x_pos_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X34Y37         FDRE (Setup_fdre_C_D)        0.077    15.011    mouse/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 board_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 2.659ns (47.881%)  route 2.894ns (52.119%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  board_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  board_position_reg[6]/Q
                         net (fo=3, routed)           0.681     6.218    board_position[6]
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.342 r  pixel_data[10]_i_53/O
                         net (fo=1, routed)           0.000     6.342    pixel_data[10]_i_53_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.874 r  pixel_data_reg[10]_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.874    pixel_data_reg[10]_i_39_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.096 f  pixel_data_reg[10]_i_22/O[0]
                         net (fo=1, routed)           0.712     7.807    pixel_data_reg[10]_i_22_n_7
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.106 r  pixel_data[10]_i_47/O
                         net (fo=1, routed)           0.000     8.106    oled/board_position_reg[11]_0[1]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.656 r  oled/pixel_data_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.656    oled/pixel_data_reg[10]_i_38_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.770 r  oled/pixel_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.770    oled/pixel_data_reg[10]_i_21_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.884 r  oled/pixel_data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.947     9.831    oled/pixel_data32_in
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.955 f  oled/pixel_data[10]_i_2/O
                         net (fo=1, routed)           0.159    10.114    oled/pixel_data[10]_i_2_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.238 r  oled/pixel_data[10]_i_1/O
                         net (fo=2, routed)           0.397    10.635    oled_n_11
    SLICE_X36Y34         FDRE                                         r  pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    CLK_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  pixel_data_reg[10]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y34         FDRE (Setup_fdre_C_D)       -0.067    14.866    pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.676ns (47.392%)  route 2.971ns (52.608%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.563     5.084    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  mouse/x_overflow_reg/Q
                         net (fo=20, routed)          1.329     6.932    mouse/x_overflow_reg_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.056    mouse/x_pos[3]_i_5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  mouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.830     8.749    mouse/plusOp6[7]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.306     9.055 r  mouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.055    mouse/gtOp_carry_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.431 r  mouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.431    mouse/gtOp_carry_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.588 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.811    10.399    mouse/gtOp
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.731 r  mouse/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.731    mouse/x_pos[0]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  mouse/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    mouse/CLK_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  mouse/x_pos_reg[0]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.079    15.012    mouse/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 board_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.783ns (49.739%)  route 2.812ns (50.261%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.560     5.081    CLK_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  board_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  board_position_reg[6]/Q
                         net (fo=3, routed)           0.681     6.218    board_position[6]
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124     6.342 r  pixel_data[10]_i_53/O
                         net (fo=1, routed)           0.000     6.342    pixel_data[10]_i_53_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.874 r  pixel_data_reg[10]_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.874    pixel_data_reg[10]_i_39_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.096 f  pixel_data_reg[10]_i_22/O[0]
                         net (fo=1, routed)           0.712     7.807    pixel_data_reg[10]_i_22_n_7
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.299     8.106 r  pixel_data[10]_i_47/O
                         net (fo=1, routed)           0.000     8.106    oled/board_position_reg[11]_0[1]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.656 r  oled/pixel_data_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.656    oled/pixel_data_reg[10]_i_38_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.770 r  oled/pixel_data_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.770    oled/pixel_data_reg[10]_i_21_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.884 r  oled/pixel_data_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.947     9.831    oled/pixel_data32_in
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.955 f  oled/pixel_data[10]_i_2/O
                         net (fo=1, routed)           0.159    10.114    oled/pixel_data[10]_i_2_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.238 r  oled/pixel_data[10]_i_1/O
                         net (fo=2, routed)           0.315    10.552    oled/pixel_data_reg[10]
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.676 r  oled/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    10.676    oled_n_10
    SLICE_X37Y33         FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.438    14.779    CLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.029    14.961    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 2.676ns (47.559%)  route 2.951ns (52.441%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.563     5.084    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  mouse/x_overflow_reg/Q
                         net (fo=20, routed)          1.329     6.932    mouse/x_overflow_reg_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.056    mouse/x_pos[3]_i_5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  mouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.830     8.749    mouse/plusOp6[7]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.306     9.055 r  mouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.055    mouse/gtOp_carry_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.431 r  mouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.431    mouse/gtOp_carry_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.588 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.791    10.379    mouse/gtOp
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.711 r  mouse/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.711    mouse/x_pos[3]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  mouse/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    mouse/CLK_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  mouse/x_pos_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.081    15.014    mouse/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.676ns (48.659%)  route 2.823ns (51.341%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.563     5.084    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  mouse/x_overflow_reg/Q
                         net (fo=20, routed)          1.329     6.932    mouse/x_overflow_reg_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.056    mouse/x_pos[3]_i_5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  mouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.830     8.749    mouse/plusOp6[7]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.306     9.055 r  mouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.055    mouse/gtOp_carry_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.431 r  mouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.431    mouse/gtOp_carry_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.588 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.664    10.252    mouse/gtOp
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.332    10.584 r  mouse/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.584    mouse/x_pos[1]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  mouse/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.439    14.780    mouse/CLK_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  mouse/x_pos_reg[1]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.077    15.010    mouse/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.676ns (48.773%)  route 2.811ns (51.227%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.563     5.084    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  mouse/x_overflow_reg/Q
                         net (fo=20, routed)          1.329     6.932    mouse/x_overflow_reg_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.056    mouse/x_pos[3]_i_5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  mouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.830     8.749    mouse/plusOp6[7]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.306     9.055 r  mouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.055    mouse/gtOp_carry_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.431 r  mouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.431    mouse/gtOp_carry_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.588 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.651    10.239    mouse/gtOp
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.332    10.571 r  mouse/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.571    mouse/x_pos[5]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  mouse/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440    14.781    mouse/CLK_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  mouse/x_pos_reg[5]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X34Y37         FDRE (Setup_fdre_C_D)        0.081    15.015    mouse/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.676ns (49.541%)  route 2.726ns (50.459%))
  Logic Levels:           7  (CARRY4=4 LUT3=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.563     5.084    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  mouse/x_overflow_reg/Q
                         net (fo=20, routed)          1.329     6.932    mouse/x_overflow_reg_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.056    mouse/x_pos[3]_i_5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  mouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.830     8.749    mouse/plusOp6[7]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.306     9.055 r  mouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.055    mouse/gtOp_carry_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.431 r  mouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.431    mouse/gtOp_carry_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.588 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.566    10.154    mouse/gtOp
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.486 r  mouse/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.486    mouse/x_pos[11]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  mouse/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443    14.784    mouse/CLK_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  mouse/x_pos_reg[11]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.031    14.968    mouse/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.676ns (50.082%)  route 2.667ns (49.918%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.563     5.084    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  mouse/x_overflow_reg/Q
                         net (fo=20, routed)          1.329     6.932    mouse/x_overflow_reg_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.056    mouse/x_pos[3]_i_5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  mouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.830     8.749    mouse/plusOp6[7]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.306     9.055 r  mouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.055    mouse/gtOp_carry_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.431 r  mouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.431    mouse/gtOp_carry_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.588 f  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.508    10.096    mouse/gtOp
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.332    10.428 r  mouse/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.428    mouse/x_pos[10]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  mouse/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443    14.784    mouse/CLK_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  mouse/x_pos_reg[10]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.029    14.966    mouse/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.676ns (49.923%)  route 2.684ns (50.077%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.563     5.084    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  mouse/x_overflow_reg/Q
                         net (fo=20, routed)          1.329     6.932    mouse/x_overflow_reg_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.056    mouse/x_pos[3]_i_5_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.606 r  mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  mouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.830     8.749    mouse/plusOp6[7]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.306     9.055 r  mouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.055    mouse/gtOp_carry_i_5_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.431 r  mouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.431    mouse/gtOp_carry_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.588 r  mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.525    10.112    mouse/gtOp
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.332    10.444 r  mouse/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.444    mouse/x_pos[6]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  mouse/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440    14.781    mouse/CLK_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  mouse/x_pos_reg[6]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X34Y37         FDRE (Setup_fdre_C_D)        0.079    15.013    mouse/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  4.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.228%)  route 0.265ns (61.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mouse/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.265     1.874    mouse/Inst_Ps2Interface/ps2_data_clean
    SLICE_X37Y45         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.832     1.959    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.063     1.773    mouse/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mouse/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.568%)  route 0.294ns (58.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.561     1.444    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  mouse/x_sign_reg/Q
                         net (fo=13, routed)          0.294     1.902    mouse/x_sign_reg_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.947 r  mouse/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     1.947    mouse/x_pos[11]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  mouse/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.957    mouse/CLK_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  mouse/x_pos_reg[11]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.092     1.800    mouse/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mouse/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.819%)  route 0.303ns (59.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.561     1.444    mouse/CLK_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  mouse/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  mouse/x_sign_reg/Q
                         net (fo=13, routed)          0.303     1.911    mouse/x_sign_reg_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.956 r  mouse/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     1.956    mouse/x_pos[10]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  mouse/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.957    mouse/CLK_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  mouse/x_pos_reg[10]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.091     1.799    mouse/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.575%)  route 0.232ns (64.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    mouse/CLK_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  mouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  mouse/x_new_reg/Q
                         net (fo=12, routed)          0.232     1.805    mouse/x_new_reg_n_0
    SLICE_X34Y40         FDRE                                         r  mouse/x_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.957    mouse/CLK_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  mouse/x_pos_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y40         FDRE (Hold_fdre_C_CE)       -0.070     1.638    mouse/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.575%)  route 0.232ns (64.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    mouse/CLK_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  mouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  mouse/x_new_reg/Q
                         net (fo=12, routed)          0.232     1.805    mouse/x_new_reg_n_0
    SLICE_X34Y40         FDRE                                         r  mouse/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.957    mouse/CLK_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  mouse/x_pos_reg[8]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y40         FDRE (Hold_fdre_C_CE)       -0.070     1.638    mouse/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.575%)  route 0.232ns (64.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    mouse/CLK_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  mouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  mouse/x_new_reg/Q
                         net (fo=12, routed)          0.232     1.805    mouse/x_new_reg_n_0
    SLICE_X34Y40         FDRE                                         r  mouse/x_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.957    mouse/CLK_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  mouse/x_pos_reg[9]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y40         FDRE (Hold_fdre_C_CE)       -0.070     1.638    mouse/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  mouse/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.677    mouse/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X38Y45         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.832     1.959    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.060     1.506    mouse/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.639%)  route 0.122ns (46.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.560     1.443    mouse/CLK_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse/xpos_reg[7]/Q
                         net (fo=2, routed)           0.122     1.706    mouse_x_pos[7]
    SLICE_X33Y36         FDRE                                         r  board_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  board_position_reg[7]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.072     1.529    board_position_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.291%)  route 0.151ns (51.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.151     1.737    mouse/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X40Y38         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.958    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.070     1.550    mouse/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.822%)  route 0.110ns (37.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mouse/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.110     1.696    mouse/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.741 r  mouse/Inst_Ps2Interface/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    mouse/Inst_Ps2Interface/p_1_in[0]
    SLICE_X45Y38         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.832     1.959    mouse/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.091     1.549    mouse/Inst_Ps2Interface/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   board_position_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   board_position_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   board_position_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   board_position_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   board_position_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   board_position_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   board_position_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y36   board_position_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y36   board_position_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   mouse/Inst_Ps2Interface/delay_100us_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   mouse/Inst_Ps2Interface/delay_100us_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   mouse/Inst_Ps2Interface/delay_100us_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   mouse/Inst_Ps2Interface/delay_100us_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   mouse/Inst_Ps2Interface/delay_100us_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   mouse/Inst_Ps2Interface/delay_100us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   mouse/Inst_Ps2Interface/delay_100us_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   mouse/Inst_Ps2Interface/err_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   mouse/periodic_check_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   board_position_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   board_position_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   board_position_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   board_position_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   board_position_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36   board_position_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36   board_position_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   board_position_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   board_position_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   board_position_reg[9]/C



