
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _130_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003747    0.022138    0.012210    2.512210 v rst (in)
                                                         rst (net)
                      0.022138    0.000000    2.512210 v input51/A (sky130_fd_sc_hd__buf_1)
     1    0.009506    0.119691    0.195724    2.707934 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.119692    0.000506    2.708440 v fanout114/A (sky130_fd_sc_hd__buf_6)
    21    0.133842    0.210163    0.356420    3.064860 v fanout114/X (sky130_fd_sc_hd__buf_6)
                                                         net114 (net)
                      0.210171    0.001573    3.066433 v fanout113/A (sky130_fd_sc_hd__buf_4)
    15    0.080637    0.197918    0.444212    3.510645 v fanout113/X (sky130_fd_sc_hd__buf_4)
                                                         net113 (net)
                      0.199019    0.011650    3.522295 v fanout112/A (sky130_fd_sc_hd__buf_4)
    10    0.048851    0.131517    0.390295    3.912590 v fanout112/X (sky130_fd_sc_hd__buf_4)
                                                         net112 (net)
                      0.131526    0.001186    3.913776 v _105_/A (sky130_fd_sc_hd__inv_2)
     1    0.013676    0.113220    0.149504    4.063279 ^ _105_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.113268    0.000879    4.064158 ^ _130_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              4.064158   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.100043    0.721834    0.509976    5.509976 ^ clk (in)
                                                         clk (net)
                      0.723608    0.000000    5.509976 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.127850    0.220326    0.607255    6.117231 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.220515    0.005836    6.123067 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.093178    0.167182    0.373393    6.496459 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.167454    0.005450    6.501910 ^ _130_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    6.251910   clock uncertainty
                                  0.000000    6.251910   clock reconvergence pessimism
                                  0.479107    6.731017   library recovery time
                                              6.731017   data required time
---------------------------------------------------------------------------------------------
                                              6.731017   data required time
                                             -4.064158   data arrival time
---------------------------------------------------------------------------------------------
                                              2.666859   slack (MET)


Startpoint: _139_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.100043    0.721834    0.509976    0.509976 ^ clk (in)
                                                         clk (net)
                      0.723608    0.000000    0.509976 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.127850    0.220326    0.607255    1.117231 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.220560    0.006421    1.123652 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.082743    0.152333    0.363761    1.487414 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.152347    0.001219    1.488632 ^ _139_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.030045    0.304797    0.989086    2.477719 v _139_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net60 (net)
                      0.304816    0.002635    2.480354 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000594    0.031813    0.236964    2.717319 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[2] (net)
                      0.031813    0.000007    2.717325 v sine_out[2] (out)
                                              2.717325   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.717325   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.467325   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: _139_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.100043    0.721834    0.509976    0.509976 ^ clk (in)
                                                         clk (net)
                      0.723608    0.000000    0.509976 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.127850    0.220326    0.607255    1.117231 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.220560    0.006421    1.123652 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.082743    0.152333    0.363761    1.487414 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.152347    0.001219    1.488632 ^ _139_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.030045    0.304797    0.989086    2.477719 v _139_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net60 (net)
                      0.304816    0.002635    2.480354 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000594    0.031813    0.236964    2.717319 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[2] (net)
                      0.031813    0.000007    2.717325 v sine_out[2] (out)
                                              2.717325   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.717325   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.467325   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i1/addr0[1]                         0.040000    0.677646   -0.637646 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.539934   -0.494934 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.496655   -0.451655 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.485480   -0.440480 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.463035   -0.418035 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.454225   -0.409225 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.403249   -0.358249 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.396602   -0.356602 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.392441   -0.347441 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.380484   -0.335484 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.366716   -0.321716 (VIOLATED)
_074_/A1                                0.750000    1.064529   -0.314529 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    1.064529   -0.314529 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.358078   -0.313078 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    1.060991   -0.310991 (VIOLATED)
wire81/X                                0.750000    1.060989   -0.310990 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    1.058917   -0.308917 (VIOLATED)
_073_/A1                                0.750000    1.058916   -0.308916 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    1.055451   -0.305451 (VIOLATED)
wire82/X                                0.750000    1.055449   -0.305449 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.349493   -0.304493 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.348840   -0.303840 (VIOLATED)
_075_/A1                                0.750000    1.051060   -0.301060 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    1.051060   -0.301060 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.338687   -0.298687 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    1.047592   -0.297592 (VIOLATED)
wire80/X                                0.750000    1.047590   -0.297590 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.328916   -0.288916 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.327988   -0.287988 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    1.034169   -0.284169 (VIOLATED)
_069_/A1                                0.750000    1.034169   -0.284169 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    1.032155   -0.282155 (VIOLATED)
_068_/A1                                0.750000    1.032154   -0.282154 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    1.031505   -0.281505 (VIOLATED)
wire71/X                                0.750000    1.031504   -0.281504 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    1.028699   -0.278699 (VIOLATED)
wire72/X                                0.750000    1.028698   -0.278698 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.317673   -0.277673 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.316585   -0.276585 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.315884   -0.275884 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.315846   -0.275846 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.314680   -0.274680 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.314632   -0.274632 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.314284   -0.274284 (VIOLATED)
mem_i0/addr0[5]                         0.040000    0.309736   -0.269736 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.307657   -0.267657 (VIOLATED)
ANTENNA__070__A1/DIODE                  0.750000    1.011503   -0.261503 (VIOLATED)
_070_/A1                                0.750000    1.011503   -0.261503 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    1.007610   -0.257610 (VIOLATED)
wire70/X                                0.750000    1.007608   -0.257608 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.302166   -0.257166 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.282064   -0.242064 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.280413   -0.240413 (VIOLATED)
_072_/A1                                0.750000    0.988768   -0.238768 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    0.988764   -0.238764 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    0.986099   -0.236099 (VIOLATED)
wire68/X                                0.750000    0.986097   -0.236097 (VIOLATED)
_065_/A1                                0.750000    0.985022   -0.235022 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    0.985021   -0.235021 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    0.982489   -0.232489 (VIOLATED)
wire75/X                                0.750000    0.982487   -0.232487 (VIOLATED)
ANTENNA__071__A1/DIODE                  0.750000    0.980451   -0.230451 (VIOLATED)
_071_/A1                                0.750000    0.980451   -0.230451 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    0.977596   -0.227596 (VIOLATED)
wire69/X                                0.750000    0.977594   -0.227594 (VIOLATED)
_066_/A1                                0.750000    0.972737   -0.222737 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    0.972736   -0.222737 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    0.970002   -0.220002 (VIOLATED)
wire74/X                                0.750000    0.970001   -0.220001 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.243963   -0.198963 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.934445   -0.184445 (VIOLATED)
_067_/A1                                0.750000    0.934445   -0.184445 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.932154   -0.182154 (VIOLATED)
wire73/X                                0.750000    0.932153   -0.182153 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.216096   -0.171096 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.202616   -0.157616 (VIOLATED)
_076_/A1                                0.750000    0.903853   -0.153853 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.903853   -0.153853 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.901433   -0.151433 (VIOLATED)
wire79/X                                0.750000    0.901431   -0.151431 (VIOLATED)
_077_/A1                                0.750000    0.842167   -0.092167 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.842167   -0.092167 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.840086   -0.090086 (VIOLATED)
wire78/X                                0.750000    0.840084   -0.090084 (VIOLATED)
_064_/A1                                0.750000    0.819350   -0.069350 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.819350   -0.069350 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    0.817474   -0.067474 (VIOLATED)
wire76/X                                0.750000    0.817473   -0.067473 (VIOLATED)
_078_/A1                                0.750000    0.791112   -0.041112 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.791111   -0.041111 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.789496   -0.039496 (VIOLATED)
wire77/X                                0.750000    0.789494   -0.039494 (VIOLATED)
_063_/A1                                0.750000    0.787534   -0.037534 (VIOLATED)
ANTENNA__063__A1/DIODE                  0.750000    0.787533   -0.037533 (VIOLATED)
ANTENNA_wire83_X/DIODE                  0.750000    0.785817   -0.035817 (VIOLATED)
wire83/X                                0.750000    0.785815   -0.035816 (VIOLATED)
_082_/B                                 0.750000    0.766895   -0.016895 (VIOLATED)
ANTENNA__082__B/DIODE                   0.750000    0.766895   -0.016895 (VIOLATED)
ANTENNA__081__Y/DIODE                   0.750000    0.766887   -0.016887 (VIOLATED)
_081_/Y                                 0.750000    0.766887   -0.016887 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_2__f_clk/X                      10     23    -13 (VIOLATED)
fanout114/X                              10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     17     -7 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout113/X                              10     15     -5 (VIOLATED)
_083_/X                                  10     13     -3 (VIOLATED)
clkbuf_2_1__f_clk/X                      10     13     -3 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 mem_i0_115/HI
 mem_i1_116/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 100
max fanout violation count 8
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
