Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\payne\NuPRISM\MAX10\functest-repo\nuprism_pmt_base_commander\edevel00608_enclustra_max10_test\tsb\ip\rtl\max10_nios_basetester.qsys --block-symbol-file --output-directory=C:\payne\NuPRISM\MAX10\functest-repo\nuprism_pmt_base_commander\edevel00608_enclustra_max10_test\tsb\ip\rtl\max10_nios_basetester --family="MAX 10" --part=10M08DAF256C8G
Progress: Loading rtl/max10_nios_basetester.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: max10_nios_basetester.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: max10_nios_basetester.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: max10_nios_basetester.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\payne\NuPRISM\MAX10\functest-repo\nuprism_pmt_base_commander\edevel00608_enclustra_max10_test\tsb\ip\rtl\max10_nios_basetester.qsys --synthesis=VERILOG --output-directory=C:\payne\NuPRISM\MAX10\functest-repo\nuprism_pmt_base_commander\edevel00608_enclustra_max10_test\tsb\ip\rtl\max10_nios_basetester\synthesis --family="MAX 10" --part=10M08DAF256C8G
Progress: Loading rtl/max10_nios_basetester.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: max10_nios_basetester.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: max10_nios_basetester.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: max10_nios_basetester.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: max10_nios_basetester: Generating max10_nios_basetester "max10_nios_basetester" for QUARTUS_SYNTH
Info: cpu: "max10_nios_basetester" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'max10_nios_basetester_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=max10_nios_basetester_jtag_uart_0 --dir=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0002_jtag_uart_0_gen//max10_nios_basetester_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'max10_nios_basetester_jtag_uart_0'
Info: jtag_uart_0: "max10_nios_basetester" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_mem: Starting RTL generation for module 'max10_nios_basetester_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=max10_nios_basetester_onchip_mem --dir=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0003_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0003_onchip_mem_gen//max10_nios_basetester_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'max10_nios_basetester_onchip_mem'
Info: onchip_mem: "max10_nios_basetester" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: pio_0: Starting RTL generation for module 'max10_nios_basetester_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=max10_nios_basetester_pio_0 --dir=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0004_pio_0_gen//max10_nios_basetester_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'max10_nios_basetester_pio_0'
Info: pio_0: "max10_nios_basetester" instantiated altera_avalon_pio "pio_0"
Info: sysid_qsys_0: "max10_nios_basetester" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'max10_nios_basetester_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=max10_nios_basetester_timer_0 --dir=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0006_timer_0_gen//max10_nios_basetester_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'max10_nios_basetester_timer_0'
Info: timer_0: "max10_nios_basetester" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'max10_nios_basetester_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=max10_nios_basetester_uart_0 --dir=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0007_uart_0_gen//max10_nios_basetester_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'max10_nios_basetester_uart_0'
Info: uart_0: "max10_nios_basetester" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "max10_nios_basetester" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "max10_nios_basetester" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "max10_nios_basetester" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'max10_nios_basetester_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=max10_nios_basetester_cpu_cpu --dir=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rpayne/AppData/Local/Temp/alt8282_8047268307726604802.dir/0010_cpu_gen//max10_nios_basetester_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.01.21 11:40:44 (*) Starting Nios II generation
Info: cpu: # 2020.01.21 11:40:44 (*)   Checking for plaintext license.
Info: cpu: # 2020.01.21 11:40:45 (*)   Plaintext license not found.
Info: cpu: # 2020.01.21 11:40:45 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.01.21 11:40:45 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.01.21 11:40:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.01.21 11:40:45 (*)   Creating all objects for CPU
Info: cpu: # 2020.01.21 11:40:45 (*)     Testbench
Info: cpu: # 2020.01.21 11:40:45 (*)     Instruction decoding
Info: cpu: # 2020.01.21 11:40:45 (*)       Instruction fields
Info: cpu: # 2020.01.21 11:40:45 (*)       Instruction decodes
Info: cpu: # 2020.01.21 11:40:46 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.01.21 11:40:46 (*)       Instruction controls
Info: cpu: # 2020.01.21 11:40:46 (*)     Pipeline frontend
Info: cpu: # 2020.01.21 11:40:46 (*)     Pipeline backend
Info: cpu: # 2020.01.21 11:40:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.01.21 11:40:48 (*)   Creating encrypted RTL
Info: cpu: # 2020.01.21 11:40:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'max10_nios_basetester_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/payne/NuPRISM/MAX10/functest-repo/nuprism_pmt_base_commander/edevel00608_enclustra_max10_test/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/payne/NuPRISM/MAX10/functest-repo/nuprism_pmt_base_commander/edevel00608_enclustra_max10_test/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/payne/NuPRISM/MAX10/functest-repo/nuprism_pmt_base_commander/edevel00608_enclustra_max10_test/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/payne/NuPRISM/MAX10/functest-repo/nuprism_pmt_base_commander/edevel00608_enclustra_max10_test/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: max10_nios_basetester: Done "max10_nios_basetester" with 32 modules, 52 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
