<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Radar: Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Radar<span id="projectnumber">&#160;1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32g0xx__hal__rcc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32g0xx_hal_rcc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32g0xx__hal__def_8h_source.html">stm32g0xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32g0xx__ll__rcc_8h_source.html">stm32g0xx_ll_rcc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32g0xx__hal__rcc__ex_8h_source.html">stm32g0xx_hal_rcc_ex.h</a>&quot;</code><br />
</div>
<p><a href="stm32g0xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.  <a href="struct_r_c_c___osc_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB buses clock configuration structure definition.  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga56feb1abcd35b22427fa55164c585afa" id="r_ga56feb1abcd35b22427fa55164c585afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga56feb1abcd35b22427fa55164c585afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114b3e5b2a2cdb5d85f65511fe085a6d" id="r_ga114b3e5b2a2cdb5d85f65511fe085a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">BDCR_REG_INDEX</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:ga114b3e5b2a2cdb5d85f65511fe085a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9507f2d9ee5d477b11363b052cd07c8" id="r_gab9507f2d9ee5d477b11363b052cd07c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82" id="r_ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3817129a019f0bb1575a57f5f6a29e02" id="r_ga3817129a019f0bb1575a57f5f6a29e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga3817129a019f0bb1575a57f5f6a29e02">RCC_CLOCKTYPE_ALL</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a> | <a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a> | <a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>)</td></tr>
<tr class="separator:ga3817129a019f0bb1575a57f5f6a29e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68584e3b585c1c1770d504a030d0dd34" id="r_ga68584e3b585c1c1770d504a030d0dd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga68584e3b585c1c1770d504a030d0dd34">IS_RCC_OSCILLATORTYPE</a>(__OSCILLATOR__)</td></tr>
<tr class="separator:ga68584e3b585c1c1770d504a030d0dd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9bb7f31e4cd8436a41ae33c8908226" id="r_ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">IS_RCC_HSE</a>(__HSE__)</td></tr>
<tr class="separator:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c766af016cdc1d63f1ed64c5082737c" id="r_ga6c766af016cdc1d63f1ed64c5082737c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga6c766af016cdc1d63f1ed64c5082737c">IS_RCC_LSE</a>(__LSE__)</td></tr>
<tr class="separator:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f351a740560f6b51cdc4b7051606e" id="r_ga230f351a740560f6b51cdc4b7051606e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga230f351a740560f6b51cdc4b7051606e">IS_RCC_HSI</a>(__HSI__)&#160;&#160;&#160;(((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga230f351a740560f6b51cdc4b7051606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1715cf2ee55db0d5b63b242ed63dab5b" id="r_ga1715cf2ee55db0d5b63b242ed63dab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga1715cf2ee55db0d5b63b242ed63dab5b">IS_RCC_HSI_CALIBRATION_VALUE</a>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= (uint32_t)127U)</td></tr>
<tr class="separator:ga1715cf2ee55db0d5b63b242ed63dab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9dbd8dac175c372a5ca1ccd18551fd" id="r_ga7f9dbd8dac175c372a5ca1ccd18551fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga7f9dbd8dac175c372a5ca1ccd18551fd">IS_RCC_HSIDIV</a>(__DIV__)</td></tr>
<tr class="separator:ga7f9dbd8dac175c372a5ca1ccd18551fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2961f77a4ee7870f36d9f7f6729a0608" id="r_ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">IS_RCC_LSI</a>(__LSI__)&#160;&#160;&#160;(((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8a1f3a151c3011e915df4da312dd73" id="r_ga4e8a1f3a151c3011e915df4da312dd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga4e8a1f3a151c3011e915df4da312dd73">IS_RCC_PLL</a>(__PLL__)</td></tr>
<tr class="separator:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13202f72c93b28705bd35aab3cbd951f" id="r_ga13202f72c93b28705bd35aab3cbd951f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga13202f72c93b28705bd35aab3cbd951f">IS_RCC_PLLSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga13202f72c93b28705bd35aab3cbd951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa3c5466a7e3c5adb779ce18f788a3c" id="r_gaefa3c5466a7e3c5adb779ce18f788a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gaefa3c5466a7e3c5adb779ce18f788a3c">IS_RCC_PLLM_VALUE</a>(__VALUE__)</td></tr>
<tr class="separator:gaefa3c5466a7e3c5adb779ce18f788a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9384dbb3bd0ec1c24093a9ecf075ce8b" id="r_ga9384dbb3bd0ec1c24093a9ecf075ce8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga9384dbb3bd0ec1c24093a9ecf075ce8b">IS_RCC_PLLN_VALUE</a>(__VALUE__)&#160;&#160;&#160;((8U &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= 86U))</td></tr>
<tr class="separator:ga9384dbb3bd0ec1c24093a9ecf075ce8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e08547541611b4964de8ac95159365f" id="r_ga0e08547541611b4964de8ac95159365f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga0e08547541611b4964de8ac95159365f">IS_RCC_PLLP_VALUE</a>(__VALUE__)&#160;&#160;&#160;((<a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga16248cbd581f020b8a8d1cf0d9f0864d">RCC_PLLP_DIV2</a> &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= <a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga8e8de09c716cd50f2b4f39fe1874d51d">RCC_PLLP_DIV32</a>))</td></tr>
<tr class="separator:ga0e08547541611b4964de8ac95159365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276557dff8cad401f08c524ff17c4e12" id="r_ga276557dff8cad401f08c524ff17c4e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga276557dff8cad401f08c524ff17c4e12">IS_RCC_PLLR_VALUE</a>(__VALUE__)&#160;&#160;&#160;((<a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga8542180301c08434a774ee3033b89564">RCC_PLLR_DIV2</a> &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= <a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga2032e48945b9bfec98b9f342d34e2472">RCC_PLLR_DIV8</a>))</td></tr>
<tr class="separator:ga276557dff8cad401f08c524ff17c4e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5639cc7f37f0cb7ce1e5d0f3918a48ba" id="r_ga5639cc7f37f0cb7ce1e5d0f3918a48ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga5639cc7f37f0cb7ce1e5d0f3918a48ba">IS_RCC_CLOCKTYPE</a>(__CLK__)</td></tr>
<tr class="separator:ga5639cc7f37f0cb7ce1e5d0f3918a48ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc6fce00c2191e691fb2b17dd176d65" id="r_ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">IS_RCC_SYSCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3" id="r_ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">IS_RCC_HCLK</a>(__HCLK__)</td></tr>
<tr class="separator:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378b8fcc2e64326f6f98b30cb3fc22d9" id="r_ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">IS_RCC_PCLK</a>(__PCLK__)</td></tr>
<tr class="separator:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d98013cd9a28e8b1544adf931e7b3" id="r_gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">IS_RCC_RTCCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5368a0b11fbade7ce74f2903dd39b46a" id="r_ga5368a0b11fbade7ce74f2903dd39b46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga5368a0b11fbade7ce74f2903dd39b46a">IS_RCC_MCO</a>(__MCOX__)&#160;&#160;&#160;((__MCOX__) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>)</td></tr>
<tr class="separator:ga5368a0b11fbade7ce74f2903dd39b46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17690472f266a032db5324907a0ddc31" id="r_ga17690472f266a032db5324907a0ddc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga17690472f266a032db5324907a0ddc31">IS_RCC_MCO1SOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga17690472f266a032db5324907a0ddc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab281379d2f6361a20a082259be63af0f" id="r_gab281379d2f6361a20a082259be63af0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gab281379d2f6361a20a082259be63af0f">IS_RCC_MCODIV</a>(__DIV__)</td></tr>
<tr class="separator:gab281379d2f6361a20a082259be63af0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52778efb019c0bae5ac6dfb3592c290" id="r_gad52778efb019c0bae5ac6dfb3592c290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gad52778efb019c0bae5ac6dfb3592c290">IS_RCC_LSE_DRIVE</a>(__DRIVE__)</td></tr>
<tr class="separator:gad52778efb019c0bae5ac6dfb3592c290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1" id="r_gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout___value.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;2U                   /* 2 ms (minimum Tick + 1)  */</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7" id="r_gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout___value.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32g0xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a>  /* LSE timeout in ms        */</td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9" id="r_ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f" id="r_ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23" id="r_gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba" id="r_ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2" id="r_ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97" id="r_ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db" id="r_gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704" id="r_ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>)</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77" id="r_ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a" id="r_gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767" id="r_gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>)</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665" id="r_ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5" id="r_ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0" id="r_ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;64U</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ea1a7697d9e3f7eda06b45bc7f4db6" id="r_ga47ea1a7697d9e3f7eda06b45bc7f4db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___div.html#ga47ea1a7697d9e3f7eda06b45bc7f4db6">RCC_HSI_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga47ea1a7697d9e3f7eda06b45bc7f4db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a54d39b6808f476a0a81b47a4f50f8" id="r_ga38a54d39b6808f476a0a81b47a4f50f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___div.html#ga38a54d39b6808f476a0a81b47a4f50f8">RCC_HSI_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ce41d86b3de48ec80f230381bcd5046">RCC_CR_HSIDIV_0</a></td></tr>
<tr class="separator:ga38a54d39b6808f476a0a81b47a4f50f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3280982afa72662f07301844a8272d1e" id="r_ga3280982afa72662f07301844a8272d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___div.html#ga3280982afa72662f07301844a8272d1e">RCC_HSI_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga468823398f54d90a0769f9cc24327091">RCC_CR_HSIDIV_1</a></td></tr>
<tr class="separator:ga3280982afa72662f07301844a8272d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06315b229d36c98402286f0b48f85d99" id="r_ga06315b229d36c98402286f0b48f85d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___div.html#ga06315b229d36c98402286f0b48f85d99">RCC_HSI_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga468823398f54d90a0769f9cc24327091">RCC_CR_HSIDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ce41d86b3de48ec80f230381bcd5046">RCC_CR_HSIDIV_0</a>)</td></tr>
<tr class="separator:ga06315b229d36c98402286f0b48f85d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a5667c8d0a738236054a62ea9a06e1" id="r_ga53a5667c8d0a738236054a62ea9a06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___div.html#ga53a5667c8d0a738236054a62ea9a06e1">RCC_HSI_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga955d82cf94af28b08afcb83a9f852f2c">RCC_CR_HSIDIV_2</a></td></tr>
<tr class="separator:ga53a5667c8d0a738236054a62ea9a06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a19e7c99a6d747ed28d4a7b50115e7" id="r_ga02a19e7c99a6d747ed28d4a7b50115e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___div.html#ga02a19e7c99a6d747ed28d4a7b50115e7">RCC_HSI_DIV32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga955d82cf94af28b08afcb83a9f852f2c">RCC_CR_HSIDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ce41d86b3de48ec80f230381bcd5046">RCC_CR_HSIDIV_0</a>)</td></tr>
<tr class="separator:ga02a19e7c99a6d747ed28d4a7b50115e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40072a748e39bfdd921e7d745eeb871e" id="r_ga40072a748e39bfdd921e7d745eeb871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___div.html#ga40072a748e39bfdd921e7d745eeb871e">RCC_HSI_DIV64</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga955d82cf94af28b08afcb83a9f852f2c">RCC_CR_HSIDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga468823398f54d90a0769f9cc24327091">RCC_CR_HSIDIV_1</a>)</td></tr>
<tr class="separator:ga40072a748e39bfdd921e7d745eeb871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1d9f3bc8669fa718c569c135b50ed4" id="r_ga4a1d9f3bc8669fa718c569c135b50ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___div.html#ga4a1d9f3bc8669fa718c569c135b50ed4">RCC_HSI_DIV128</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga955d82cf94af28b08afcb83a9f852f2c">RCC_CR_HSIDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga468823398f54d90a0769f9cc24327091">RCC_CR_HSIDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ce41d86b3de48ec80f230381bcd5046">RCC_CR_HSIDIV_0</a>)</td></tr>
<tr class="separator:ga4a1d9f3bc8669fa718c569c135b50ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a" id="r_gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6" id="r_ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3" id="r_gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903" id="r_ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91" id="r_gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70e3a8bfa2a06efcaa3e7ffe150fb36" id="r_gad70e3a8bfa2a06efcaa3e7ffe150fb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html#gad70e3a8bfa2a06efcaa3e7ffe150fb36">RCC_PLLM_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad70e3a8bfa2a06efcaa3e7ffe150fb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea82b7603d9a3968b5a0dcba90d1a1e1" id="r_gaea82b7603d9a3968b5a0dcba90d1a1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html#gaea82b7603d9a3968b5a0dcba90d1a1e1">RCC_PLLM_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a></td></tr>
<tr class="separator:gaea82b7603d9a3968b5a0dcba90d1a1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0b568f5f71c54188d93141c24dca57" id="r_ga1a0b568f5f71c54188d93141c24dca57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html#ga1a0b568f5f71c54188d93141c24dca57">RCC_PLLM_DIV3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a></td></tr>
<tr class="separator:ga1a0b568f5f71c54188d93141c24dca57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849578800614b0c69e5caec7de9be93e" id="r_ga849578800614b0c69e5caec7de9be93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html#ga849578800614b0c69e5caec7de9be93e">RCC_PLLM_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga849578800614b0c69e5caec7de9be93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5927c3cd67ec1c55e9ccf224c80d6207" id="r_ga5927c3cd67ec1c55e9ccf224c80d6207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html#ga5927c3cd67ec1c55e9ccf224c80d6207">RCC_PLLM_DIV5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a></td></tr>
<tr class="separator:ga5927c3cd67ec1c55e9ccf224c80d6207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa406d89eb86897750a768d3286ee2f67" id="r_gaa406d89eb86897750a768d3286ee2f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html#gaa406d89eb86897750a768d3286ee2f67">RCC_PLLM_DIV6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaa406d89eb86897750a768d3286ee2f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03bc83a9f095ee89d3e4fff48366487" id="r_gae03bc83a9f095ee89d3e4fff48366487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html#gae03bc83a9f095ee89d3e4fff48366487">RCC_PLLM_DIV7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gae03bc83a9f095ee89d3e4fff48366487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7478ec0fd702d3a40a0a287f98ecfcd" id="r_gac7478ec0fd702d3a40a0a287f98ecfcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_m___clock___divider.html#gac7478ec0fd702d3a40a0a287f98ecfcd">RCC_PLLM_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>| <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gac7478ec0fd702d3a40a0a287f98ecfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16248cbd581f020b8a8d1cf0d9f0864d" id="r_ga16248cbd581f020b8a8d1cf0d9f0864d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga16248cbd581f020b8a8d1cf0d9f0864d">RCC_PLLP_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a></td></tr>
<tr class="separator:ga16248cbd581f020b8a8d1cf0d9f0864d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7cf014acdab07b2222cfe1b21cabc4" id="r_ga7c7cf014acdab07b2222cfe1b21cabc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga7c7cf014acdab07b2222cfe1b21cabc4">RCC_PLLP_DIV3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a></td></tr>
<tr class="separator:ga7c7cf014acdab07b2222cfe1b21cabc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b2c03c1f205addc5f52a1e740f801a" id="r_ga91b2c03c1f205addc5f52a1e740f801a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga91b2c03c1f205addc5f52a1e740f801a">RCC_PLLP_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga91b2c03c1f205addc5f52a1e740f801a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7ab1b62c72cd0d1d7989c2c1b82e73" id="r_ga1f7ab1b62c72cd0d1d7989c2c1b82e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga1f7ab1b62c72cd0d1d7989c2c1b82e73">RCC_PLLP_DIV5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a></td></tr>
<tr class="separator:ga1f7ab1b62c72cd0d1d7989c2c1b82e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad6be8ec0a6efaa1c81fbd29017a1fa" id="r_ga5ad6be8ec0a6efaa1c81fbd29017a1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga5ad6be8ec0a6efaa1c81fbd29017a1fa">RCC_PLLP_DIV6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga5ad6be8ec0a6efaa1c81fbd29017a1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4de485039f5a2a155025144c898d02" id="r_gacf4de485039f5a2a155025144c898d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gacf4de485039f5a2a155025144c898d02">RCC_PLLP_DIV7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>)</td></tr>
<tr class="separator:gacf4de485039f5a2a155025144c898d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7662734bfff248c5dad97ea5f6736e" id="r_gaab7662734bfff248c5dad97ea5f6736e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gaab7662734bfff248c5dad97ea5f6736e">RCC_PLLP_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:gaab7662734bfff248c5dad97ea5f6736e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99cdc906a503e35c29c32658fa79708c" id="r_ga99cdc906a503e35c29c32658fa79708c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga99cdc906a503e35c29c32658fa79708c">RCC_PLLP_DIV9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a></td></tr>
<tr class="separator:ga99cdc906a503e35c29c32658fa79708c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aab8898c7daca7f909ca5d974689dd" id="r_ga90aab8898c7daca7f909ca5d974689dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga90aab8898c7daca7f909ca5d974689dd">RCC_PLLP_DIV10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga90aab8898c7daca7f909ca5d974689dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6892b83cde37b7aa465cd4ddef5b043" id="r_gaf6892b83cde37b7aa465cd4ddef5b043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gaf6892b83cde37b7aa465cd4ddef5b043">RCC_PLLP_DIV11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>)</td></tr>
<tr class="separator:gaf6892b83cde37b7aa465cd4ddef5b043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d6fa6173b090078bba5ae46bc7a27" id="r_ga926d6fa6173b090078bba5ae46bc7a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga926d6fa6173b090078bba5ae46bc7a27">RCC_PLLP_DIV12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga926d6fa6173b090078bba5ae46bc7a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ffa6dee664fd0be1e5c4f00be77ce1" id="r_gaf6ffa6dee664fd0be1e5c4f00be77ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gaf6ffa6dee664fd0be1e5c4f00be77ce1">RCC_PLLP_DIV13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a>)</td></tr>
<tr class="separator:gaf6ffa6dee664fd0be1e5c4f00be77ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e253b333e67481dd25c97167cf3f7" id="r_gafb1e253b333e67481dd25c97167cf3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gafb1e253b333e67481dd25c97167cf3f7">RCC_PLLP_DIV14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:gafb1e253b333e67481dd25c97167cf3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de8081e7835c96aafec4d8b493f97ca" id="r_ga5de8081e7835c96aafec4d8b493f97ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga5de8081e7835c96aafec4d8b493f97ca">RCC_PLLP_DIV15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>)</td></tr>
<tr class="separator:ga5de8081e7835c96aafec4d8b493f97ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b41ddfd5e6d50b999e5b199deb8c6ae" id="r_ga1b41ddfd5e6d50b999e5b199deb8c6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga1b41ddfd5e6d50b999e5b199deb8c6ae">RCC_PLLP_DIV16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga1b41ddfd5e6d50b999e5b199deb8c6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580f94dba5d292f604338d93fcb40602" id="r_ga580f94dba5d292f604338d93fcb40602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga580f94dba5d292f604338d93fcb40602">RCC_PLLP_DIV17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a></td></tr>
<tr class="separator:ga580f94dba5d292f604338d93fcb40602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5466dc0a902e727bc48463ac1e72635" id="r_gaa5466dc0a902e727bc48463ac1e72635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gaa5466dc0a902e727bc48463ac1e72635">RCC_PLLP_DIV18</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:gaa5466dc0a902e727bc48463ac1e72635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66683704ab77eec8e7ea32827a2b0e42" id="r_ga66683704ab77eec8e7ea32827a2b0e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga66683704ab77eec8e7ea32827a2b0e42">RCC_PLLP_DIV19</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>)</td></tr>
<tr class="separator:ga66683704ab77eec8e7ea32827a2b0e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3058d0c4f62909bbe3d0dac0d7ce8dfc" id="r_ga3058d0c4f62909bbe3d0dac0d7ce8dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga3058d0c4f62909bbe3d0dac0d7ce8dfc">RCC_PLLP_DIV20</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga3058d0c4f62909bbe3d0dac0d7ce8dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82144bf841b1f6cbf02c778d295f9f55" id="r_ga82144bf841b1f6cbf02c778d295f9f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga82144bf841b1f6cbf02c778d295f9f55">RCC_PLLP_DIV21</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a>)</td></tr>
<tr class="separator:ga82144bf841b1f6cbf02c778d295f9f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb6cb6373beb88f675eba5966011ec3" id="r_gaacb6cb6373beb88f675eba5966011ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gaacb6cb6373beb88f675eba5966011ec3">RCC_PLLP_DIV22</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:gaacb6cb6373beb88f675eba5966011ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238542297a9b3965451de08cec3bcc4f" id="r_ga238542297a9b3965451de08cec3bcc4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga238542297a9b3965451de08cec3bcc4f">RCC_PLLP_DIV23</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>)</td></tr>
<tr class="separator:ga238542297a9b3965451de08cec3bcc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d2e9861e06699749eb42f65f20a1f0" id="r_gac3d2e9861e06699749eb42f65f20a1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gac3d2e9861e06699749eb42f65f20a1f0">RCC_PLLP_DIV24</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:gac3d2e9861e06699749eb42f65f20a1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf324c1559aff1bf12652888002fe90dc" id="r_gaf324c1559aff1bf12652888002fe90dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gaf324c1559aff1bf12652888002fe90dc">RCC_PLLP_DIV25</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a>)</td></tr>
<tr class="separator:gaf324c1559aff1bf12652888002fe90dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab305de6975e78bcfec1439b9d3d4ccf1" id="r_gab305de6975e78bcfec1439b9d3d4ccf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gab305de6975e78bcfec1439b9d3d4ccf1">RCC_PLLP_DIV26</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:gab305de6975e78bcfec1439b9d3d4ccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc86a473ece9f3451ba1b587ab01a04" id="r_ga7fc86a473ece9f3451ba1b587ab01a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga7fc86a473ece9f3451ba1b587ab01a04">RCC_PLLP_DIV27</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>)</td></tr>
<tr class="separator:ga7fc86a473ece9f3451ba1b587ab01a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e376eb74b79d1a484fdd4ffd2385763" id="r_ga6e376eb74b79d1a484fdd4ffd2385763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga6e376eb74b79d1a484fdd4ffd2385763">RCC_PLLP_DIV28</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga6e376eb74b79d1a484fdd4ffd2385763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950d3a4282e73f6551f6ab60dcdfa4ac" id="r_ga950d3a4282e73f6551f6ab60dcdfa4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga950d3a4282e73f6551f6ab60dcdfa4ac">RCC_PLLP_DIV29</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a>)</td></tr>
<tr class="separator:ga950d3a4282e73f6551f6ab60dcdfa4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e20e2c0b80f1d3f011ac45a7893e6c" id="r_ga40e20e2c0b80f1d3f011ac45a7893e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga40e20e2c0b80f1d3f011ac45a7893e6c">RCC_PLLP_DIV30</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga40e20e2c0b80f1d3f011ac45a7893e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6fdab2a099615cbc8498743134ee9b" id="r_gade6fdab2a099615cbc8498743134ee9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gade6fdab2a099615cbc8498743134ee9b">RCC_PLLP_DIV31</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a>)</td></tr>
<tr class="separator:gade6fdab2a099615cbc8498743134ee9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8de09c716cd50f2b4f39fe1874d51d" id="r_ga8e8de09c716cd50f2b4f39fe1874d51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga8e8de09c716cd50f2b4f39fe1874d51d">RCC_PLLP_DIV32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e">RCC_PLLCFGR_PLLP_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad">RCC_PLLCFGR_PLLP_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee">RCC_PLLCFGR_PLLP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a>)</td></tr>
<tr class="separator:ga8e8de09c716cd50f2b4f39fe1874d51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8542180301c08434a774ee3033b89564" id="r_ga8542180301c08434a774ee3033b89564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga8542180301c08434a774ee3033b89564">RCC_PLLR_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">RCC_PLLCFGR_PLLR_0</a></td></tr>
<tr class="separator:ga8542180301c08434a774ee3033b89564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e1eda6592c73b3b19c4b602c0e603d" id="r_gac9e1eda6592c73b3b19c4b602c0e603d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#gac9e1eda6592c73b3b19c4b602c0e603d">RCC_PLLR_DIV3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">RCC_PLLCFGR_PLLR_1</a></td></tr>
<tr class="separator:gac9e1eda6592c73b3b19c4b602c0e603d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7feff69617c885b7ad02abdf90a306" id="r_ga4d7feff69617c885b7ad02abdf90a306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga4d7feff69617c885b7ad02abdf90a306">RCC_PLLR_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">RCC_PLLCFGR_PLLR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">RCC_PLLCFGR_PLLR_0</a>)</td></tr>
<tr class="separator:ga4d7feff69617c885b7ad02abdf90a306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509420efd3dfdfb792d2f4a7f9532161" id="r_ga509420efd3dfdfb792d2f4a7f9532161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga509420efd3dfdfb792d2f4a7f9532161">RCC_PLLR_DIV5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39">RCC_PLLCFGR_PLLR_2</a></td></tr>
<tr class="separator:ga509420efd3dfdfb792d2f4a7f9532161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9c23a036a7dd5c2c14d7df77656cba" id="r_gaea9c23a036a7dd5c2c14d7df77656cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#gaea9c23a036a7dd5c2c14d7df77656cba">RCC_PLLR_DIV6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39">RCC_PLLCFGR_PLLR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">RCC_PLLCFGR_PLLR_0</a>)</td></tr>
<tr class="separator:gaea9c23a036a7dd5c2c14d7df77656cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b35cccfee385e5ad775eb8cc385508" id="r_gaa8b35cccfee385e5ad775eb8cc385508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#gaa8b35cccfee385e5ad775eb8cc385508">RCC_PLLR_DIV7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39">RCC_PLLCFGR_PLLR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">RCC_PLLCFGR_PLLR_1</a>)</td></tr>
<tr class="separator:gaa8b35cccfee385e5ad775eb8cc385508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2032e48945b9bfec98b9f342d34e2472" id="r_ga2032e48945b9bfec98b9f342d34e2472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga2032e48945b9bfec98b9f342d34e2472">RCC_PLLR_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39">RCC_PLLCFGR_PLLR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">RCC_PLLCFGR_PLLR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">RCC_PLLCFGR_PLLR_0</a>)</td></tr>
<tr class="separator:ga2032e48945b9bfec98b9f342d34e2472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a440b01eaeb8f3a6282598fc748ef1f" id="r_ga2a440b01eaeb8f3a6282598fc748ef1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">RCC_PLLSOURCE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2a440b01eaeb8f3a6282598fc748ef1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218" id="r_ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7" id="r_ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62762c1c562eb0255f2bf109e42d872a" id="r_ga62762c1c562eb0255f2bf109e42d872a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga62762c1c562eb0255f2bf109e42d872a">RCC_PLLPCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a></td></tr>
<tr class="separator:ga62762c1c562eb0255f2bf109e42d872a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce2ca306ca9620983351ce048be950f" id="r_gadce2ca306ca9620983351ce048be950f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___output.html#gadce2ca306ca9620983351ce048be950f">RCC_PLLRCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a></td></tr>
<tr class="separator:gadce2ca306ca9620983351ce048be950f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e" id="r_ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9" id="r_gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4" id="r_gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095" id="r_gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c" id="r_ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7" id="r_ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd81d39139ae1b087b751f5215d0c730" id="r_gafd81d39139ae1b087b751f5215d0c730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gafd81d39139ae1b087b751f5215d0c730">RCC_SYSCLKSOURCE_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>)</td></tr>
<tr class="separator:gafd81d39139ae1b087b751f5215d0c730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a611de7f77dd8eec9ab15bc9e98bad3" id="r_ga6a611de7f77dd8eec9ab15bc9e98bad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga6a611de7f77dd8eec9ab15bc9e98bad3">RCC_SYSCLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0495262b4cde5ca966447fedae87598">RCC_CFGR_SW_2</a></td></tr>
<tr class="separator:ga6a611de7f77dd8eec9ab15bc9e98bad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd" id="r_ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64" id="r_ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d" id="r_ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af6b8ed9e8bc883fc7483547bfd6992" id="r_ga5af6b8ed9e8bc883fc7483547bfd6992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga5af6b8ed9e8bc883fc7483547bfd6992">RCC_SYSCLKSOURCE_STATUS_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>)</td></tr>
<tr class="separator:ga5af6b8ed9e8bc883fc7483547bfd6992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3590365adbde2716a03aa8670f1fb4e" id="r_gaf3590365adbde2716a03aa8670f1fb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#gaf3590365adbde2716a03aa8670f1fb4e">RCC_SYSCLKSOURCE_STATUS_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3d2a015d59ca804bcb50e79e45a66b">RCC_CFGR_SWS_2</a></td></tr>
<tr class="separator:gaf3590365adbde2716a03aa8670f1fb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494" id="r_ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3" id="r_gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f" id="r_ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>)</td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad" id="r_ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>)</td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51" id="r_ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>)</td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14" id="r_ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>)</td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8" id="r_ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>)</td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2" id="r_ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>)</td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d" id="r_gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>)</td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc" id="r_ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169" id="r_ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">RCC_CFGR_PPRE_2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083" id="r_ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">RCC_CFGR_PPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a>)</td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3" id="r_gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">RCC_CFGR_PPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c">RCC_CFGR_PPRE_1</a>)</td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d" id="r_ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">RCC_CFGR_PPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c">RCC_CFGR_PPRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a>)</td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac4762e5f4ebe4a04aea58edc9c46a9" id="r_ga7ac4762e5f4ebe4a04aea58edc9c46a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga7ac4762e5f4ebe4a04aea58edc9c46a9">RCC_RTCCLKSOURCE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga7ac4762e5f4ebe4a04aea58edc9c46a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150" id="r_ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a></td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4" id="r_gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a></td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070b819c6eca00d4b89cbf35216c3a92" id="r_ga070b819c6eca00d4b89cbf35216c3a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">RCC_RTCCLKSOURCE_HSE_DIV32</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></td></tr>
<tr class="separator:ga070b819c6eca00d4b89cbf35216c3a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b" id="r_ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bc2abe13f0d3e62a5f9aa381927eb3" id="r_gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a></td></tr>
<tr class="separator:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725a16362f3324ef5866dc5a1ff07cf5" id="r_ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ca2959a1252ecd319843da02c79526" id="r_gae8ca2959a1252ecd319843da02c79526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526">RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a></td></tr>
<tr class="separator:gae8ca2959a1252ecd319843da02c79526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635" id="r_gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>| <a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>)</td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f" id="r_ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a></td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d888f2238eaa4e4b8d02b3900ea18b" id="r_ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ada18d28374df66c1b6da16606c23d8" id="r_ga4ada18d28374df66c1b6da16606c23d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">RCC_MCO1SOURCE_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:ga4ada18d28374df66c1b6da16606c23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621" id="r_gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53" id="r_ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc" id="r_ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a></td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8" id="r_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a></td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb84d9a10db2c49376be8fada619fe08" id="r_gadb84d9a10db2c49376be8fada619fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">RCC_MCODIV_8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>)</td></tr>
<tr class="separator:gadb84d9a10db2c49376be8fada619fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab3ab9547ef8800355111517b547882" id="r_ga3ab3ab9547ef8800355111517b547882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882">RCC_MCODIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a></td></tr>
<tr class="separator:ga3ab3ab9547ef8800355111517b547882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6992ae7e6940f17362bcf2107c634cb3" id="r_ga6992ae7e6940f17362bcf2107c634cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___prescaler.html#ga6992ae7e6940f17362bcf2107c634cb3">RCC_MCODIV_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>)</td></tr>
<tr class="separator:ga6992ae7e6940f17362bcf2107c634cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2330ed42b1743f239ccdd37f7df6635b" id="r_ga2330ed42b1743f239ccdd37f7df6635b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___prescaler.html#ga2330ed42b1743f239ccdd37f7df6635b">RCC_MCODIV_64</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a>)</td></tr>
<tr class="separator:ga2330ed42b1743f239ccdd37f7df6635b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bbfcc3bbd113b9d1b7a05c9db2dd24" id="r_ga82bbfcc3bbd113b9d1b7a05c9db2dd24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___prescaler.html#ga82bbfcc3bbd113b9d1b7a05c9db2dd24">RCC_MCODIV_128</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>)</td></tr>
<tr class="separator:ga82bbfcc3bbd113b9d1b7a05c9db2dd24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94" id="r_ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a></td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d" id="r_gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a></td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f" id="r_ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a></td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866" id="r_gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a></td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9" id="r_ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a></td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3" id="r_ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a></td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f259914cb56820b1649c9d4413736c" id="r_gaf3f259914cb56820b1649c9d4413736c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a></td></tr>
<tr class="separator:gaf3f259914cb56820b1649c9d4413736c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216" id="r_ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c" id="r_ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>)</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046" id="r_gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>)</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927" id="r_gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">BDCR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">RCC_BDCR_LSERDY_Pos</a>)</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d9d4f36f383c67b34a733f14e33bfe" id="r_gac1d9d4f36f383c67b34a733f14e33bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac1d9d4f36f383c67b34a733f14e33bfe">RCC_FLAG_LSECSSD</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">BDCR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga3371131b4dbacbab3f44241f6f05a35d">RCC_BDCR_LSECSSD_Pos</a>)</td></tr>
<tr class="separator:gac1d9d4f36f383c67b34a733f14e33bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72" id="r_ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bacaedece5c7cb6d9e52c1412e1a8ae" id="r_ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">RCC_FLAG_OBLRST</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">RCC_CSR_OBLRSTF_Pos</a>)</td></tr>
<tr class="separator:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6" id="r_gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>)</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e6e02e27c887afbc2d65dc36ec50ae" id="r_ga13e6e02e27c887afbc2d65dc36ec50ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga13e6e02e27c887afbc2d65dc36ec50ae">RCC_FLAG_PWRRST</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaad26546b87a4aa0bb5b67404ebed8501">RCC_CSR_PWRRSTF_Pos</a>)</td></tr>
<tr class="separator:ga13e6e02e27c887afbc2d65dc36ec50ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52" id="r_gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>)</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f" id="r_gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>)</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7" id="r_gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>)</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920" id="r_ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>)</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fa5b50304710db2d7f6d583a225da3" id="r_gab5fa5b50304710db2d7f6d583a225da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#gab5fa5b50304710db2d7f6d583a225da3">RCC_LSEDRIVE_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab5fa5b50304710db2d7f6d583a225da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1151beb7f9869e91fe7617936ad0efff" id="r_ga1151beb7f9869e91fe7617936ad0efff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga1151beb7f9869e91fe7617936ad0efff">RCC_LSEDRIVE_MEDIUMLOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a></td></tr>
<tr class="separator:ga1151beb7f9869e91fe7617936ad0efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295eed1e1368d526fa0f6356ceecbc48" id="r_ga295eed1e1368d526fa0f6356ceecbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga295eed1e1368d526fa0f6356ceecbc48">RCC_LSEDRIVE_MEDIUMHIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a></td></tr>
<tr class="separator:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b0854f3813d7ab2781519bfa58fd95" id="r_ga90b0854f3813d7ab2781519bfa58fd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga90b0854f3813d7ab2781519bfa58fd95">RCC_LSEDRIVE_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></td></tr>
<tr class="separator:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232f308c4f2a42997bcc6162bb5de858" id="r_ga232f308c4f2a42997bcc6162bb5de858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___reset___flag.html#ga232f308c4f2a42997bcc6162bb5de858">RCC_RESET_FLAG_OBL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></td></tr>
<tr class="separator:ga232f308c4f2a42997bcc6162bb5de858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a890f11dcae190ec20399067b04823d" id="r_ga8a890f11dcae190ec20399067b04823d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___reset___flag.html#ga8a890f11dcae190ec20399067b04823d">RCC_RESET_FLAG_PIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></td></tr>
<tr class="separator:ga8a890f11dcae190ec20399067b04823d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63d6ab8f0c7a5eec256cc272dd2312c" id="r_gaf63d6ab8f0c7a5eec256cc272dd2312c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___reset___flag.html#gaf63d6ab8f0c7a5eec256cc272dd2312c">RCC_RESET_FLAG_PWR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7e4e5a9b75f995cfe8af4201b1899a3">RCC_CSR_PWRRSTF</a></td></tr>
<tr class="separator:gaf63d6ab8f0c7a5eec256cc272dd2312c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf754df3abd84787d19f9bc4eba1ef019" id="r_gaf754df3abd84787d19f9bc4eba1ef019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___reset___flag.html#gaf754df3abd84787d19f9bc4eba1ef019">RCC_RESET_FLAG_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></td></tr>
<tr class="separator:gaf754df3abd84787d19f9bc4eba1ef019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663274bf9c9f94283e47244ed59e43c6" id="r_ga663274bf9c9f94283e47244ed59e43c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___reset___flag.html#ga663274bf9c9f94283e47244ed59e43c6">RCC_RESET_FLAG_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></td></tr>
<tr class="separator:ga663274bf9c9f94283e47244ed59e43c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2f680974bdf90ca9c5e4555fcbe1d6" id="r_ga0f2f680974bdf90ca9c5e4555fcbe1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___reset___flag.html#ga0f2f680974bdf90ca9c5e4555fcbe1d6">RCC_RESET_FLAG_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></td></tr>
<tr class="separator:ga0f2f680974bdf90ca9c5e4555fcbe1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25818109b4eec0684920b3b72da2240b" id="r_ga25818109b4eec0684920b3b72da2240b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___reset___flag.html#ga25818109b4eec0684920b3b72da2240b">RCC_RESET_FLAG_LPWR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></td></tr>
<tr class="separator:ga25818109b4eec0684920b3b72da2240b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aff0dde599d99aa2b055fce93234fe" id="r_ga08aff0dde599d99aa2b055fce93234fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___reset___flag.html#ga08aff0dde599d99aa2b055fce93234fe">RCC_RESET_FLAG_ALL</a></td></tr>
<tr class="separator:ga08aff0dde599d99aa2b055fce93234fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98" id="r_ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cf6cd8bf214d169901a8a976743169" id="r_gaa6cf6cd8bf214d169901a8a976743169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#gaa6cf6cd8bf214d169901a8a976743169">__HAL_RCC_FLASH_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa6cf6cd8bf214d169901a8a976743169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222bac3ebfec517c93055ae065303da" id="r_ga5222bac3ebfec517c93055ae065303da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">__HAL_RCC_CRC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5222bac3ebfec517c93055ae065303da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5" id="r_ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">__HAL_RCC_DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>)</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb18cb63e5d380dc0987da283f7577" id="r_ga3deb18cb63e5d380dc0987da283f7577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga3deb18cb63e5d380dc0987da283f7577">__HAL_RCC_FLASH_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8d9c84356530f36e7b349d38c033928">RCC_AHBENR_FLASHEN</a>)</td></tr>
<tr class="separator:ga3deb18cb63e5d380dc0987da283f7577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170a30954a78a81a8f9b381378e0c9af" id="r_ga170a30954a78a81a8f9b381378e0c9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">__HAL_RCC_CRC_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>)</td></tr>
<tr class="separator:ga170a30954a78a81a8f9b381378e0c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e" id="r_ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5" id="r_ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd" id="r_ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74340ce0f556e370aafc2b8ecdf2dd31" id="r_ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">__HAL_RCC_GPIOD_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84098c3c8735d401024a1fb762e9527f" id="r_ga84098c3c8735d401024a1fb762e9527f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga84098c3c8735d401024a1fb762e9527f">__HAL_RCC_GPIOF_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga84098c3c8735d401024a1fb762e9527f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0" id="r_ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">__HAL_RCC_GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">RCC_IOPENR_GPIOAEN</a>)</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424" id="r_ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">__HAL_RCC_GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">RCC_IOPENR_GPIOBEN</a>)</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4" id="r_ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">__HAL_RCC_GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">RCC_IOPENR_GPIOCEN</a>)</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaefe364dafdc0c22353969595421422" id="r_gaeaefe364dafdc0c22353969595421422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#gaeaefe364dafdc0c22353969595421422">__HAL_RCC_GPIOD_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b">RCC_IOPENR_GPIODEN</a>)</td></tr>
<tr class="separator:gaeaefe364dafdc0c22353969595421422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c2248eab0a30bd8f4912233abbf34a" id="r_ga84c2248eab0a30bd8f4912233abbf34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga84c2248eab0a30bd8f4912233abbf34a">__HAL_RCC_GPIOF_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga71a8b27c62fb23c2118d88b3eaaeb702">RCC_IOPENR_GPIOFEN</a>)</td></tr>
<tr class="separator:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62d32fdde03df10072d856515692c8d" id="r_gaf62d32fdde03df10072d856515692c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf62d32fdde03df10072d856515692c8d">__HAL_RCC_TIM3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf62d32fdde03df10072d856515692c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669982035ad2dd6cf095fd8b281f9dab" id="r_ga669982035ad2dd6cf095fd8b281f9dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga669982035ad2dd6cf095fd8b281f9dab">__HAL_RCC_TIM6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92313068bbe6883497ca424b24f31d44" id="r_ga92313068bbe6883497ca424b24f31d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga92313068bbe6883497ca424b24f31d44">__HAL_RCC_TIM7_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga92313068bbe6883497ca424b24f31d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f588c7262a5ff7a3882157abbbcd625" id="r_ga5f588c7262a5ff7a3882157abbbcd625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga5f588c7262a5ff7a3882157abbbcd625">__HAL_RCC_RTCAPB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5f588c7262a5ff7a3882157abbbcd625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c13cc10b36c32d750be226d2fda3b2" id="r_gab0c13cc10b36c32d750be226d2fda3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">__HAL_RCC_WWDG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12352adbb876f2b827d6ac3a04d94e26" id="r_ga12352adbb876f2b827d6ac3a04d94e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga12352adbb876f2b827d6ac3a04d94e26">__HAL_RCC_SPI2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf50c7d2265d978fab8fbb68a518096d" id="r_gaaf50c7d2265d978fab8fbb68a518096d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaf50c7d2265d978fab8fbb68a518096d">__HAL_RCC_USART2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a7bf921d694c001b67dcd531c807a3" id="r_ga34a7bf921d694c001b67dcd531c807a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga34a7bf921d694c001b67dcd531c807a3">__HAL_RCC_USART3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga34a7bf921d694c001b67dcd531c807a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a6889fb6e30b4318d5816b9be1fa3e" id="r_gab5a6889fb6e30b4318d5816b9be1fa3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab5a6889fb6e30b4318d5816b9be1fa3e">__HAL_RCC_USART4_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab5a6889fb6e30b4318d5816b9be1fa3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeae5b9e93721dd4e34274600996baeb" id="r_gaaeae5b9e93721dd4e34274600996baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">__HAL_RCC_I2C1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaeae5b9e93721dd4e34274600996baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7826848ae938c7f59984d12bc883a6f0" id="r_ga7826848ae938c7f59984d12bc883a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga7826848ae938c7f59984d12bc883a6f0">__HAL_RCC_I2C2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7826848ae938c7f59984d12bc883a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ce3b2ed26ac09b874d3a5d8c282a67" id="r_gaa9ce3b2ed26ac09b874d3a5d8c282a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaa9ce3b2ed26ac09b874d3a5d8c282a67">__HAL_RCC_DBGMCU_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa9ce3b2ed26ac09b874d3a5d8c282a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7399cc977622172aeda52a86ceed92" id="r_ga6c7399cc977622172aeda52a86ceed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">__HAL_RCC_PWR_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6c7399cc977622172aeda52a86ceed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1" id="r_gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">__HAL_RCC_SYSCFG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693d7300ed7134b60bb1a645e762358" id="r_gad693d7300ed7134b60bb1a645e762358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gad693d7300ed7134b60bb1a645e762358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856c7460aa481976644736c703c6702d" id="r_ga856c7460aa481976644736c703c6702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">__HAL_RCC_SPI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga856c7460aa481976644736c703c6702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932afe7cea6c567ad63e0f83308b9d3e" id="r_ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">__HAL_RCC_USART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c0bd63fbc7500f9c209ef42c0931b6" id="r_ga28c0bd63fbc7500f9c209ef42c0931b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga28c0bd63fbc7500f9c209ef42c0931b6">__HAL_RCC_TIM14_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga28c0bd63fbc7500f9c209ef42c0931b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b09f531d9d48d31abd4f74c26d26" id="r_ga9753b09f531d9d48d31abd4f74c26d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga9753b09f531d9d48d31abd4f74c26d26">__HAL_RCC_TIM16_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga9753b09f531d9d48d31abd4f74c26d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983ec0b6719bbf98e40818a8e6817c58" id="r_ga983ec0b6719bbf98e40818a8e6817c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga983ec0b6719bbf98e40818a8e6817c58">__HAL_RCC_TIM17_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga983ec0b6719bbf98e40818a8e6817c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646c863666584ab4fca8fc93fe4112c5" id="r_ga646c863666584ab4fca8fc93fe4112c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga646c863666584ab4fca8fc93fe4112c5">__HAL_RCC_ADC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga646c863666584ab4fca8fc93fe4112c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb7035f007ec272b725e51018a36b23" id="r_ga9fb7035f007ec272b725e51018a36b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga9fb7035f007ec272b725e51018a36b23">__HAL_RCC_TIM3_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga03f1d5ec8eb20c9c8719d0dd04987993">RCC_APBENR1_TIM3EN</a>)</td></tr>
<tr class="separator:ga9fb7035f007ec272b725e51018a36b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ec940a13a275a574d438af19f164c4" id="r_gad3ec940a13a275a574d438af19f164c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gad3ec940a13a275a574d438af19f164c4">__HAL_RCC_RTCAPB_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga96e4940e637f5d872919098290901cef">RCC_APBENR1_RTCAPBEN</a>)</td></tr>
<tr class="separator:gad3ec940a13a275a574d438af19f164c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb56a85a6424a60da8edc681f3a1c918" id="r_gabb56a85a6424a60da8edc681f3a1c918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gabb56a85a6424a60da8edc681f3a1c918">__HAL_RCC_SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2b6ebd5f763811e7ad2e122f924bff">RCC_APBENR1_SPI2EN</a>)</td></tr>
<tr class="separator:gabb56a85a6424a60da8edc681f3a1c918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc6c83fbebf8b4265ef9500aa04b04" id="r_ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04">__HAL_RCC_USART2_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b93124bda3d29b9441f4fdfa27032ad">RCC_APBENR1_USART2EN</a>)</td></tr>
<tr class="separator:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a853eae72da96aad5379a6e939dd8" id="r_ga490a853eae72da96aad5379a6e939dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga490a853eae72da96aad5379a6e939dd8">__HAL_RCC_I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gab81b671b8acda0069ed928e7b2715530">RCC_APBENR1_I2C1EN</a>)</td></tr>
<tr class="separator:ga490a853eae72da96aad5379a6e939dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebc5988bcf1e2965ed482fd76c67b22" id="r_ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">__HAL_RCC_I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gab3578e2f41d9aeaf9acad97e4610634e">RCC_APBENR1_I2C2EN</a>)</td></tr>
<tr class="separator:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91adc2aacd167316a573d1101d50d2" id="r_gabe91adc2aacd167316a573d1101d50d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gabe91adc2aacd167316a573d1101d50d2">__HAL_RCC_DBGMCU_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6b84afa00844763d73ea36fb140758">RCC_APBENR1_DBGEN</a>)</td></tr>
<tr class="separator:gabe91adc2aacd167316a573d1101d50d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db86d2db2bad45732a742b6a91ea0b" id="r_gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">__HAL_RCC_PWR_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga99324657dd1adf8b0a3b55732055e6d1">RCC_APBENR1_PWREN</a>)</td></tr>
<tr class="separator:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04a5f1f0d6d8577706022a866f4528e" id="r_gaf04a5f1f0d6d8577706022a866f4528e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">__HAL_RCC_SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9542ae577219d7d83e0bd18944136cc6">RCC_APBENR2_SYSCFGEN</a>)</td></tr>
<tr class="separator:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eacfb8ee244074ec63dae0b9f621c2" id="r_gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">__HAL_RCC_TIM1_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gab02b38d79863391d5ad0938e5542d0ff">RCC_APBENR2_TIM1EN</a>)</td></tr>
<tr class="separator:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccb5c6b63a60deb6463cbc629c10fe" id="r_gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">__HAL_RCC_SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gad3df3dbadaf9d4b4f216280a04a38ad0">RCC_APBENR2_SPI1EN</a>)</td></tr>
<tr class="separator:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0050944298552e9f02f56ec8634f5a6" id="r_gae0050944298552e9f02f56ec8634f5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6">__HAL_RCC_USART1_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gae6fc2200f262ff397292841a744c4bfb">RCC_APBENR2_USART1EN</a>)</td></tr>
<tr class="separator:gae0050944298552e9f02f56ec8634f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492911cce1e54350519e7793c897102b" id="r_ga492911cce1e54350519e7793c897102b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga492911cce1e54350519e7793c897102b">__HAL_RCC_TIM14_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga26bc9a6d6d688435b11f1dac7dcd029a">RCC_APBENR2_TIM14EN</a>)</td></tr>
<tr class="separator:ga492911cce1e54350519e7793c897102b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f23f7c1565e07731f200059c8ed4db9" id="r_ga4f23f7c1565e07731f200059c8ed4db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga4f23f7c1565e07731f200059c8ed4db9">__HAL_RCC_TIM16_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2958e6568c987fe824d2f1be053809e2">RCC_APBENR2_TIM16EN</a>)</td></tr>
<tr class="separator:ga4f23f7c1565e07731f200059c8ed4db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c046db26bd6495179e6171dc6caeff3" id="r_ga6c046db26bd6495179e6171dc6caeff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga6c046db26bd6495179e6171dc6caeff3">__HAL_RCC_TIM17_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf031737f9b3c60c563d03ed72cb950">RCC_APBENR2_TIM17EN</a>)</td></tr>
<tr class="separator:ga6c046db26bd6495179e6171dc6caeff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdcfe2178943b36539cd5edf8402c19" id="r_gabcdcfe2178943b36539cd5edf8402c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gabcdcfe2178943b36539cd5edf8402c19">__HAL_RCC_ADC_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga45a2058e993b3249fa8549ae59df6143">RCC_APBENR2_ADCEN</a>)</td></tr>
<tr class="separator:gabcdcfe2178943b36539cd5edf8402c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef" id="r_gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#gaab05e603c9cadd72e4b6397837b46cef">__HAL_RCC_DMA1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>)  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc14db2565af722699ef4b29221d2acd" id="r_gacc14db2565af722699ef4b29221d2acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#gacc14db2565af722699ef4b29221d2acd">__HAL_RCC_FLASH_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8d9c84356530f36e7b349d38c033928">RCC_AHBENR_FLASHEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacc14db2565af722699ef4b29221d2acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1b25cbf589c1c47c1d069e4c803d56" id="r_ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">__HAL_RCC_CRC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>)   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6" id="r_gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#gae89d94d6252c79e450623f69eb939ed6">__HAL_RCC_DMA1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>)  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a09cde9411c951a02b82ef8b5129d6d" id="r_ga2a09cde9411c951a02b82ef8b5129d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#ga2a09cde9411c951a02b82ef8b5129d6d">__HAL_RCC_FLASH_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8d9c84356530f36e7b349d38c033928">RCC_AHBENR_FLASHEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2a09cde9411c951a02b82ef8b5129d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2645916b9ee9bad8c724a719c621d9" id="r_ga3d2645916b9ee9bad8c724a719c621d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status.html#ga3d2645916b9ee9bad8c724a719c621d9">__HAL_RCC_CRC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4" id="r_gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#gad1edbd9407c814110f04c1a609a214e4">__HAL_RCC_GPIOA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">RCC_IOPENR_GPIOAEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f" id="r_ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">__HAL_RCC_GPIOB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">RCC_IOPENR_GPIOBEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe" id="r_ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga528029c120a0154dfd7cfd6159e8debe">__HAL_RCC_GPIOC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">RCC_IOPENR_GPIOCEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8a0e334d69163b25692f0450dc569a" id="r_ga7a8a0e334d69163b25692f0450dc569a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga7a8a0e334d69163b25692f0450dc569a">__HAL_RCC_GPIOD_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b">RCC_IOPENR_GPIODEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7a8a0e334d69163b25692f0450dc569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c997b15dc4bc3fd8e5b43193e4b1a2d" id="r_ga5c997b15dc4bc3fd8e5b43193e4b1a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d">__HAL_RCC_GPIOF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga71a8b27c62fb23c2118d88b3eaaeb702">RCC_IOPENR_GPIOFEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5c997b15dc4bc3fd8e5b43193e4b1a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd" id="r_ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga2d73b007700fe1576c7965ce677148bd">__HAL_RCC_GPIOA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">RCC_IOPENR_GPIOAEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb" id="r_ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga9b9353035473ac5f144f6e5385c4bebb">__HAL_RCC_GPIOB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">RCC_IOPENR_GPIOBEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81" id="r_ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga5e939d98ecca025c028bd1d837b84c81">__HAL_RCC_GPIOC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">RCC_IOPENR_GPIOCEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c2b4166bbcf59a529cd3c5f8b93d76" id="r_ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga01c2b4166bbcf59a529cd3c5f8b93d76">__HAL_RCC_GPIOD_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b">RCC_IOPENR_GPIODEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843a7fcc2441b978cadacbea548dff93" id="r_ga843a7fcc2441b978cadacbea548dff93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status.html#ga843a7fcc2441b978cadacbea548dff93">__HAL_RCC_GPIOF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga71a8b27c62fb23c2118d88b3eaaeb702">RCC_IOPENR_GPIOFEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga843a7fcc2441b978cadacbea548dff93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6090239db6a8a6917b3f3accea15ed0" id="r_gaf6090239db6a8a6917b3f3accea15ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gaf6090239db6a8a6917b3f3accea15ed0">__HAL_RCC_TIM3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga03f1d5ec8eb20c9c8719d0dd04987993">RCC_APBENR1_TIM3EN</a>)   != 0U)</td></tr>
<tr class="separator:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb273361eaae66c857b5db26b639ff45" id="r_gabb273361eaae66c857b5db26b639ff45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gabb273361eaae66c857b5db26b639ff45">__HAL_RCC_TIM6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, RCC_APBENR1_TIM6EN)   != 0U)</td></tr>
<tr class="separator:gabb273361eaae66c857b5db26b639ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5642c4226ce18792efeca9d39cb0c5e0" id="r_ga5642c4226ce18792efeca9d39cb0c5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga5642c4226ce18792efeca9d39cb0c5e0">__HAL_RCC_TIM7_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, RCC_APBENR1_TIM7EN)   != 0U)</td></tr>
<tr class="separator:ga5642c4226ce18792efeca9d39cb0c5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f92ab0c50168d2a218774cab279a4c" id="r_ga64f92ab0c50168d2a218774cab279a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga64f92ab0c50168d2a218774cab279a4c">__HAL_RCC_RTCAPB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga96e4940e637f5d872919098290901cef">RCC_APBENR1_RTCAPBEN</a>) != 0U)</td></tr>
<tr class="separator:ga64f92ab0c50168d2a218774cab279a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26aff2638d1e0613b0ce0530f0cd48" id="r_ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">__HAL_RCC_WWDG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb2f7345df75e3ea1aa6b00ae12cdd">RCC_APBENR1_WWDGEN</a>)   != 0U)</td></tr>
<tr class="separator:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282522dda9557cf715be3ee13c031a5b" id="r_ga282522dda9557cf715be3ee13c031a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga282522dda9557cf715be3ee13c031a5b">__HAL_RCC_SPI2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2b6ebd5f763811e7ad2e122f924bff">RCC_APBENR1_SPI2EN</a>)   != 0U)</td></tr>
<tr class="separator:ga282522dda9557cf715be3ee13c031a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bbe0639658ed2cc56f8328b26373ea" id="r_gad3bbe0639658ed2cc56f8328b26373ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gad3bbe0639658ed2cc56f8328b26373ea">__HAL_RCC_USART2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b93124bda3d29b9441f4fdfa27032ad">RCC_APBENR1_USART2EN</a>) != 0U)</td></tr>
<tr class="separator:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5addec8b6604857d81c1386cad21c391" id="r_ga5addec8b6604857d81c1386cad21c391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga5addec8b6604857d81c1386cad21c391">__HAL_RCC_USART3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, RCC_APBENR1_USART3EN) != 0U)</td></tr>
<tr class="separator:ga5addec8b6604857d81c1386cad21c391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a52b6645cc3a60a8b60ea4a08bf872" id="r_ga31a52b6645cc3a60a8b60ea4a08bf872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga31a52b6645cc3a60a8b60ea4a08bf872">__HAL_RCC_USART4_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, RCC_APBENR1_USART4EN) != 0U)</td></tr>
<tr class="separator:ga31a52b6645cc3a60a8b60ea4a08bf872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e5654fd61b44dabe0546e524c906" id="r_ga7570e5654fd61b44dabe0546e524c906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga7570e5654fd61b44dabe0546e524c906">__HAL_RCC_I2C1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gab81b671b8acda0069ed928e7b2715530">RCC_APBENR1_I2C1EN</a>)   != 0U)</td></tr>
<tr class="separator:ga7570e5654fd61b44dabe0546e524c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae540056d72f4230da38c082b6c34c1" id="r_ga2ae540056d72f4230da38c082b6c34c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga2ae540056d72f4230da38c082b6c34c1">__HAL_RCC_I2C2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gab3578e2f41d9aeaf9acad97e4610634e">RCC_APBENR1_I2C2EN</a>)   != 0U)</td></tr>
<tr class="separator:ga2ae540056d72f4230da38c082b6c34c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4db3ae01be60abc0952bfe78b52d9e4" id="r_gac4db3ae01be60abc0952bfe78b52d9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gac4db3ae01be60abc0952bfe78b52d9e4">__HAL_RCC_DBGMCU_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6b84afa00844763d73ea36fb140758">RCC_APBENR1_DBGEN</a>)    != 0U)</td></tr>
<tr class="separator:gac4db3ae01be60abc0952bfe78b52d9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f4fd113303ed7322577ad023cf748" id="r_ga850f4fd113303ed7322577ad023cf748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga850f4fd113303ed7322577ad023cf748">__HAL_RCC_PWR_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga99324657dd1adf8b0a3b55732055e6d1">RCC_APBENR1_PWREN</a>)    != 0U)</td></tr>
<tr class="separator:ga850f4fd113303ed7322577ad023cf748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f8e043a42eaf534c1efa2477078c0a" id="r_ga50f8e043a42eaf534c1efa2477078c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga50f8e043a42eaf534c1efa2477078c0a">__HAL_RCC_TIM3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga03f1d5ec8eb20c9c8719d0dd04987993">RCC_APBENR1_TIM3EN</a>)   == 0U)</td></tr>
<tr class="separator:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e84a0b11a0dab64a048f8dd6bbafb2" id="r_ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2">__HAL_RCC_TIM6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, RCC_APBENR1_TIM6EN)   == 0U)</td></tr>
<tr class="separator:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac230813514cd9ee769f8f46b83d83f23" id="r_gac230813514cd9ee769f8f46b83d83f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gac230813514cd9ee769f8f46b83d83f23">__HAL_RCC_TIM7_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, RCC_APBENR1_TIM7EN)   == 0U)</td></tr>
<tr class="separator:gac230813514cd9ee769f8f46b83d83f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa23d6a22248ebaf14aa93ac136d69085" id="r_gaa23d6a22248ebaf14aa93ac136d69085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gaa23d6a22248ebaf14aa93ac136d69085">__HAL_RCC_RTCAPB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga96e4940e637f5d872919098290901cef">RCC_APBENR1_RTCAPBEN</a>) == 0U)</td></tr>
<tr class="separator:gaa23d6a22248ebaf14aa93ac136d69085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4e081c859ddccd4492343743bb245" id="r_ga21d4e081c859ddccd4492343743bb245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga21d4e081c859ddccd4492343743bb245">__HAL_RCC_WWDG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb2f7345df75e3ea1aa6b00ae12cdd">RCC_APBENR1_WWDGEN</a>)   == 0U)</td></tr>
<tr class="separator:ga21d4e081c859ddccd4492343743bb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab213cf8807d6e7e8b3867ffb404d763" id="r_gaab213cf8807d6e7e8b3867ffb404d763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gaab213cf8807d6e7e8b3867ffb404d763">__HAL_RCC_SPI2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2b6ebd5f763811e7ad2e122f924bff">RCC_APBENR1_SPI2EN</a>)   == 0U)</td></tr>
<tr class="separator:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4b1f3e82831cdc7508d4c38312eab" id="r_ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga61e4b1f3e82831cdc7508d4c38312eab">__HAL_RCC_USART2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b93124bda3d29b9441f4fdfa27032ad">RCC_APBENR1_USART2EN</a>) == 0U)</td></tr>
<tr class="separator:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6b66352f998564a6492d3e5d6aa536" id="r_ga9c6b66352f998564a6492d3e5d6aa536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga9c6b66352f998564a6492d3e5d6aa536">__HAL_RCC_USART3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, RCC_APBENR1_USART3EN) == 0U)</td></tr>
<tr class="separator:ga9c6b66352f998564a6492d3e5d6aa536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b1b482822024536e71af10b76ba9ba" id="r_ga86b1b482822024536e71af10b76ba9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga86b1b482822024536e71af10b76ba9ba">__HAL_RCC_USART4_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, RCC_APBENR1_USART4EN) == 0U)</td></tr>
<tr class="separator:ga86b1b482822024536e71af10b76ba9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868ab331b4bb14a1d5cc55c9133e4de" id="r_ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de">__HAL_RCC_I2C1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gab81b671b8acda0069ed928e7b2715530">RCC_APBENR1_I2C1EN</a>)   == 0U)</td></tr>
<tr class="separator:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae051ecb26de5c5b44f1827923c9837a5" id="r_gae051ecb26de5c5b44f1827923c9837a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gae051ecb26de5c5b44f1827923c9837a5">__HAL_RCC_I2C2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gab3578e2f41d9aeaf9acad97e4610634e">RCC_APBENR1_I2C2EN</a>)   == 0U)</td></tr>
<tr class="separator:gae051ecb26de5c5b44f1827923c9837a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14919a8c412f7cd388bbb44800ba5d7" id="r_gaa14919a8c412f7cd388bbb44800ba5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#gaa14919a8c412f7cd388bbb44800ba5d7">__HAL_RCC_DBGMCU_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d6b84afa00844763d73ea36fb140758">RCC_APBENR1_DBGEN</a>)    == 0U)</td></tr>
<tr class="separator:gaa14919a8c412f7cd388bbb44800ba5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1019fdeb30eb4bcb23a0bea2278a94a2" id="r_ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enabled___disabled___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">__HAL_RCC_PWR_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga99324657dd1adf8b0a3b55732055e6d1">RCC_APBENR1_PWREN</a>)    == 0U)</td></tr>
<tr class="separator:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6" id="r_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">__HAL_RCC_SYSCFG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9542ae577219d7d83e0bd18944136cc6">RCC_APBENR2_SYSCFGEN</a>) != 0U)</td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b7c3a381d791c4ee728e303935832a" id="r_gad2b7c3a381d791c4ee728e303935832a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gad2b7c3a381d791c4ee728e303935832a">__HAL_RCC_TIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gab02b38d79863391d5ad0938e5542d0ff">RCC_APBENR2_TIM1EN</a>)   != 0U)</td></tr>
<tr class="separator:gad2b7c3a381d791c4ee728e303935832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1787d7cdf591c099b8d96848aee835e" id="r_gab1787d7cdf591c099b8d96848aee835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gab1787d7cdf591c099b8d96848aee835e">__HAL_RCC_SPI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gad3df3dbadaf9d4b4f216280a04a38ad0">RCC_APBENR2_SPI1EN</a>)   != 0U)</td></tr>
<tr class="separator:gab1787d7cdf591c099b8d96848aee835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd3cd20df76f885695fcdad1edce27" id="r_ga59bd3cd20df76f885695fcdad1edce27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga59bd3cd20df76f885695fcdad1edce27">__HAL_RCC_USART1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gae6fc2200f262ff397292841a744c4bfb">RCC_APBENR2_USART1EN</a>) != 0U)</td></tr>
<tr class="separator:ga59bd3cd20df76f885695fcdad1edce27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40a1f6a134b09aaa211ad159e613d1a" id="r_gaf40a1f6a134b09aaa211ad159e613d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gaf40a1f6a134b09aaa211ad159e613d1a">__HAL_RCC_TIM14_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga26bc9a6d6d688435b11f1dac7dcd029a">RCC_APBENR2_TIM14EN</a>)  != 0U)</td></tr>
<tr class="separator:gaf40a1f6a134b09aaa211ad159e613d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52afd021e3f0970ce10549dbfb69abac" id="r_ga52afd021e3f0970ce10549dbfb69abac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga52afd021e3f0970ce10549dbfb69abac">__HAL_RCC_TIM16_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2958e6568c987fe824d2f1be053809e2">RCC_APBENR2_TIM16EN</a>)  != 0U)</td></tr>
<tr class="separator:ga52afd021e3f0970ce10549dbfb69abac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb697e01267c3ee783f0fabf3eefda1" id="r_ga9cb697e01267c3ee783f0fabf3eefda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga9cb697e01267c3ee783f0fabf3eefda1">__HAL_RCC_TIM17_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf031737f9b3c60c563d03ed72cb950">RCC_APBENR2_TIM17EN</a>)  != 0U)</td></tr>
<tr class="separator:ga9cb697e01267c3ee783f0fabf3eefda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533cce6e679e55d54b4381b2817fc974" id="r_ga533cce6e679e55d54b4381b2817fc974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga533cce6e679e55d54b4381b2817fc974">__HAL_RCC_ADC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga45a2058e993b3249fa8549ae59df6143">RCC_APBENR2_ADCEN</a>)    != 0U)</td></tr>
<tr class="separator:ga533cce6e679e55d54b4381b2817fc974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ce5d57fe1d7a4871552d2e9a5b0e" id="r_ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">__HAL_RCC_SYSCFG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9542ae577219d7d83e0bd18944136cc6">RCC_APBENR2_SYSCFGEN</a>) == 0U)</td></tr>
<tr class="separator:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7116893adbb7fc144102af49de55350b" id="r_ga7116893adbb7fc144102af49de55350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga7116893adbb7fc144102af49de55350b">__HAL_RCC_TIM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gab02b38d79863391d5ad0938e5542d0ff">RCC_APBENR2_TIM1EN</a>)   == 0U)</td></tr>
<tr class="separator:ga7116893adbb7fc144102af49de55350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd506be27916f029d2214e88bc48f6df" id="r_gabd506be27916f029d2214e88bc48f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gabd506be27916f029d2214e88bc48f6df">__HAL_RCC_SPI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gad3df3dbadaf9d4b4f216280a04a38ad0">RCC_APBENR2_SPI1EN</a>)   == 0U)</td></tr>
<tr class="separator:gabd506be27916f029d2214e88bc48f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9d59ac6062298a71eed0d6a4a9afd" id="r_ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd">__HAL_RCC_USART1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gae6fc2200f262ff397292841a744c4bfb">RCC_APBENR2_USART1EN</a>) == 0U)</td></tr>
<tr class="separator:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89072bbdf8efacb3d243c50711f60766" id="r_ga89072bbdf8efacb3d243c50711f60766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga89072bbdf8efacb3d243c50711f60766">__HAL_RCC_TIM14_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga26bc9a6d6d688435b11f1dac7dcd029a">RCC_APBENR2_TIM14EN</a>)  == 0U)</td></tr>
<tr class="separator:ga89072bbdf8efacb3d243c50711f60766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55adb9971771c35d36a549a1948b7b1e" id="r_ga55adb9971771c35d36a549a1948b7b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga55adb9971771c35d36a549a1948b7b1e">__HAL_RCC_TIM16_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2958e6568c987fe824d2f1be053809e2">RCC_APBENR2_TIM16EN</a>)  == 0U)</td></tr>
<tr class="separator:ga55adb9971771c35d36a549a1948b7b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55e3121b3ce93da44a1ac83f3cdac8a" id="r_gaf55e3121b3ce93da44a1ac83f3cdac8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#gaf55e3121b3ce93da44a1ac83f3cdac8a">__HAL_RCC_TIM17_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf031737f9b3c60c563d03ed72cb950">RCC_APBENR2_TIM17EN</a>)  == 0U)</td></tr>
<tr class="separator:gaf55e3121b3ce93da44a1ac83f3cdac8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452be040858dff873d54c0020d1cbeef" id="r_ga452be040858dff873d54c0020d1cbeef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enabled___disabled___status.html#ga452be040858dff873d54c0020d1cbeef">__HAL_RCC_ADC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBENR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga45a2058e993b3249fa8549ae59df6143">RCC_APBENR2_ADCEN</a>)    == 0U)</td></tr>
<tr class="separator:ga452be040858dff873d54c0020d1cbeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ac7ee64a7f1911e3c89d54efb13695" id="r_ga70ac7ee64a7f1911e3c89d54efb13695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga70ac7ee64a7f1911e3c89d54efb13695">__HAL_RCC_AHB_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga70ac7ee64a7f1911e3c89d54efb13695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9135dece327ecc27f333f86dcf3ba8ee" id="r_ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga9135dece327ecc27f333f86dcf3ba8ee">__HAL_RCC_DMA1_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>)</td></tr>
<tr class="separator:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4f2a9ac8d2f458fdfc46be211cf2c8" id="r_ga8b4f2a9ac8d2f458fdfc46be211cf2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga8b4f2a9ac8d2f458fdfc46be211cf2c8">__HAL_RCC_FLASH_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a685d0179ded022bd830450f6cf0c7">RCC_AHBRSTR_FLASHRST</a>)</td></tr>
<tr class="separator:ga8b4f2a9ac8d2f458fdfc46be211cf2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ffda90699081f29cf76dab39b1944" id="r_gaf12ffda90699081f29cf76dab39b1944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gaf12ffda90699081f29cf76dab39b1944">__HAL_RCC_CRC_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>)</td></tr>
<tr class="separator:gaf12ffda90699081f29cf76dab39b1944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a849fdb7ef7ea4021af51799b474d7" id="r_gab9a849fdb7ef7ea4021af51799b474d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gab9a849fdb7ef7ea4021af51799b474d7">__HAL_RCC_AHB_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, 0x00000000U)</td></tr>
<tr class="separator:gab9a849fdb7ef7ea4021af51799b474d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7eef8316c35175df11d77f5106d334" id="r_ga8f7eef8316c35175df11d77f5106d334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga8f7eef8316c35175df11d77f5106d334">__HAL_RCC_DMA1_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>)</td></tr>
<tr class="separator:ga8f7eef8316c35175df11d77f5106d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79372a9136c0932a622b7c40b6f2f8e" id="r_gac79372a9136c0932a622b7c40b6f2f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gac79372a9136c0932a622b7c40b6f2f8e">__HAL_RCC_FLASH_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a685d0179ded022bd830450f6cf0c7">RCC_AHBRSTR_FLASHRST</a>)</td></tr>
<tr class="separator:gac79372a9136c0932a622b7c40b6f2f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7426b24c0b9d6aaec3c17f98735a178" id="r_gab7426b24c0b9d6aaec3c17f98735a178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gab7426b24c0b9d6aaec3c17f98735a178">__HAL_RCC_CRC_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>)</td></tr>
<tr class="separator:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffbbf43b538f913b470feafb1ec50dd" id="r_gaaffbbf43b538f913b470feafb1ec50dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaaffbbf43b538f913b470feafb1ec50dd">__HAL_RCC_IOP_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, 0xFFFFFFFFU)</td></tr>
<tr class="separator:gaaffbbf43b538f913b470feafb1ec50dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79" id="r_gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gab329bd497cccffd979bcca9fd42bbc79">__HAL_RCC_GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d">RCC_IOPRSTR_GPIOARST</a>)</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf" id="r_ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">__HAL_RCC_GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b">RCC_IOPRSTR_GPIOBRST</a>)</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0" id="r_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">__HAL_RCC_GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2">RCC_IOPRSTR_GPIOCRST</a>)</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f7c49787fc94edeea74aa4218aeaf6" id="r_gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaf0f7c49787fc94edeea74aa4218aeaf6">__HAL_RCC_GPIOD_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066">RCC_IOPRSTR_GPIODRST</a>)</td></tr>
<tr class="separator:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfca42e493e7c163e9decf0462183df" id="r_gaddfca42e493e7c163e9decf0462183df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaddfca42e493e7c163e9decf0462183df">__HAL_RCC_GPIOF_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa34066ed27da008a66a34723d8d7eae6">RCC_IOPRSTR_GPIOFRST</a>)</td></tr>
<tr class="separator:gaddfca42e493e7c163e9decf0462183df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7994899fa29f5d26f9726be62e971faf" id="r_ga7994899fa29f5d26f9726be62e971faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga7994899fa29f5d26f9726be62e971faf">__HAL_RCC_IOP_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, 0x00000000U)</td></tr>
<tr class="separator:ga7994899fa29f5d26f9726be62e971faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3" id="r_gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gad56e47c2eacd972491f94296053d0cc3">__HAL_RCC_GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d">RCC_IOPRSTR_GPIOARST</a>)</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686" id="r_gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaf03da3b36478071844fbd77df618a686">__HAL_RCC_GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b">RCC_IOPRSTR_GPIOBRST</a>)</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736" id="r_ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga1df0e3536d3450435bdccdbe9c878736">__HAL_RCC_GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2">RCC_IOPRSTR_GPIOCRST</a>)</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fbf71f71ea27ffa38e7283b6dce03d" id="r_ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga29fbf71f71ea27ffa38e7283b6dce03d">__HAL_RCC_GPIOD_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066">RCC_IOPRSTR_GPIODRST</a>)</td></tr>
<tr class="separator:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9a67f57c0ca219d0cf0c2e07114f27" id="r_ga9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga9f9a67f57c0ca219d0cf0c2e07114f27">__HAL_RCC_GPIOF_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa34066ed27da008a66a34723d8d7eae6">RCC_IOPRSTR_GPIOFRST</a>)</td></tr>
<tr class="separator:ga9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7048eca1abd1be132027f5b79465" id="r_ga6f6e7048eca1abd1be132027f5b79465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">__HAL_RCC_APB1_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f6e7048eca1abd1be132027f5b79465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ff127f3c25bde58ee5c1f224e2dca4" id="r_ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4">__HAL_RCC_TIM3_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gac02994806baab1d59ce466d1d68b9298">RCC_APBRSTR1_TIM3RST</a>)</td></tr>
<tr class="separator:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3446c3ea4d5e101b591fcb0222d0fb10" id="r_ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10">__HAL_RCC_TIM6_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, RCC_APBRSTR1_TIM6RST)</td></tr>
<tr class="separator:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350e60b0e21e094ff1624e1da9855e65" id="r_ga350e60b0e21e094ff1624e1da9855e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga350e60b0e21e094ff1624e1da9855e65">__HAL_RCC_TIM7_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, RCC_APBRSTR1_TIM7RST)</td></tr>
<tr class="separator:ga350e60b0e21e094ff1624e1da9855e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e4f5c1132e3dfce084099cf454c51" id="r_ga869e4f5c1132e3dfce084099cf454c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga869e4f5c1132e3dfce084099cf454c51">__HAL_RCC_SPI2_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa6ac70242216cf38b26813eae44391">RCC_APBRSTR1_SPI2RST</a>)</td></tr>
<tr class="separator:ga869e4f5c1132e3dfce084099cf454c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de80173ffa0e599baab0e76d562cc3" id="r_gab4de80173ffa0e599baab0e76d562cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gab4de80173ffa0e599baab0e76d562cc3">__HAL_RCC_USART2_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39b9932ad794e936d02cfb2d06e2bec2">RCC_APBRSTR1_USART2RST</a>)</td></tr>
<tr class="separator:gab4de80173ffa0e599baab0e76d562cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8902e16d49b4335d213b6a115c19127b" id="r_ga8902e16d49b4335d213b6a115c19127b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8902e16d49b4335d213b6a115c19127b">__HAL_RCC_USART3_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, RCC_APBRSTR1_USART3RST)</td></tr>
<tr class="separator:ga8902e16d49b4335d213b6a115c19127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003c7bf5cd74329cfd4e05bd0fe86e74" id="r_ga003c7bf5cd74329cfd4e05bd0fe86e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga003c7bf5cd74329cfd4e05bd0fe86e74">__HAL_RCC_USART4_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, RCC_APBRSTR1_USART4RST)</td></tr>
<tr class="separator:ga003c7bf5cd74329cfd4e05bd0fe86e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c171f88af86ca985db634ac9e3275" id="r_ga551c171f88af86ca985db634ac9e3275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga551c171f88af86ca985db634ac9e3275">__HAL_RCC_I2C1_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a437b1b1be12043b06c060097ee0997">RCC_APBRSTR1_I2C1RST</a>)</td></tr>
<tr class="separator:ga551c171f88af86ca985db634ac9e3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed404dfdc9bc032cf718b7ed17f664f0" id="r_gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaed404dfdc9bc032cf718b7ed17f664f0">__HAL_RCC_I2C2_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga09e4d16e480df3a94978a0b1f905b924">RCC_APBRSTR1_I2C2RST</a>)</td></tr>
<tr class="separator:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf709749ed0e15e1fd1cb0dbe59d65fc5" id="r_gaf709749ed0e15e1fd1cb0dbe59d65fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf709749ed0e15e1fd1cb0dbe59d65fc5">__HAL_RCC_DBGMCU_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9642bafac5262d7161c39b8dff0c2b67">RCC_APBRSTR1_DBGRST</a>)</td></tr>
<tr class="separator:gaf709749ed0e15e1fd1cb0dbe59d65fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454341fae45fdfacfea2f45c07ce3e0" id="r_gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">__HAL_RCC_PWR_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga074a08bb7cd0ea4490198e41b383b4a5">RCC_APBRSTR1_PWRRST</a>)</td></tr>
<tr class="separator:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0742ab271ace3dbe1a4e83de3d017b" id="r_ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">__HAL_RCC_APB1_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, 0x00000000U)</td></tr>
<tr class="separator:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cf9c39217fff6ae9bce2285d9aff8c" id="r_ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c">__HAL_RCC_TIM3_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gac02994806baab1d59ce466d1d68b9298">RCC_APBRSTR1_TIM3RST</a>)</td></tr>
<tr class="separator:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eba1763b83169bc7cec3e10bfbccf20" id="r_ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga7eba1763b83169bc7cec3e10bfbccf20">__HAL_RCC_TIM6_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, RCC_APBRSTR1_TIM6RST)</td></tr>
<tr class="separator:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4451d9cbc82223d913fae1f6b8187996" id="r_ga4451d9cbc82223d913fae1f6b8187996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga4451d9cbc82223d913fae1f6b8187996">__HAL_RCC_TIM7_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, RCC_APBRSTR1_TIM7RST)</td></tr>
<tr class="separator:ga4451d9cbc82223d913fae1f6b8187996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb910fd0c3c5a27d020ef3df20fce4c7" id="r_gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7">__HAL_RCC_SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa6ac70242216cf38b26813eae44391">RCC_APBRSTR1_SPI2RST</a>)</td></tr>
<tr class="separator:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baebf28a2739de5f3c5ef72519b9499" id="r_ga8baebf28a2739de5f3c5ef72519b9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8baebf28a2739de5f3c5ef72519b9499">__HAL_RCC_USART2_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga39b9932ad794e936d02cfb2d06e2bec2">RCC_APBRSTR1_USART2RST</a>)</td></tr>
<tr class="separator:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b71d0f7fb3b9455fb360fcb780c492" id="r_ga25b71d0f7fb3b9455fb360fcb780c492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga25b71d0f7fb3b9455fb360fcb780c492">__HAL_RCC_USART3_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, RCC_APBRSTR1_USART3RST)</td></tr>
<tr class="separator:ga25b71d0f7fb3b9455fb360fcb780c492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2488d9a0bf86bf0730108d595b42f07" id="r_gad2488d9a0bf86bf0730108d595b42f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gad2488d9a0bf86bf0730108d595b42f07">__HAL_RCC_USART4_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, RCC_APBRSTR1_USART4RST)</td></tr>
<tr class="separator:gad2488d9a0bf86bf0730108d595b42f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9" id="r_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">__HAL_RCC_I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a437b1b1be12043b06c060097ee0997">RCC_APBRSTR1_I2C1RST</a>)</td></tr>
<tr class="separator:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa8cc909b285813af86c253ec110356" id="r_ga2fa8cc909b285813af86c253ec110356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga2fa8cc909b285813af86c253ec110356">__HAL_RCC_I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga09e4d16e480df3a94978a0b1f905b924">RCC_APBRSTR1_I2C2RST</a>)</td></tr>
<tr class="separator:ga2fa8cc909b285813af86c253ec110356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7877d0686f800a9374499abbddbda159" id="r_ga7877d0686f800a9374499abbddbda159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga7877d0686f800a9374499abbddbda159">__HAL_RCC_DBGMCU_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9642bafac5262d7161c39b8dff0c2b67">RCC_APBRSTR1_DBGRST</a>)</td></tr>
<tr class="separator:ga7877d0686f800a9374499abbddbda159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a340d38d50e508243f48bbb47dd32" id="r_gaaa5a340d38d50e508243f48bbb47dd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">__HAL_RCC_PWR_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga074a08bb7cd0ea4490198e41b383b4a5">RCC_APBRSTR1_PWRRST</a>)</td></tr>
<tr class="separator:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4" id="r_ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4">__HAL_RCC_APB2_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143ff27d8f59a39732efd79539e3765a" id="r_ga143ff27d8f59a39732efd79539e3765a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a">__HAL_RCC_SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c568971a6ce2c89bb6587f7c860ad04">RCC_APBRSTR2_SYSCFGRST</a>)</td></tr>
<tr class="separator:ga143ff27d8f59a39732efd79539e3765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423d6a52fa42423119844e4a7d68c7b" id="r_gac423d6a52fa42423119844e4a7d68c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gac423d6a52fa42423119844e4a7d68c7b">__HAL_RCC_TIM1_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gaea304eb0d282ab32011e9c56eb76b0d7">RCC_APBRSTR2_TIM1RST</a>)</td></tr>
<tr class="separator:gac423d6a52fa42423119844e4a7d68c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e6bc588fa1d5ce3928d2fd2a3156a4" id="r_ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">__HAL_RCC_SPI1_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4185deab269b48d707f07bdc8396a7a0">RCC_APBRSTR2_SPI1RST</a>)</td></tr>
<tr class="separator:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db01cf30bf3c5c7fc0b42220f4c70ad" id="r_ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">__HAL_RCC_USART1_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gacb888ea7292e3a5b8693b09784dd7b56">RCC_APBRSTR2_USART1RST</a>)</td></tr>
<tr class="separator:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5b3b45c9e419c7dc2815fea8ca131f" id="r_gaee5b3b45c9e419c7dc2815fea8ca131f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gaee5b3b45c9e419c7dc2815fea8ca131f">__HAL_RCC_TIM14_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a07ae9b4b068a094e9e606e2fea4a1">RCC_APBRSTR2_TIM14RST</a>)</td></tr>
<tr class="separator:gaee5b3b45c9e419c7dc2815fea8ca131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cdf6a4295cfb02eae6a70aecf2e3ee" id="r_ga08cdf6a4295cfb02eae6a70aecf2e3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee">__HAL_RCC_TIM16_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b65ffa67d2eda41c25aa97f86850420">RCC_APBRSTR2_TIM16RST</a>)</td></tr>
<tr class="separator:ga08cdf6a4295cfb02eae6a70aecf2e3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829f154bfefa2317311c97650f1264aa" id="r_ga829f154bfefa2317311c97650f1264aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga829f154bfefa2317311c97650f1264aa">__HAL_RCC_TIM17_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6eac82e8f2ea5fa711b9da50702a5135">RCC_APBRSTR2_TIM17RST</a>)</td></tr>
<tr class="separator:ga829f154bfefa2317311c97650f1264aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c2f73eef5fc0e95d76219280ef6c0" id="r_ga915c2f73eef5fc0e95d76219280ef6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga915c2f73eef5fc0e95d76219280ef6c0">__HAL_RCC_ADC_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cabd26f431c657f8203a3d9f319485f">RCC_APBRSTR2_ADCRST</a>)</td></tr>
<tr class="separator:ga915c2f73eef5fc0e95d76219280ef6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece" id="r_gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece">__HAL_RCC_APB2_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, 0x00U)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de80d50f5ab276ebdeee16a0e2a31b" id="r_ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">__HAL_RCC_SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c568971a6ce2c89bb6587f7c860ad04">RCC_APBRSTR2_SYSCFGRST</a>)</td></tr>
<tr class="separator:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1857f223177c9548ce1bae9753e0a7b4" id="r_ga1857f223177c9548ce1bae9753e0a7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga1857f223177c9548ce1bae9753e0a7b4">__HAL_RCC_TIM1_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gaea304eb0d282ab32011e9c56eb76b0d7">RCC_APBRSTR2_TIM1RST</a>)</td></tr>
<tr class="separator:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b4bc8c8a9146529a175c45eecf25e5" id="r_gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5">__HAL_RCC_SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4185deab269b48d707f07bdc8396a7a0">RCC_APBRSTR2_SPI1RST</a>)</td></tr>
<tr class="separator:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243061674e38d05d222697046d43813a" id="r_ga243061674e38d05d222697046d43813a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga243061674e38d05d222697046d43813a">__HAL_RCC_USART1_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gacb888ea7292e3a5b8693b09784dd7b56">RCC_APBRSTR2_USART1RST</a>)</td></tr>
<tr class="separator:ga243061674e38d05d222697046d43813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241bf274a6fba46a49b50aedaf1e08d3" id="r_ga241bf274a6fba46a49b50aedaf1e08d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga241bf274a6fba46a49b50aedaf1e08d3">__HAL_RCC_TIM14_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a07ae9b4b068a094e9e606e2fea4a1">RCC_APBRSTR2_TIM14RST</a>)</td></tr>
<tr class="separator:ga241bf274a6fba46a49b50aedaf1e08d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccce3b7168e4357d179cb5c978a7bfe6" id="r_gaccce3b7168e4357d179cb5c978a7bfe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gaccce3b7168e4357d179cb5c978a7bfe6">__HAL_RCC_TIM16_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b65ffa67d2eda41c25aa97f86850420">RCC_APBRSTR2_TIM16RST</a>)</td></tr>
<tr class="separator:gaccce3b7168e4357d179cb5c978a7bfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ebe709fd10e1594c70752a05644a85" id="r_ga48ebe709fd10e1594c70752a05644a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga48ebe709fd10e1594c70752a05644a85">__HAL_RCC_TIM17_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga6eac82e8f2ea5fa711b9da50702a5135">RCC_APBRSTR2_TIM17RST</a>)</td></tr>
<tr class="separator:ga48ebe709fd10e1594c70752a05644a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06411259bd987c32186d5851815cbd59" id="r_ga06411259bd987c32186d5851815cbd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga06411259bd987c32186d5851815cbd59">__HAL_RCC_ADC_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBRSTR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cabd26f431c657f8203a3d9f319485f">RCC_APBRSTR2_ADCRST</a>)</td></tr>
<tr class="separator:ga06411259bd987c32186d5851815cbd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e4d004285fe009bc4e5d33e13af61" id="r_ga568e4d004285fe009bc4e5d33e13af61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga568e4d004285fe009bc4e5d33e13af61">__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>)</td></tr>
<tr class="separator:ga568e4d004285fe009bc4e5d33e13af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48733d5087a91250ee7248adc6b835b2" id="r_ga48733d5087a91250ee7248adc6b835b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga48733d5087a91250ee7248adc6b835b2">__HAL_RCC_FLASH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae5deb2bf72cd11dfed9d7f904543d2">RCC_AHBSMENR_FLASHSMEN</a>)</td></tr>
<tr class="separator:ga48733d5087a91250ee7248adc6b835b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a94e617176e6de50fd6ebcddbe6964" id="r_ga88a94e617176e6de50fd6ebcddbe6964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga88a94e617176e6de50fd6ebcddbe6964">__HAL_RCC_SRAM_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>)</td></tr>
<tr class="separator:ga88a94e617176e6de50fd6ebcddbe6964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6703f096a151a86df9d76d4945cda" id="r_gab9b6703f096a151a86df9d76d4945cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gab9b6703f096a151a86df9d76d4945cda">__HAL_RCC_CRC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>)</td></tr>
<tr class="separator:gab9b6703f096a151a86df9d76d4945cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8786d21490439ef0564edff087203245" id="r_ga8786d21490439ef0564edff087203245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga8786d21490439ef0564edff087203245">__HAL_RCC_DMA1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>)</td></tr>
<tr class="separator:ga8786d21490439ef0564edff087203245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929bb0b8ae2f4da5481d73f265cacce0" id="r_ga929bb0b8ae2f4da5481d73f265cacce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga929bb0b8ae2f4da5481d73f265cacce0">__HAL_RCC_FLASH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae5deb2bf72cd11dfed9d7f904543d2">RCC_AHBSMENR_FLASHSMEN</a>)</td></tr>
<tr class="separator:ga929bb0b8ae2f4da5481d73f265cacce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5769b5fb801a2ba6102c191460258f9" id="r_gac5769b5fb801a2ba6102c191460258f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gac5769b5fb801a2ba6102c191460258f9">__HAL_RCC_SRAM_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>)</td></tr>
<tr class="separator:gac5769b5fb801a2ba6102c191460258f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63d9f5ce9a6922314054a94ee85eac0" id="r_gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gaf63d9f5ce9a6922314054a94ee85eac0">__HAL_RCC_CRC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>)</td></tr>
<tr class="separator:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8820b47bd3764e7cded76b9368460b" id="r_gaff8820b47bd3764e7cded76b9368460b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gaff8820b47bd3764e7cded76b9368460b">__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>)</td></tr>
<tr class="separator:gaff8820b47bd3764e7cded76b9368460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e718efc965ab07752cd865c3f33551a" id="r_ga0e718efc965ab07752cd865c3f33551a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga0e718efc965ab07752cd865c3f33551a">__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>)</td></tr>
<tr class="separator:ga0e718efc965ab07752cd865c3f33551a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62505cc695d985fcf18ca1fd2f1a421" id="r_gac62505cc695d985fcf18ca1fd2f1a421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gac62505cc695d985fcf18ca1fd2f1a421">__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>)</td></tr>
<tr class="separator:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f04963ee5709230888d50574008372f" id="r_ga5f04963ee5709230888d50574008372f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga5f04963ee5709230888d50574008372f">__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>)</td></tr>
<tr class="separator:ga5f04963ee5709230888d50574008372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac520a0043affccd819818a11b19523a2" id="r_gac520a0043affccd819818a11b19523a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gac520a0043affccd819818a11b19523a2">__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga8029baefa5f18bdfea6aa4a553805401">RCC_IOPSMENR_GPIOFSMEN</a>)</td></tr>
<tr class="separator:gac520a0043affccd819818a11b19523a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6753edbd9047eeac39ae4f234642942" id="r_gad6753edbd9047eeac39ae4f234642942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gad6753edbd9047eeac39ae4f234642942">__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>)</td></tr>
<tr class="separator:gad6753edbd9047eeac39ae4f234642942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a20ad851a2ef9e1ccdbf280dcd1dc44" id="r_ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44">__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>)</td></tr>
<tr class="separator:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f9870ba631d23f8011bad12420f83" id="r_ga293f9870ba631d23f8011bad12420f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga293f9870ba631d23f8011bad12420f83">__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>)</td></tr>
<tr class="separator:ga293f9870ba631d23f8011bad12420f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8520028c77aa2ecdd497c313665fa381" id="r_ga8520028c77aa2ecdd497c313665fa381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga8520028c77aa2ecdd497c313665fa381">__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>)</td></tr>
<tr class="separator:ga8520028c77aa2ecdd497c313665fa381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035d018d1c3984de9cc06dcb661fff60" id="r_ga035d018d1c3984de9cc06dcb661fff60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga035d018d1c3984de9cc06dcb661fff60">__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga8029baefa5f18bdfea6aa4a553805401">RCC_IOPSMENR_GPIOFSMEN</a>)</td></tr>
<tr class="separator:ga035d018d1c3984de9cc06dcb661fff60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e165dd342f4ab6ea9b2edab08723cf8" id="r_ga2e165dd342f4ab6ea9b2edab08723cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga2e165dd342f4ab6ea9b2edab08723cf8">__HAL_RCC_TIM3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce2f0de4e0df15a9e87d35fcdaf1481">RCC_APBSMENR1_TIM3SMEN</a>)</td></tr>
<tr class="separator:ga2e165dd342f4ab6ea9b2edab08723cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368" id="r_ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368">__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, RCC_APBSMENR1_TIM6SMEN)</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1c22a18251e0dac7f77ba8398af543" id="r_ga2a1c22a18251e0dac7f77ba8398af543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga2a1c22a18251e0dac7f77ba8398af543">__HAL_RCC_TIM7_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, RCC_APBSMENR1_TIM7SMEN)</td></tr>
<tr class="separator:ga2a1c22a18251e0dac7f77ba8398af543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c965bb75607a232984ea40981b2991" id="r_ga29c965bb75607a232984ea40981b2991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga29c965bb75607a232984ea40981b2991">__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f9e22d6f52028adabb4d3925613e90">RCC_APBSMENR1_RTCAPBSMEN</a>)</td></tr>
<tr class="separator:ga29c965bb75607a232984ea40981b2991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26" id="r_gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga60a7fdb060f7f47a04e09bca71940efb">RCC_APBSMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a281ca72aff1c9fa87755c3854cc316" id="r_ga8a281ca72aff1c9fa87755c3854cc316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga8a281ca72aff1c9fa87755c3854cc316">__HAL_RCC_SPI2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eadb95ad4d059982851d9f92893fd18">RCC_APBSMENR1_SPI2SMEN</a>)</td></tr>
<tr class="separator:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495" id="r_ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495">__HAL_RCC_USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9baaea1d69e0f0742a8f5494a115989">RCC_APBSMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18798b0e216c3ccc3caa76e741a689" id="r_ga2a18798b0e216c3ccc3caa76e741a689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga2a18798b0e216c3ccc3caa76e741a689">__HAL_RCC_USART3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, RCC_APBSMENR1_USART3SMEN)</td></tr>
<tr class="separator:ga2a18798b0e216c3ccc3caa76e741a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94de97aae0111a8c752fa55da9186be" id="r_gad94de97aae0111a8c752fa55da9186be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gad94de97aae0111a8c752fa55da9186be">__HAL_RCC_USART4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, RCC_APBSMENR1_USART4SMEN)</td></tr>
<tr class="separator:gad94de97aae0111a8c752fa55da9186be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917" id="r_ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917">__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gae1fd994772f8e4bf0571ae59198a5229">RCC_APBSMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0167c77fa1c00add900bb1cf788e68c" id="r_gac0167c77fa1c00add900bb1cf788e68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gac0167c77fa1c00add900bb1cf788e68c">__HAL_RCC_I2C2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga97c2d01472167cd009ff1df960f42996">RCC_APBSMENR1_I2C2SMEN</a>)</td></tr>
<tr class="separator:gac0167c77fa1c00add900bb1cf788e68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba60148a9be289fbfb0e78a9544545a9" id="r_gaba60148a9be289fbfb0e78a9544545a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaba60148a9be289fbfb0e78a9544545a9">__HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gadef949dabb3b022492fa8693437f873d">RCC_APBSMENR1_DBGSMEN</a>)</td></tr>
<tr class="separator:gaba60148a9be289fbfb0e78a9544545a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a" id="r_gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">__HAL_RCC_PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0392e29dad3dc4a2c68260c2c4f0e50">RCC_APBSMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf380a14a537b7a6e1c0e20fea72d65aa" id="r_gaf380a14a537b7a6e1c0e20fea72d65aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaf380a14a537b7a6e1c0e20fea72d65aa">__HAL_RCC_TIM3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce2f0de4e0df15a9e87d35fcdaf1481">RCC_APBSMENR1_TIM3SMEN</a>)</td></tr>
<tr class="separator:gaf380a14a537b7a6e1c0e20fea72d65aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb" id="r_ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb">__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, RCC_APBSMENR1_TIM6SMEN)</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65016901a197f433425aca0a206b0c77" id="r_ga65016901a197f433425aca0a206b0c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga65016901a197f433425aca0a206b0c77">__HAL_RCC_TIM7_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, RCC_APBSMENR1_TIM7SMEN)</td></tr>
<tr class="separator:ga65016901a197f433425aca0a206b0c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522131685c8187c60751f28bddd4c907" id="r_ga522131685c8187c60751f28bddd4c907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga522131685c8187c60751f28bddd4c907">__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f9e22d6f52028adabb4d3925613e90">RCC_APBSMENR1_RTCAPBSMEN</a>)</td></tr>
<tr class="separator:ga522131685c8187c60751f28bddd4c907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e" id="r_gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga60a7fdb060f7f47a04e09bca71940efb">RCC_APBSMENR1_WWDGSMEN</a>)</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fff9b3416d2940cac20962e6d5655ec" id="r_ga4fff9b3416d2940cac20962e6d5655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga4fff9b3416d2940cac20962e6d5655ec">__HAL_RCC_SPI2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eadb95ad4d059982851d9f92893fd18">RCC_APBSMENR1_SPI2SMEN</a>)</td></tr>
<tr class="separator:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17" id="r_ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17">__HAL_RCC_USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9baaea1d69e0f0742a8f5494a115989">RCC_APBSMENR1_USART2SMEN</a>)</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa395d9d235caf02cac62e5dfb1d0c957" id="r_gaa395d9d235caf02cac62e5dfb1d0c957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa395d9d235caf02cac62e5dfb1d0c957">__HAL_RCC_USART3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, RCC_APBSMENR1_USART3SMEN)</td></tr>
<tr class="separator:gaa395d9d235caf02cac62e5dfb1d0c957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7e1d29f2cb8183df4ae47c9abcbf46" id="r_ga8a7e1d29f2cb8183df4ae47c9abcbf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga8a7e1d29f2cb8183df4ae47c9abcbf46">__HAL_RCC_USART4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, RCC_APBSMENR1_USART4SMEN)</td></tr>
<tr class="separator:ga8a7e1d29f2cb8183df4ae47c9abcbf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a" id="r_gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gae1fd994772f8e4bf0571ae59198a5229">RCC_APBSMENR1_I2C1SMEN</a>)</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fe2d4331320cfe49b751b5488fc0cd" id="r_ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga46fe2d4331320cfe49b751b5488fc0cd">__HAL_RCC_I2C2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga97c2d01472167cd009ff1df960f42996">RCC_APBSMENR1_I2C2SMEN</a>)</td></tr>
<tr class="separator:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7efc9d38477a36a22b05a3eedd7fd08d" id="r_ga7efc9d38477a36a22b05a3eedd7fd08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7efc9d38477a36a22b05a3eedd7fd08d">__HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gadef949dabb3b022492fa8693437f873d">RCC_APBSMENR1_DBGSMEN</a>)</td></tr>
<tr class="separator:ga7efc9d38477a36a22b05a3eedd7fd08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d" id="r_ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">__HAL_RCC_PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0392e29dad3dc4a2c68260c2c4f0e50">RCC_APBSMENR1_PWRSMEN</a>)</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a8ca9e554e3aa7aba57d034725655" id="r_ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0780bc497f34d5ec9dd2531eefab2257">RCC_APBSMENR2_SYSCFGSMEN</a>)</td></tr>
<tr class="separator:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce02f1b2689c664010bebc2363d1db4" id="r_ga6ce02f1b2689c664010bebc2363d1db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga6ce02f1b2689c664010bebc2363d1db4">__HAL_RCC_TIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gae416903818139a5948149bbd74f78a87">RCC_APBSMENR2_TIM1SMEN</a>)</td></tr>
<tr class="separator:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41997855b2cc7563c8ed0c9873d32daf" id="r_ga41997855b2cc7563c8ed0c9873d32daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga41997855b2cc7563c8ed0c9873d32daf">__HAL_RCC_SPI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c49cfba4c4b2f15890098ff5d29501">RCC_APBSMENR2_SPI1SMEN</a>)</td></tr>
<tr class="separator:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454514918be60a95069da332eb212712" id="r_ga454514918be60a95069da332eb212712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga454514918be60a95069da332eb212712">__HAL_RCC_USART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8b65ca8fc100c52d9ec2ff8435a4a8">RCC_APBSMENR2_USART1SMEN</a>)</td></tr>
<tr class="separator:ga454514918be60a95069da332eb212712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabdcae7edf493254fee3064775ab5023" id="r_gaabdcae7edf493254fee3064775ab5023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#gaabdcae7edf493254fee3064775ab5023">__HAL_RCC_TIM14_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e9c7bf2243c4ad07b6d154d1904e09">RCC_APBSMENR2_TIM14SMEN</a>)</td></tr>
<tr class="separator:gaabdcae7edf493254fee3064775ab5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7cd1e7ba9c04c2a37cf547b07a27aa" id="r_ga9d7cd1e7ba9c04c2a37cf547b07a27aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga9d7cd1e7ba9c04c2a37cf547b07a27aa">__HAL_RCC_TIM16_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0599e05f2f0da2677ed2bd79671648f3">RCC_APBSMENR2_TIM16SMEN</a>)</td></tr>
<tr class="separator:ga9d7cd1e7ba9c04c2a37cf547b07a27aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4eb2686ca0bb9c4c816e7f708b03c1c" id="r_gaa4eb2686ca0bb9c4c816e7f708b03c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#gaa4eb2686ca0bb9c4c816e7f708b03c1c">__HAL_RCC_TIM17_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga83625787a0c19dfd16bfe7fcb25c226c">RCC_APBSMENR2_TIM17SMEN</a>)</td></tr>
<tr class="separator:gaa4eb2686ca0bb9c4c816e7f708b03c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85048dead5f8505eaf8dc96d2806caf0" id="r_ga85048dead5f8505eaf8dc96d2806caf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga85048dead5f8505eaf8dc96d2806caf0">__HAL_RCC_ADC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga8081eeef778404080c55db53731c5f7b">RCC_APBSMENR2_ADCSMEN</a>)</td></tr>
<tr class="separator:ga85048dead5f8505eaf8dc96d2806caf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04863ff5c2174552387c549f0410df43" id="r_ga04863ff5c2174552387c549f0410df43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga04863ff5c2174552387c549f0410df43">__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0780bc497f34d5ec9dd2531eefab2257">RCC_APBSMENR2_SYSCFGSMEN</a>)</td></tr>
<tr class="separator:ga04863ff5c2174552387c549f0410df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990bf7664ac6c430c239eab292ec7ed5" id="r_ga990bf7664ac6c430c239eab292ec7ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga990bf7664ac6c430c239eab292ec7ed5">__HAL_RCC_TIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gae416903818139a5948149bbd74f78a87">RCC_APBSMENR2_TIM1SMEN</a>)</td></tr>
<tr class="separator:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe90eeb15890f45e28e8926bf70838" id="r_ga2abe90eeb15890f45e28e8926bf70838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga2abe90eeb15890f45e28e8926bf70838">__HAL_RCC_SPI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c49cfba4c4b2f15890098ff5d29501">RCC_APBSMENR2_SPI1SMEN</a>)</td></tr>
<tr class="separator:ga2abe90eeb15890f45e28e8926bf70838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec6abe2e15eaa24893a8cc83f4cb50" id="r_ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga75ec6abe2e15eaa24893a8cc83f4cb50">__HAL_RCC_USART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8b65ca8fc100c52d9ec2ff8435a4a8">RCC_APBSMENR2_USART1SMEN</a>)</td></tr>
<tr class="separator:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d650bc39949c0612a553fecd46fa7" id="r_ga7f7d650bc39949c0612a553fecd46fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga7f7d650bc39949c0612a553fecd46fa7">__HAL_RCC_TIM14_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e9c7bf2243c4ad07b6d154d1904e09">RCC_APBSMENR2_TIM14SMEN</a>)</td></tr>
<tr class="separator:ga7f7d650bc39949c0612a553fecd46fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98366992888d759ed4cd6734fd1e706" id="r_gaa98366992888d759ed4cd6734fd1e706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#gaa98366992888d759ed4cd6734fd1e706">__HAL_RCC_TIM16_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0599e05f2f0da2677ed2bd79671648f3">RCC_APBSMENR2_TIM16SMEN</a>)</td></tr>
<tr class="separator:gaa98366992888d759ed4cd6734fd1e706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd10178bcccbf50e734d39da1340cdf" id="r_ga9fd10178bcccbf50e734d39da1340cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga9fd10178bcccbf50e734d39da1340cdf">__HAL_RCC_TIM17_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga83625787a0c19dfd16bfe7fcb25c226c">RCC_APBSMENR2_TIM17SMEN</a>)</td></tr>
<tr class="separator:ga9fd10178bcccbf50e734d39da1340cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0044305105587fff79e90770998a8744" id="r_ga0044305105587fff79e90770998a8744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga0044305105587fff79e90770998a8744">__HAL_RCC_ADC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga8081eeef778404080c55db53731c5f7b">RCC_APBSMENR2_ADCSMEN</a>)</td></tr>
<tr class="separator:ga0044305105587fff79e90770998a8744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2840d82c5565e7690a69a6848fa50fea" id="r_ga2840d82c5565e7690a69a6848fa50fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html#ga2840d82c5565e7690a69a6848fa50fea">__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2840d82c5565e7690a69a6848fa50fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa385b298d6125a8dc4fd3b49e23f0d26" id="r_gaa385b298d6125a8dc4fd3b49e23f0d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html#gaa385b298d6125a8dc4fd3b49e23f0d26">__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae5deb2bf72cd11dfed9d7f904543d2">RCC_AHBSMENR_FLASHSMEN</a>)!= <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa385b298d6125a8dc4fd3b49e23f0d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d273f23d35683b4740076b16b678a1" id="r_ga28d273f23d35683b4740076b16b678a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html#ga28d273f23d35683b4740076b16b678a1">__HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga28d273f23d35683b4740076b16b678a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1983077cf8fed9d77dbb4950a46a3b7e" id="r_ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html#ga1983077cf8fed9d77dbb4950a46a3b7e">__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>)  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b14fe76c4661619636fcdf08e2a874" id="r_gac5b14fe76c4661619636fcdf08e2a874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html#gac5b14fe76c4661619636fcdf08e2a874">__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>)  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac5b14fe76c4661619636fcdf08e2a874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4695f616857083134141c3cd2e4a70fb" id="r_ga4695f616857083134141c3cd2e4a70fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html#ga4695f616857083134141c3cd2e4a70fb">__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae5deb2bf72cd11dfed9d7f904543d2">RCC_AHBSMENR_FLASHSMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga4695f616857083134141c3cd2e4a70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4e08e23c6802587778ba11450a08b" id="r_gafdc4e08e23c6802587778ba11450a08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html#gafdc4e08e23c6802587778ba11450a08b">__HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>)  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafdc4e08e23c6802587778ba11450a08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97eeee02557f4c5a3afd480227dd1c" id="r_gacb97eeee02557f4c5a3afd480227dd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status.html#gacb97eeee02557f4c5a3afd480227dd1c">__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfca340e2266b35f9eb8bda9f24fb272" id="r_gabfca340e2266b35f9eb8bda9f24fb272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#gabfca340e2266b35f9eb8bda9f24fb272">__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>)!= <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f9c8d570ca5ce52bd3d1766ad96265" id="r_gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#gae5f9c8d570ca5ce52bd3d1766ad96265">__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>)!= <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9bb261e4eb51ae5c83276ca94ba9e" id="r_ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e">__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>)!= <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be4e7cb3610f3242eedb2c38f05cafe" id="r_ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#ga9be4e7cb3610f3242eedb2c38f05cafe">__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>)!= <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fca3cfeeeb50539e2c5702cff4d719" id="r_gab2fca3cfeeeb50539e2c5702cff4d719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#gab2fca3cfeeeb50539e2c5702cff4d719">__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga8029baefa5f18bdfea6aa4a553805401">RCC_IOPSMENR_GPIOFSMEN</a>)!= <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab2fca3cfeeeb50539e2c5702cff4d719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90a4c788e0b1e1dee61e462ada7f17" id="r_gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#gafb90a4c788e0b1e1dee61e462ada7f17">__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eac033c5d40d9e6eda85985322ece6f" id="r_ga2eac033c5d40d9e6eda85985322ece6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#ga2eac033c5d40d9e6eda85985322ece6f">__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd6a13690da372d5ea52476d0f972c8" id="r_ga4dd6a13690da372d5ea52476d0f972c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#ga4dd6a13690da372d5ea52476d0f972c8">__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc54fb0d223358257ea5c9f2d9c2db6" id="r_gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#gafdc54fb0d223358257ea5c9f2d9c2db6">__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d248974d2d16be159c52beb41bb648" id="r_gac1d248974d2d16be159c52beb41bb648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status.html#gac1d248974d2d16be159c52beb41bb648">__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga8029baefa5f18bdfea6aa4a553805401">RCC_IOPSMENR_GPIOFSMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac1d248974d2d16be159c52beb41bb648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8c0a343d9bb288dae09aadbab028a6" id="r_gabe8c0a343d9bb288dae09aadbab028a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#gabe8c0a343d9bb288dae09aadbab028a6">__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce2f0de4e0df15a9e87d35fcdaf1481">RCC_APBSMENR1_TIM3SMEN</a>)   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabe8c0a343d9bb288dae09aadbab028a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5725eae36a3d882c47e39d00667cfdd6" id="r_ga5725eae36a3d882c47e39d00667cfdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga5725eae36a3d882c47e39d00667cfdd6">__HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f9e22d6f52028adabb4d3925613e90">RCC_APBSMENR1_RTCAPBSMEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5725eae36a3d882c47e39d00667cfdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b229aff9ca29a44a5470f52a48bb2f" id="r_ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga60b229aff9ca29a44a5470f52a48bb2f">__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga60a7fdb060f7f47a04e09bca71940efb">RCC_APBSMENR1_WWDGSMEN</a>)   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ee3d390b2b2748575725f5b0c42cfc" id="r_gad6ee3d390b2b2748575725f5b0c42cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#gad6ee3d390b2b2748575725f5b0c42cfc">__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eadb95ad4d059982851d9f92893fd18">RCC_APBSMENR1_SPI2SMEN</a>)   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad6ee3d390b2b2748575725f5b0c42cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dc6d0fdf5c1c70158336df3bf5e097" id="r_ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga91dc6d0fdf5c1c70158336df3bf5e097">__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9baaea1d69e0f0742a8f5494a115989">RCC_APBSMENR1_USART2SMEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a3efabea0fb3cffae7be7726dd668e" id="r_ga39a3efabea0fb3cffae7be7726dd668e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga39a3efabea0fb3cffae7be7726dd668e">__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gae1fd994772f8e4bf0571ae59198a5229">RCC_APBSMENR1_I2C1SMEN</a>)   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe9902aa539eca59920b6b165bd1c71" id="r_gaffe9902aa539eca59920b6b165bd1c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#gaffe9902aa539eca59920b6b165bd1c71">__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga97c2d01472167cd009ff1df960f42996">RCC_APBSMENR1_I2C2SMEN</a>)   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaffe9902aa539eca59920b6b165bd1c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61683d49121bf5deec55fe476cae6853" id="r_ga61683d49121bf5deec55fe476cae6853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga61683d49121bf5deec55fe476cae6853">__HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gadef949dabb3b022492fa8693437f873d">RCC_APBSMENR1_DBGSMEN</a>)    != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga61683d49121bf5deec55fe476cae6853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898edde3fc183744da208db023828303" id="r_ga898edde3fc183744da208db023828303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga898edde3fc183744da208db023828303">__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0392e29dad3dc4a2c68260c2c4f0e50">RCC_APBSMENR1_PWRSMEN</a>)    != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga898edde3fc183744da208db023828303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade73c47dc34e5841b826a0e641220801" id="r_gade73c47dc34e5841b826a0e641220801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#gade73c47dc34e5841b826a0e641220801">__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce2f0de4e0df15a9e87d35fcdaf1481">RCC_APBSMENR1_TIM3SMEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gade73c47dc34e5841b826a0e641220801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131f851a75fe9964f421202b368f0fc2" id="r_ga131f851a75fe9964f421202b368f0fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga131f851a75fe9964f421202b368f0fc2">__HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f9e22d6f52028adabb4d3925613e90">RCC_APBSMENR1_RTCAPBSMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga131f851a75fe9964f421202b368f0fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbf3b3683a84bac98b6d15d921f5ec8" id="r_ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga3cbf3b3683a84bac98b6d15d921f5ec8">__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga60a7fdb060f7f47a04e09bca71940efb">RCC_APBSMENR1_WWDGSMEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ba0cbb661739ca615881f2ecfcd1c4" id="r_ga38ba0cbb661739ca615881f2ecfcd1c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga38ba0cbb661739ca615881f2ecfcd1c4">__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eadb95ad4d059982851d9f92893fd18">RCC_APBSMENR1_SPI2SMEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga38ba0cbb661739ca615881f2ecfcd1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83f4e02928278fc0d9373020a82f4e0" id="r_gad83f4e02928278fc0d9373020a82f4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#gad83f4e02928278fc0d9373020a82f4e0">__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9baaea1d69e0f0742a8f5494a115989">RCC_APBSMENR1_USART2SMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad83f4e02928278fc0d9373020a82f4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133208873edc0be1774bf4f3c224a2ac" id="r_ga133208873edc0be1774bf4f3c224a2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga133208873edc0be1774bf4f3c224a2ac">__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gae1fd994772f8e4bf0571ae59198a5229">RCC_APBSMENR1_I2C1SMEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga133208873edc0be1774bf4f3c224a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901cecc03cce495d9f01a7228a3bce1c" id="r_ga901cecc03cce495d9f01a7228a3bce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga901cecc03cce495d9f01a7228a3bce1c">__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga97c2d01472167cd009ff1df960f42996">RCC_APBSMENR1_I2C2SMEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga901cecc03cce495d9f01a7228a3bce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114c9ff050e9b3a6521f4284ed6a6123" id="r_ga114c9ff050e9b3a6521f4284ed6a6123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga114c9ff050e9b3a6521f4284ed6a6123">__HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gadef949dabb3b022492fa8693437f873d">RCC_APBSMENR1_DBGSMEN</a>)    == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga114c9ff050e9b3a6521f4284ed6a6123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a44a1aacea32084e5bcdba69e4a636" id="r_ga13a44a1aacea32084e5bcdba69e4a636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status.html#ga13a44a1aacea32084e5bcdba69e4a636">__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR1, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0392e29dad3dc4a2c68260c2c4f0e50">RCC_APBSMENR1_PWRSMEN</a>)    == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e518b9a088d789d700d121db458403a" id="r_ga0e518b9a088d789d700d121db458403a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga0e518b9a088d789d700d121db458403a">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0780bc497f34d5ec9dd2531eefab2257">RCC_APBSMENR2_SYSCFGSMEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0e518b9a088d789d700d121db458403a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b265851c7557da6b372ff462819caa9" id="r_ga0b265851c7557da6b372ff462819caa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga0b265851c7557da6b372ff462819caa9">__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gae416903818139a5948149bbd74f78a87">RCC_APBSMENR2_TIM1SMEN</a>)   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0b265851c7557da6b372ff462819caa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db4e1edb831584a39e791c16edfea28" id="r_ga2db4e1edb831584a39e791c16edfea28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga2db4e1edb831584a39e791c16edfea28">__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c49cfba4c4b2f15890098ff5d29501">RCC_APBSMENR2_SPI1SMEN</a>)   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2db4e1edb831584a39e791c16edfea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1059a391a514543547809a524b4cdf0d" id="r_ga1059a391a514543547809a524b4cdf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga1059a391a514543547809a524b4cdf0d">__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8b65ca8fc100c52d9ec2ff8435a4a8">RCC_APBSMENR2_USART1SMEN</a>) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1059a391a514543547809a524b4cdf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa280dfb85ebcc1d58d93cb9ced93a86f" id="r_gaa280dfb85ebcc1d58d93cb9ced93a86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#gaa280dfb85ebcc1d58d93cb9ced93a86f">__HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e9c7bf2243c4ad07b6d154d1904e09">RCC_APBSMENR2_TIM14SMEN</a>)  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa280dfb85ebcc1d58d93cb9ced93a86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9f81eb8d1fe44a89ac57c1fc3a5b2f" id="r_gacb9f81eb8d1fe44a89ac57c1fc3a5b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#gacb9f81eb8d1fe44a89ac57c1fc3a5b2f">__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0599e05f2f0da2677ed2bd79671648f3">RCC_APBSMENR2_TIM16SMEN</a>)  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacb9f81eb8d1fe44a89ac57c1fc3a5b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29de4124122709afb5d1497b9de3926b" id="r_ga29de4124122709afb5d1497b9de3926b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga29de4124122709afb5d1497b9de3926b">__HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga83625787a0c19dfd16bfe7fcb25c226c">RCC_APBSMENR2_TIM17SMEN</a>)  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga29de4124122709afb5d1497b9de3926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126e8386d8fd2c08f3d55459aa36df66" id="r_ga126e8386d8fd2c08f3d55459aa36df66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga126e8386d8fd2c08f3d55459aa36df66">__HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga8081eeef778404080c55db53731c5f7b">RCC_APBSMENR2_ADCSMEN</a>)    != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga126e8386d8fd2c08f3d55459aa36df66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564fe78887dba5a7da7da1b9f2ffb372" id="r_ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga564fe78887dba5a7da7da1b9f2ffb372">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0780bc497f34d5ec9dd2531eefab2257">RCC_APBSMENR2_SYSCFGSMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a957797ebffd3e539bb4c833c29a3d" id="r_ga78a957797ebffd3e539bb4c833c29a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga78a957797ebffd3e539bb4c833c29a3d">__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gae416903818139a5948149bbd74f78a87">RCC_APBSMENR2_TIM1SMEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga78a957797ebffd3e539bb4c833c29a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a82b96c7950398956ee6f58c3d5dda" id="r_gab9a82b96c7950398956ee6f58c3d5dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#gab9a82b96c7950398956ee6f58c3d5dda">__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c49cfba4c4b2f15890098ff5d29501">RCC_APBSMENR2_SPI1SMEN</a>)   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2123ed8a27c8cf060899c1e7a923b8c8" id="r_ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga2123ed8a27c8cf060899c1e7a923b8c8">__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8b65ca8fc100c52d9ec2ff8435a4a8">RCC_APBSMENR2_USART1SMEN</a>) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93c4faee8e545c41c29bdf53aa866a6" id="r_gad93c4faee8e545c41c29bdf53aa866a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#gad93c4faee8e545c41c29bdf53aa866a6">__HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e9c7bf2243c4ad07b6d154d1904e09">RCC_APBSMENR2_TIM14SMEN</a>)  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad93c4faee8e545c41c29bdf53aa866a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b203fb1b015bc48bd3a707654d501ba" id="r_ga9b203fb1b015bc48bd3a707654d501ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga9b203fb1b015bc48bd3a707654d501ba">__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0599e05f2f0da2677ed2bd79671648f3">RCC_APBSMENR2_TIM16SMEN</a>)  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b203fb1b015bc48bd3a707654d501ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6907183c65e23c16e829a0a9cbeda1fb" id="r_ga6907183c65e23c16e829a0a9cbeda1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga6907183c65e23c16e829a0a9cbeda1fb">__HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga83625787a0c19dfd16bfe7fcb25c226c">RCC_APBSMENR2_TIM17SMEN</a>)  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga6907183c65e23c16e829a0a9cbeda1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5379dde2a5d532588ff930fab2c9ade2" id="r_ga5379dde2a5d532588ff930fab2c9ade2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status.html#ga5379dde2a5d532588ff930fab2c9ade2">__HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APBSMENR2 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga8081eeef778404080c55db53731c5f7b">RCC_APBSMENR2_ADCSMEN</a>)    == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5379dde2a5d532588ff930fab2c9ade2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0" id="r_ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___backup___domain___reset.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to force or release the Backup domain reset.  <br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321" id="r_ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___backup___domain___reset.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>)</td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f" id="r_gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the RTC clock.  <br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855" id="r_gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)</td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42" id="r_gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable the Internal High Speed oscillator (HSI).  <br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031" id="r_ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="memdesc:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to disable the Internal High Speed oscillator (HSI).  <br /></td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c3b20fdb9a7672c50aa97bb46537b1" id="r_ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga74c3b20fdb9a7672c50aa97bb46537b1">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICALIBRATIONVALUE__)&#160;&#160;&#160;  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, (uint32_t)(__HSICALIBRATIONVALUE__) &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="memdesc:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <br /></td></tr>
<tr class="separator:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae069a430441e0547d753a7b47feaebd1" id="r_gae069a430441e0547d753a7b47feaebd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gae069a430441e0547d753a7b47feaebd1">__HAL_RCC_HSISTOP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="memdesc:gae069a430441e0547d753a7b47feaebd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs and I2Cs.  <br /></td></tr>
<tr class="separator:gae069a430441e0547d753a7b47feaebd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61" id="r_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61">__HAL_RCC_HSISTOP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="separator:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99cd8a4ebbe11cd3be3cadddec9c5c59" id="r_ga99cd8a4ebbe11cd3be3cadddec9c5c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga99cd8a4ebbe11cd3be3cadddec9c5c59">__HAL_RCC_HSI_CONFIG</a>(__HSIDIV__)&#160;&#160;&#160;  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>, (__HSIDIV__))</td></tr>
<tr class="memdesc:ga99cd8a4ebbe11cd3be3cadddec9c5c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the HSISYS clock.  <br /></td></tr>
<tr class="separator:ga99cd8a4ebbe11cd3be3cadddec9c5c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b" id="r_ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181" id="r_ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b" id="r_gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b" id="r_ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6c4c7e951bfd007d26988fbfe6eaa4" id="r_ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a>(__RTC_CLKSOURCE__)&#160;&#160;&#160;  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>( <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, (__RTC_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <br /></td></tr>
<tr class="separator:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44" id="r_gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>)))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696" id="r_gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab" id="r_ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8466f991888332ec978dc92c62d7d" id="r_gaf9a8466f991888332ec978dc92c62d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gaf9a8466f991888332ec978dc92c62d7d">__HAL_RCC_PLL_PLLSOURCE_CONFIG</a>(__PLLSOURCE__)&#160;&#160;&#160;  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, (__PLLSOURCE__))</td></tr>
<tr class="memdesc:gaf9a8466f991888332ec978dc92c62d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL clock source.  <br /></td></tr>
<tr class="separator:gaf9a8466f991888332ec978dc92c62d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca62f581e6c2553cca7ef0d7a2a4b7f" id="r_gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">__HAL_RCC_PLL_PLLM_CONFIG</a>(__PLLM__)&#160;&#160;&#160;  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, (__PLLM__))</td></tr>
<tr class="memdesc:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL multiplication factor.  <br /></td></tr>
<tr class="separator:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269ff294715f1e64ff445507041cdb48" id="r_ga269ff294715f1e64ff445507041cdb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga269ff294715f1e64ff445507041cdb48">__HAL_RCC_PLL_CONFIG</a>(__PLLSOURCE__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLR__)</td></tr>
<tr class="memdesc:ga269ff294715f1e64ff445507041cdb48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <br /></td></tr>
<tr class="separator:ga269ff294715f1e64ff445507041cdb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53" id="r_ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL clock source.  <br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab70beccea4c82e4acc69befcdb5e862" id="r_gaab70beccea4c82e4acc69befcdb5e862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gaab70beccea4c82e4acc69befcdb5e862">__HAL_RCC_PLLCLKOUT_ENABLE</a>(__PLLCLOCKOUT__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="memdesc:gaab70beccea4c82e4acc69befcdb5e862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable each clock output (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK)  <br /></td></tr>
<tr class="separator:gaab70beccea4c82e4acc69befcdb5e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee19cf9a5cb792b5c9a94ad88103ab93" id="r_gaee19cf9a5cb792b5c9a94ad88103ab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gaee19cf9a5cb792b5c9a94ad88103ab93">__HAL_RCC_PLLCLKOUT_DISABLE</a>(__PLLCLOCKOUT__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="memdesc:gaee19cf9a5cb792b5c9a94ad88103ab93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable each clock output (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK)  <br /></td></tr>
<tr class="separator:gaee19cf9a5cb792b5c9a94ad88103ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df63b4aaea1551f9d4ba3fe22360cbb" id="r_ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga8df63b4aaea1551f9d4ba3fe22360cbb">__HAL_RCC_GET_PLLCLKOUT_CONFIG</a>(__PLLCLOCKOUT__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="memdesc:ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock output enable status (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK)  <br /></td></tr>
<tr class="separator:ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29be28740b3d480e83efbc2e695c1b8" id="r_gaa29be28740b3d480e83efbc2e695c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a>(__SYSCLKSOURCE__)&#160;&#160;&#160;  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:gaa29be28740b3d480e83efbc2e695c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <br /></td></tr>
<tr class="separator:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2" id="r_gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6731530ebbbcc0696e9bd94eb0d2724" id="r_gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#gad6731530ebbbcc0696e9bd94eb0d2724">__HAL_RCC_LSEDRIVE_CONFIG</a>(__LSEDRIVE__)&#160;&#160;&#160;  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, (uint32_t)(__LSEDRIVE__))</td></tr>
<tr class="memdesc:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE) drive capability.  <br /></td></tr>
<tr class="separator:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e" id="r_ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___configuration.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Microcontroller output clock.  <br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405" id="r_ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt.  <br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50" id="r_gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, (__INTERRUPT__))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt.  <br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139" id="r_ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RCC interrupt pending bits.  <br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d" id="r_ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the RCC interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0" id="r_gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. The reset flags are: RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_PWRRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.  <br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449" id="r_gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)</td></tr>
<tr class="memdesc:gae2d7d461630562bf2a2ddb31b1f96449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the selected RCC flag is set or not.  <br /></td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga064f7d9878ecdc1d4852cba2b9e6a52e" id="r_ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32g0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b" id="r_ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32g0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3" id="r_gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32g0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c" id="r_ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea" id="r_gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe14ba91cb8921dd4801cd2540dd531b" id="r_gafe14ba91cb8921dd4801cd2540dd531b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gafe14ba91cb8921dd4801cd2540dd531b">HAL_RCC_EnableLSECSS</a> (void)</td></tr>
<tr class="separator:gafe14ba91cb8921dd4801cd2540dd531b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77435ffa1ac91ae8e9b1920688a68038" id="r_ga77435ffa1ac91ae8e9b1920688a68038"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga77435ffa1ac91ae8e9b1920688a68038">HAL_RCC_DisableLSECSS</a> (void)</td></tr>
<tr class="separator:ga77435ffa1ac91ae8e9b1920688a68038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8" id="r_ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d" id="r_ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599" id="r_gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36" id="r_gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323" id="r_gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77803b82af5414509017b2c57e8bc1a2" id="r_ga77803b82af5414509017b2c57e8bc1a2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga77803b82af5414509017b2c57e8bc1a2">HAL_RCC_GetResetSource</a> (void)</td></tr>
<tr class="separator:ga77803b82af5414509017b2c57e8bc1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195" id="r_ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05b9157de5a48617bd06eb6aafa68aa" id="r_gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a> (void)</td></tr>
<tr class="separator:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229639f8ae637843fd9b41676b5b284d" id="r_ga229639f8ae637843fd9b41676b5b284d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga229639f8ae637843fd9b41676b5b284d">HAL_RCC_LSECSSCallback</a> (void)</td></tr>
<tr class="separator:ga229639f8ae637843fd9b41676b5b284d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2018 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_e81793b7f67d3c300785fc0b56c85e2f.html">STM32G0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_f2cbbe441a55eb819aff90c6fd392272.html">Inc</a></li><li class="navelem"><a class="el" href="stm32g0xx__hal__rcc_8h.html">stm32g0xx_hal_rcc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
