module wideexpr_00553(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed({3{$signed((ctrl[7]?({2{(5'sb10111)>(5'sb01001)}})+(u7):$signed(({s6,2'sb11,1'sb0,s7})==((ctrl[6]?u7:u2)))))}});
  assign y1 = 2'sb10;
  assign y2 = +(($signed(s1))<<((ctrl[4]?(4'sb1000)^~($signed(((((ctrl[2]?s7:3'sb001))<<<((s3)|(2'b00)))<<<(({3{5'b10110}})<<(u2)))>>(1'sb0))):(s3)^((6'sb101101)^((ctrl[6]?$signed($signed((6'b000100)<<(s2))):(ctrl[3]?($signed(u4))&((s3)<<(s7)):$signed(-(u5)))))))));
  assign y3 = ({(ctrl[2]?(ctrl[5]?3'sb111:{2{6'sb101111}}):!($signed((ctrl[6]?s2:$signed(5'sb00111)))))})+(1'sb1);
  assign y4 = $signed(~&($unsigned((4'sb0101)-(((ctrl[4]?(s0)<<<(3'sb101):$signed(u0)))^~(((2'sb00)<<<(u0))>>(6'b011100))))));
  assign y5 = (3'sb000)&((s7)==(3'sb100));
  assign y6 = $signed({1{($signed((5'sb00011)<<<(s2)))+(s4)}});
  assign y7 = $signed((({3'sb100,-($signed(s0)),((({s4,s4})<<((ctrl[1]?1'sb0:s4)))>>>(-(-(u1))))-((({s1,1'b0,2'b11})<<(-(3'b110)))<<($signed((6'b010011)+(s0)))),$signed($unsigned(s1))})<<(s5))>>({(~({s1}))>($unsigned((ctrl[4]?{$signed(3'sb000),(ctrl[1]?6'sb010111:2'sb00),$signed(5'sb11010),(ctrl[3]?u4:5'b01100)}:u0))),{{$unsigned(-((ctrl[5]?3'sb101:2'sb11))),2'sb10},(2'sb01)<<<(((4'sb0011)^((ctrl[2]?s3:6'sb101011)))<<($signed(2'sb10))),(ctrl[0]?$signed((-(2'b10))&(s6)):((ctrl[2]?(s4)>>(s3):(ctrl[5]?3'sb100:s3)))>>(((4'sb0111)>>(5'b01011))|(s3))),6'sb100110},-(2'b10),5'sb01010}));
endmodule
