<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3657" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3657{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3657{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3657{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3657{left:70px;bottom:1088px;letter-spacing:-0.14px;}
#t5_3657{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3657{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t7_3657{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3657{left:70px;bottom:1020px;}
#t9_3657{left:96px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_3657{left:96px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3657{left:96px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3657{left:96px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3657{left:96px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_3657{left:96px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tf_3657{left:96px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3657{left:96px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_3657{left:96px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3657{left:70px;bottom:863px;}
#tj_3657{left:96px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_3657{left:96px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tl_3657{left:96px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tm_3657{left:70px;bottom:806px;}
#tn_3657{left:96px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_3657{left:96px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tp_3657{left:70px;bottom:766px;}
#tq_3657{left:96px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tr_3657{left:96px;bottom:753px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_3657{left:70px;bottom:727px;}
#tt_3657{left:96px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tu_3657{left:96px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tv_3657{left:70px;bottom:687px;}
#tw_3657{left:96px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3657{left:96px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3657{left:70px;bottom:647px;}
#tz_3657{left:96px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_3657{left:96px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_3657{left:70px;bottom:608px;}
#t12_3657{left:96px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_3657{left:96px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3657{left:70px;bottom:568px;}
#t15_3657{left:96px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t16_3657{left:96px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_3657{left:70px;bottom:505px;letter-spacing:-0.1px;}
#t18_3657{left:156px;bottom:505px;letter-spacing:-0.1px;}
#t19_3657{left:70px;bottom:480px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1a_3657{left:70px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t1b_3657{left:221px;bottom:464px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1c_3657{left:70px;bottom:447px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1d_3657{left:70px;bottom:430px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1e_3657{left:70px;bottom:413px;letter-spacing:-0.17px;word-spacing:-1.32px;}
#t1f_3657{left:70px;bottom:396px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t1g_3657{left:70px;bottom:225px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_3657{left:70px;bottom:201px;letter-spacing:-0.15px;}
#t1i_3657{left:96px;bottom:201px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1j_3657{left:96px;bottom:184px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1k_3657{left:70px;bottom:160px;letter-spacing:-0.14px;}
#t1l_3657{left:96px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_3657{left:96px;bottom:143px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_3657{left:96px;bottom:126px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1o_3657{left:303px;bottom:376px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1p_3657{left:392px;bottom:376px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1q_3657{left:77px;bottom:357px;letter-spacing:-0.15px;}
#t1r_3657{left:166px;bottom:357px;letter-spacing:-0.18px;}
#t1s_3657{left:253px;bottom:357px;letter-spacing:-0.13px;}
#t1t_3657{left:348px;bottom:357px;letter-spacing:-0.12px;}
#t1u_3657{left:77px;bottom:334px;}
#t1v_3657{left:166px;bottom:334px;}
#t1w_3657{left:253px;bottom:334px;}
#t1x_3657{left:348px;bottom:334px;letter-spacing:-0.12px;}
#t1y_3657{left:77px;bottom:311px;}
#t1z_3657{left:166px;bottom:311px;}
#t20_3657{left:253px;bottom:311px;}
#t21_3657{left:348px;bottom:311px;letter-spacing:-0.13px;}
#t22_3657{left:77px;bottom:288px;}
#t23_3657{left:166px;bottom:288px;}
#t24_3657{left:253px;bottom:288px;}
#t25_3657{left:348px;bottom:288px;letter-spacing:-0.11px;}
#t26_3657{left:77px;bottom:265px;}
#t27_3657{left:166px;bottom:265px;}
#t28_3657{left:253px;bottom:265px;}
#t29_3657{left:348px;bottom:265px;letter-spacing:-0.12px;word-spacing:-0.22px;}

.s1_3657{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3657{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3657{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3657{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3657{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3657{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3657{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3657{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3657" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3657Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3657" style="-webkit-user-select: none;"><object width="935" height="1210" data="3657/3657.svg" type="image/svg+xml" id="pdf3657" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3657" class="t s1_3657">Vol. 3B </span><span id="t2_3657" class="t s1_3657">18-25 </span>
<span id="t3_3657" class="t s2_3657">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3657" class="t s3_3657">5. </span><span id="t5_3657" class="t s3_3657">Write an interrupt service routine to handle the interrupt. See Section 18.4.9.5, “Writing the DS Interrupt </span>
<span id="t6_3657" class="t s3_3657">Service Routine.” </span>
<span id="t7_3657" class="t s3_3657">The following restrictions should be applied to the DS save area. </span>
<span id="t8_3657" class="t s4_3657">• </span><span id="t9_3657" class="t s3_3657">The recording of branch records in the BTS buffer (or PEBS records in the PEBS buffer) may not operate </span>
<span id="ta_3657" class="t s3_3657">properly if accesses to the linear addresses in any of the three DS save area sections cause page faults, VM </span>
<span id="tb_3657" class="t s3_3657">exits, or the setting of accessed or dirty flags in the paging structures (ordinary or EPT). For that reason, </span>
<span id="tc_3657" class="t s3_3657">system software should establish paging structures (both ordinary and EPT) to prevent such occurrences. </span>
<span id="td_3657" class="t s3_3657">Implications of this may be that an operating system should allocate this memory from a non-paged pool and </span>
<span id="te_3657" class="t s3_3657">that system software cannot do “lazy” page-table entry propagation for these pages. Some newer processor </span>
<span id="tf_3657" class="t s3_3657">generations support “lazy” EPT page-table entry propagation for PEBS; see Section 20.3.9.1 and Section </span>
<span id="tg_3657" class="t s3_3657">20.9.5 for more information. A virtual-machine monitor may choose to allow use of PEBS by guest software </span>
<span id="th_3657" class="t s3_3657">only if EPT maps all guest-physical memory as present and read/write. </span>
<span id="ti_3657" class="t s4_3657">• </span><span id="tj_3657" class="t s3_3657">The DS save area can be larger than a page, but the pages must be mapped to contiguous linear addresses. </span>
<span id="tk_3657" class="t s3_3657">The buffer may share a page, so it need not be aligned on a 4-KByte boundary. For performance reasons, the </span>
<span id="tl_3657" class="t s3_3657">base of the buffer must be aligned on a doubleword boundary and should be aligned on a cache line boundary. </span>
<span id="tm_3657" class="t s4_3657">• </span><span id="tn_3657" class="t s3_3657">It is recommended that the buffer size for the BTS buffer and the PEBS buffer be an integer multiple of the </span>
<span id="to_3657" class="t s3_3657">corresponding record sizes. </span>
<span id="tp_3657" class="t s4_3657">• </span><span id="tq_3657" class="t s3_3657">The precise event records buffer should be large enough to hold the number of precise event records that can </span>
<span id="tr_3657" class="t s3_3657">occur while waiting for the interrupt to be serviced. </span>
<span id="ts_3657" class="t s4_3657">• </span><span id="tt_3657" class="t s3_3657">The DS save area should be in kernel space. It must not be on the same page as code, to avoid triggering self- </span>
<span id="tu_3657" class="t s3_3657">modifying code actions. </span>
<span id="tv_3657" class="t s4_3657">• </span><span id="tw_3657" class="t s3_3657">There are no memory type restrictions on the buffers, although it is recommended that the buffers be </span>
<span id="tx_3657" class="t s3_3657">designated as WB memory type for performance considerations. </span>
<span id="ty_3657" class="t s4_3657">• </span><span id="tz_3657" class="t s3_3657">Either the system must be prevented from entering A20M mode while DS save area is active, or bit 20 of all </span>
<span id="t10_3657" class="t s3_3657">addresses within buffer bounds must be 0. </span>
<span id="t11_3657" class="t s4_3657">• </span><span id="t12_3657" class="t s3_3657">Pages that contain buffers must be mapped to the same physical addresses for all processes, such that any </span>
<span id="t13_3657" class="t s3_3657">change to control register CR3 will not change the DS addresses. </span>
<span id="t14_3657" class="t s4_3657">• </span><span id="t15_3657" class="t s3_3657">The DS save area is expected to used only on systems with an enabled APIC. The LVT Performance Counter </span>
<span id="t16_3657" class="t s3_3657">entry in the APCI must be initialized to use an interrupt gate instead of the trap gate. </span>
<span id="t17_3657" class="t s5_3657">18.4.9.3 </span><span id="t18_3657" class="t s5_3657">Setting Up the BTS Buffer </span>
<span id="t19_3657" class="t s3_3657">Three flags in the MSR_DEBUGCTLA MSR (see Table 18-5), IA32_DEBUGCTL (see Figure 18-3), or MSR_DE- </span>
<span id="t1a_3657" class="t s3_3657">BUGCTLB (see Figure </span><span id="t1b_3657" class="t s3_3657">18-16) control the generation of branch records and storing of them in the BTS buffer; these </span>
<span id="t1c_3657" class="t s3_3657">are TR, BTS, and BTINT. The TR flag enables the generation of BTMs. The BTS flag determines whether the BTMs </span>
<span id="t1d_3657" class="t s3_3657">are sent out on the system bus (clear) or stored in the BTS buffer (set). BTMs cannot be simultaneously sent to the </span>
<span id="t1e_3657" class="t s3_3657">system bus and logged in the BTS buffer. The BTINT flag enables the generation of an interrupt when the BTS buffer </span>
<span id="t1f_3657" class="t s3_3657">is full. When this flag is clear, the BTS buffer is a circular buffer. </span>
<span id="t1g_3657" class="t s3_3657">The following procedure describes how to set up a DS Save area to collect branch records in the BTS buffer: </span>
<span id="t1h_3657" class="t s3_3657">1. </span><span id="t1i_3657" class="t s3_3657">Place values in the BTS buffer base, BTS index, BTS absolute maximum, and BTS interrupt threshold fields of </span>
<span id="t1j_3657" class="t s3_3657">the DS buffer management area to set up the BTS buffer in memory. </span>
<span id="t1k_3657" class="t s3_3657">2. </span><span id="t1l_3657" class="t s3_3657">Set the TR and BTS flags in the IA32_DEBUGCTL for Intel Core Solo and Intel Core Duo processors or later </span>
<span id="t1m_3657" class="t s3_3657">processors (or MSR_DEBUGCTLA MSR for processors based on Intel NetBurst Microarchitecture; or MSR_DE- </span>
<span id="t1n_3657" class="t s3_3657">BUGCTLB for Pentium M processors). </span>
<span id="t1o_3657" class="t s6_3657">Table 18-5. </span><span id="t1p_3657" class="t s6_3657">IA32_DEBUGCTL Flag Encodings </span>
<span id="t1q_3657" class="t s7_3657">TR </span><span id="t1r_3657" class="t s7_3657">BTS </span><span id="t1s_3657" class="t s7_3657">BTINT </span><span id="t1t_3657" class="t s7_3657">Description </span>
<span id="t1u_3657" class="t s8_3657">0 </span><span id="t1v_3657" class="t s8_3657">X </span><span id="t1w_3657" class="t s8_3657">X </span><span id="t1x_3657" class="t s8_3657">Branch trace messages (BTMs) off </span>
<span id="t1y_3657" class="t s8_3657">1 </span><span id="t1z_3657" class="t s8_3657">0 </span><span id="t20_3657" class="t s8_3657">X </span><span id="t21_3657" class="t s8_3657">Generate BTMs </span>
<span id="t22_3657" class="t s8_3657">1 </span><span id="t23_3657" class="t s8_3657">1 </span><span id="t24_3657" class="t s8_3657">0 </span><span id="t25_3657" class="t s8_3657">Store BTMs in the BTS buffer, used here as a circular buffer </span>
<span id="t26_3657" class="t s8_3657">1 </span><span id="t27_3657" class="t s8_3657">1 </span><span id="t28_3657" class="t s8_3657">1 </span><span id="t29_3657" class="t s8_3657">Store BTMs in the BTS buffer, and generate an interrupt when the buffer is nearly full </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
