
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/worked_proj/video_ov5640_v12_2_4/user_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/worked_proj/video_ov5640_v12_2_4/src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/worked_proj/video_ov5640_v12_2_4/tacking_ip/tai_1104_hls_hls_main_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/RGB_YCrCb_debug1/process1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/worked_proj/video_ov5640_v12_2_4/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado2018_3/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'f:/worked_proj/video_ov5640_v12_2_4/src/ip/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'f:/worked_proj/video_ov5640_v12_2_4/ip/if/tmds_v1_0/tmds.xml'
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 415.730 ; gain = 56.594
Command: link_design -top system_wrapper -part xc7z100ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_HDMI_FPGA_ML_0_0/system_HDMI_FPGA_ML_0_0.dcp' for cell 'system_i/HDMI_FPGA_ML_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_HDMI_IN_Test_0_0/system_HDMI_IN_Test_0_0.dcp' for cell 'system_i/HDMI_IN_Test_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_Key_Debounce_0_0/system_Key_Debounce_0_0.dcp' for cell 'system_i/Key_Debounce_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_Key_Debounce_0_1/system_Key_Debounce_0_1.dcp' for cell 'system_i/Key_Debounce_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0.dcp' for cell 'system_i/axi_vdma_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0.dcp' for cell 'system_i/axi_vdma_2'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_hls_main_0_0/system_hls_main_0_0.dcp' for cell 'system_i/hls_main_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_inner_ctrl_0_0/system_inner_ctrl_0_0.dcp' for cell 'system_i/inner_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_100'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/system_smartconnect_0_0.dcp' for cell 'system_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.dcp' for cell 'system_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.dcp' for cell 'system_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_1/system_util_vector_logic_1_1.dcp' for cell 'system_i/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.dcp' for cell 'system_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0.dcp' for cell 'system_i/v_vid_in_axi4s_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_video_concat_0_0/system_video_concat_0_0.dcp' for cell 'system_i/video_concat_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_video_divide_0_0/system_video_divide_0_0.dcp' for cell 'system_i/video_divide_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_yuvProcess_de1_0_0/system_yuvProcess_de1_0_0.dcp' for cell 'system_i/yuvProcess_de1_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_interconnect_lite/xbar'
INFO: [Project 1-454] Reading design checkpoint 'f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_interconnect_lite/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 15257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_100/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_100/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_100/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_100/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2314.426 ; gain = 882.340
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0.xdc] for cell 'system_i/axi_vdma_2/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0.xdc] for cell 'system_i/axi_vdma_2/U0'
Parsing XDC File [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc]
WARNING: [Vivado 12-584] No ports matched 'IIC_0_scl_io'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_0_scl_io'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_0_sda_io'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_0_sda_io'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_0_sda_io'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_0_scl_io'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_xclk_o'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_pclk_i'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_vsync_i'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_href_i'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_data_i[0]'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_data_i[1]'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_data_i[2]'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_data_i[3]'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_data_i[4]'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_data_i[5]'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_data_i[6]'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cmos_data_i[7]'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cmos_pclk_i_IBUF'. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/constrs_1/new/fpga_pin.xdc]
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0_clocks.xdc] for cell 'system_i/axi_vdma_2/U0'
Finished Parsing XDC File [f:/worked_proj/video_ov5640_v12_2_4/video_ov5640.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0_clocks.xdc] for cell 'system_i/axi_vdma_2/U0'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/vivado2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2315.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 408 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  OBUFDS => OBUFDS: 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 388 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 9 instances

40 Infos, 22 Warnings, 19 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:24 . Memory (MB): peak = 2315.305 ; gain = 1899.574
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2315.305 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2de11acef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2315.305 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 45 inverter(s) to 188 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20f5e8f1e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2350.410 ; gain = 21.430
INFO: [Opt 31-389] Phase Retarget created 455 cells and removed 1382 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 2495a5c9d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2350.410 ; gain = 21.430
INFO: [Opt 31-389] Phase Constant propagation created 534 cells and removed 2253 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e9ad7896

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2350.410 ; gain = 21.430
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 4979 cells
INFO: [Opt 31-1021] In phase Sweep, 292 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0_BUFG
INFO: [Opt 31-194] Inserted BUFG pclk_i_IBUF_BUFG_inst to drive 217 load(s) on clock net pclk_i_IBUF_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e7d31a6e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.410 ; gain = 21.430
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ed2cd473

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2350.410 ; gain = 21.430
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1da864fef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2350.410 ; gain = 21.430
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             455  |            1382  |                                             81  |
|  Constant propagation         |             534  |            2253  |                                             80  |
|  Sweep                        |              16  |            4979  |                                            292  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             80  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 2350.410 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 137cf336c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2350.410 ; gain = 21.430

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.613 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for PULLUP_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 717 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 46 newly gated: 0 Total Ports: 1434
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 59cd2c9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4437.137 ; gain = 0.000
Ending Power Optimization Task | Checksum: 59cd2c9b

Time (s): cpu = 00:04:31 ; elapsed = 00:03:21 . Memory (MB): peak = 4437.137 ; gain = 2086.727

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-194] Inserted BUFG system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Ending Logic Optimization Task | Checksum: 1310678a3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4437.137 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1310678a3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4437.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4437.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1310678a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 22 Warnings, 19 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:11 ; elapsed = 00:04:44 . Memory (MB): peak = 4437.137 ; gain = 2121.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 4437.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4437.137 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 4437.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 72ce3a78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 4437.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f1d2972a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: aba64d2a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: aba64d2a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 4437.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: aba64d2a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10043cee9

Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net system_i/hls_main_0/inst/deal_U0/ap_CS_fsm_state193. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_28_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_28_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_78_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_78_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_68_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_68_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_66_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_66_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_32_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_32_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_40_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_40_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_22_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_22_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_30_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_30_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_26_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_26_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_56_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_56_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_0_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_64_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_64_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_24_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_24_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_70_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_70_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_50_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_50_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_26_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_26_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_16_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_16_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_12_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_12_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_80_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_80_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_14_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_14_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_32_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_32_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_28_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_28_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_36_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_36_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_78_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_78_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_66_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_66_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_68_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_68_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_52_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_52_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_50_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_50_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_40_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_40_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_30_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_30_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_24_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_24_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_54_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_54_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_16_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_16_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_72_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_72_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_10_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_10_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_70_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_70_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_22_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_22_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_56_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_56_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_0_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_64_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_64_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_62_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_62_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_58_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_58_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_80_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_80_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_12_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_12_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_46_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_46_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_82_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_82_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_6_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_6_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_18_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_18_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_60_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_60_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_36_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_36_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_14_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_14_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_52_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_52_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_38_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_38_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_20_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_20_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_4_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_4_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_44_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_44_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_76_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_76_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_34_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_34_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_10_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_10_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_58_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_58_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_72_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_72_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_54_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_54_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_62_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_62_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_82_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_82_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_8_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_8_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_42_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_42_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_2_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_2_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_60_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_60_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_6_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_6_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_4_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_4_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_20_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_20_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_74_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_74_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_46_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_46_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_34_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_34_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_18_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_18_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_76_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_76_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_38_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_38_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_8_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_8_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_44_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_44_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/hist2a_U/deal_hist2_ram_U/WEA[0] could not be optimized because driver system_i/hls_main_0/inst/deal_U0/hist2a_U/deal_hist2_ram_U/ram_reg_0_i_23__2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_42_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_42_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_48_0_i_2_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_48_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_2_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_74_0_i_1_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_74_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_28_0_i_4_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_28_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_26_0_i_4_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_26_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_0_0_i_3_n_11 could not be optimized because driver system_i/hls_main_0/inst/deal_U0/img_U/deal_img_ram_U/ram_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell system_i/hls_main_0/inst/deal_U0/tmp_80_reg_3917_reg. 15 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell system_i/hls_main_0/inst/deal_U0/hist2_U/deal_hist2_ram_U/ram_reg_3. 5 registers were pushed out.
INFO: [Physopt 32-665] Processed cell system_i/hls_main_0/inst/deal_U0/hist2_U/deal_hist2_ram_U/ram_reg_1. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell system_i/hls_main_0/inst/deal_U0/hist2_U/deal_hist2_ram_U/ram_reg_2. 9 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 23 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.183 . Memory (MB): peak = 4437.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            8  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           15  |              0  |                     1  |           0  |           1  |  00:00:18  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |           23  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           46  |              0  |                     5  |           0  |           6  |  00:00:23  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fffa30fc

Time (s): cpu = 00:07:02 ; elapsed = 00:05:12 . Memory (MB): peak = 4437.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 112b7adb4

Time (s): cpu = 00:07:16 ; elapsed = 00:05:24 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 112b7adb4

Time (s): cpu = 00:07:18 ; elapsed = 00:05:26 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 106991c49

Time (s): cpu = 00:08:34 ; elapsed = 00:06:14 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15db0b5a4

Time (s): cpu = 00:08:38 ; elapsed = 00:06:17 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d37fccec

Time (s): cpu = 00:08:38 ; elapsed = 00:06:18 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a22ee58a

Time (s): cpu = 00:09:43 ; elapsed = 00:06:56 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 9f791484

Time (s): cpu = 00:10:24 ; elapsed = 00:07:38 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 107bce053

Time (s): cpu = 00:10:32 ; elapsed = 00:07:48 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 114559e82

Time (s): cpu = 00:10:33 ; elapsed = 00:07:49 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 9071710f

Time (s): cpu = 00:11:36 ; elapsed = 00:08:26 . Memory (MB): peak = 4437.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 9071710f

Time (s): cpu = 00:11:37 ; elapsed = 00:08:27 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14ec34a28

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U44/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 14ec34a28

Time (s): cpu = 00:12:52 ; elapsed = 00:09:15 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.528. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ee626b82

Time (s): cpu = 00:13:05 ; elapsed = 00:09:28 . Memory (MB): peak = 4437.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ee626b82

Time (s): cpu = 00:13:05 ; elapsed = 00:09:29 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ee626b82

Time (s): cpu = 00:13:08 ; elapsed = 00:09:31 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ee626b82

Time (s): cpu = 00:13:09 ; elapsed = 00:09:32 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 4437.137 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c6f35b79

Time (s): cpu = 00:13:10 ; elapsed = 00:09:33 . Memory (MB): peak = 4437.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c6f35b79

Time (s): cpu = 00:13:11 ; elapsed = 00:09:34 . Memory (MB): peak = 4437.137 ; gain = 0.000
Ending Placer Task | Checksum: 1392999c6

Time (s): cpu = 00:13:11 ; elapsed = 00:09:34 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
203 Infos, 122 Warnings, 19 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:19 ; elapsed = 00:09:40 . Memory (MB): peak = 4437.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 4437.137 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 4437.137 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 61808ae4 ConstDB: 0 ShapeSum: d7a90ee2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1676acb2f

Time (s): cpu = 00:03:19 ; elapsed = 00:02:29 . Memory (MB): peak = 4437.137 ; gain = 0.000
Post Restoration Checksum: NetGraph: 903f2490 NumContArr: d72ba69f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1676acb2f

Time (s): cpu = 00:03:21 ; elapsed = 00:02:30 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1676acb2f

Time (s): cpu = 00:03:22 ; elapsed = 00:02:32 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1676acb2f

Time (s): cpu = 00:03:22 ; elapsed = 00:02:32 . Memory (MB): peak = 4437.137 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13e688dbf

Time (s): cpu = 00:05:02 ; elapsed = 00:03:52 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=-0.676 | THS=-3607.808|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 19892f339

Time (s): cpu = 00:05:43 ; elapsed = 00:04:16 . Memory (MB): peak = 4437.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 170a454d6

Time (s): cpu = 00:05:43 ; elapsed = 00:04:17 . Memory (MB): peak = 4437.137 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 16b78dd67

Time (s): cpu = 00:05:44 ; elapsed = 00:04:17 . Memory (MB): peak = 4437.137 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: f84ae284

Time (s): cpu = 00:16:00 ; elapsed = 00:10:14 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 3.2 Fast Budgeting
Phase 3.2 Fast Budgeting | Checksum: ddb5539c

Time (s): cpu = 00:16:14 ; elapsed = 00:10:29 . Memory (MB): peak = 4545.664 ; gain = 108.527
Phase 3 Initial Routing | Checksum: 14c974a01

Time (s): cpu = 00:16:16 ; elapsed = 00:10:31 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 14c974a01

Time (s): cpu = 00:16:17 ; elapsed = 00:10:31 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 62841
 Number of Nodes with overlaps = 12202
 Number of Nodes with overlaps = 1518
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.055  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fdc93927

Time (s): cpu = 00:46:45 ; elapsed = 00:29:41 . Memory (MB): peak = 4545.664 ; gain = 108.527
Phase 4 Rip-up And Reroute | Checksum: fdc93927

Time (s): cpu = 00:46:45 ; elapsed = 00:29:41 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fdc93927

Time (s): cpu = 00:46:46 ; elapsed = 00:29:42 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fdc93927

Time (s): cpu = 00:46:46 ; elapsed = 00:29:42 . Memory (MB): peak = 4545.664 ; gain = 108.527
Phase 5 Delay and Skew Optimization | Checksum: fdc93927

Time (s): cpu = 00:46:46 ; elapsed = 00:29:42 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a3e52ecb

Time (s): cpu = 00:46:55 ; elapsed = 00:29:48 . Memory (MB): peak = 4545.664 ; gain = 108.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.055  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f0163e1a

Time (s): cpu = 00:46:56 ; elapsed = 00:29:48 . Memory (MB): peak = 4545.664 ; gain = 108.527
Phase 6 Post Hold Fix | Checksum: f0163e1a

Time (s): cpu = 00:46:56 ; elapsed = 00:29:49 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.2248 %
  Global Horizontal Routing Utilization  = 18.3783 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14a3bcebd

Time (s): cpu = 00:46:57 ; elapsed = 00:29:50 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14a3bcebd

Time (s): cpu = 00:46:58 ; elapsed = 00:29:50 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f0293cae

Time (s): cpu = 00:47:08 ; elapsed = 00:30:02 . Memory (MB): peak = 4545.664 ; gain = 108.527

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.055  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f0293cae

Time (s): cpu = 00:47:09 ; elapsed = 00:30:03 . Memory (MB): peak = 4545.664 ; gain = 108.527
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:47:09 ; elapsed = 00:30:03 . Memory (MB): peak = 4545.664 ; gain = 108.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 222 Warnings, 19 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:47:24 ; elapsed = 00:30:11 . Memory (MB): peak = 4545.664 ; gain = 108.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 4545.664 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 4545.664 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 4545.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 4545.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 4545.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/worked_proj/video_ov5640_v12_2_4/video_ov5640.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 4545.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for PULLUP_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
235 Infos, 223 Warnings, 19 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:24 ; elapsed = 00:00:55 . Memory (MB): peak = 4545.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4545.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/v_vid_in_axi4s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/tmp_79_reg_3912_reg input system_i/hls_main_0/inst/deal_U0/tmp_79_reg_3912_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/hls_main_0/inst/deal_U0/tmp_80_reg_3917_reg input system_i/hls_main_0/inst/deal_U0/tmp_80_reg_3917_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_macud_U20/yuvProcess_de1_macud_DSP48_1_U/p input system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_macud_U20/yuvProcess_de1_macud_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U22/yuvProcess_de1_maeOg_DSP48_3_U/p input system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U22/yuvProcess_de1_maeOg_DSP48_3_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U23/yuvProcess_de1_maeOg_DSP48_3_U/p input system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U23/yuvProcess_de1_maeOg_DSP48_3_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP input system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/tmp_80_reg_3917_reg output system_i/hls_main_0/inst/deal_U0/tmp_80_reg_3917_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_macud_U20/yuvProcess_de1_macud_DSP48_1_U/p output system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_macud_U20/yuvProcess_de1_macud_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_madEe_U21/yuvProcess_de1_madEe_DSP48_2_U/p output system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_madEe_U21/yuvProcess_de1_madEe_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U22/yuvProcess_de1_maeOg_DSP48_3_U/p output system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U22/yuvProcess_de1_maeOg_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U23/yuvProcess_de1_maeOg_DSP48_3_U/p output system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U23/yuvProcess_de1_maeOg_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_mancg_U86/yuvProcess_de1_mancg_DSP48_4_U/p output system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_mancg_U86/yuvProcess_de1_mancg_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_mancg_U89/yuvProcess_de1_mancg_DSP48_4_U/p output system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_mancg_U89/yuvProcess_de1_mancg_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_maocq_U87/yuvProcess_de1_maocq_DSP48_5_U/p output system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_maocq_U87/yuvProcess_de1_maocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_fu_354_p2 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_fu_354_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_fu_354_p2__0 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_fu_354_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP output system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/tmp_79_reg_3912_reg multiplier stage system_i/hls_main_0/inst/deal_U0/tmp_79_reg_3912_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/hls_main_0/inst/deal_U0/tmp_80_reg_3917_reg multiplier stage system_i/hls_main_0/inst/deal_U0/tmp_80_reg_3917_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_macud_U20/yuvProcess_de1_macud_DSP48_1_U/p multiplier stage system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_macud_U20/yuvProcess_de1_macud_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_madEe_U21/yuvProcess_de1_madEe_DSP48_2_U/p multiplier stage system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_madEe_U21/yuvProcess_de1_madEe_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U22/yuvProcess_de1_maeOg_DSP48_3_U/p multiplier stage system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U22/yuvProcess_de1_maeOg_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U23/yuvProcess_de1_maeOg_DSP48_3_U/p multiplier stage system_i/yuvProcess_de1_0/inst/CvtColor_1_U0/yuvProcess_de1_maeOg_U23/yuvProcess_de1_maeOg_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_mancg_U86/yuvProcess_de1_mancg_DSP48_4_U/p multiplier stage system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_mancg_U86/yuvProcess_de1_mancg_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_mancg_U89/yuvProcess_de1_mancg_DSP48_4_U/p multiplier stage system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_mancg_U89/yuvProcess_de1_mancg_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_maocq_U87/yuvProcess_de1_maocq_DSP48_5_U/p multiplier stage system_i/yuvProcess_de1_0/inst/CvtColor_U0/yuvProcess_de1_maocq_U87/yuvProcess_de1_maocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_fu_354_p2 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_fu_354_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_fu_354_p2__0 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_fu_354_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_reg_534_reg__0 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_reg_534_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_reg_534_reg__2 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/bound_reg_534_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U44/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U44/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U44/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U44/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U44/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U44/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U45/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U45/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U45/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U45/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U45/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U45/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDRC-153] Gated clock check: Net system_i/video_concat_0/inst/stream_in0_tready_reg_i_1_n_0 is a gated clock net sourced by a combinational pin system_i/video_concat_0/inst/stream_in0_tready_reg_i_1/O, cell system_i/video_concat_0/inst/stream_in0_tready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net system_i/video_concat_0/inst/stream_in1_tready_reg_i_1_n_0 is a gated clock net sourced by a combinational pin system_i/video_concat_0/inst/stream_in1_tready_reg_i_1/O, cell system_i/video_concat_0/inst/stream_in1_tready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net system_i/video_divide_0/inst/stream_out0_tdata_reg[23]_i_1_n_0 is a gated clock net sourced by a combinational pin system_i/video_divide_0/inst/stream_out0_tdata_reg[23]_i_1/O, cell system_i/video_divide_0/inst/stream_out0_tdata_reg[23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net system_i/video_divide_0/inst/stream_out1_tdata_reg[23]_i_1_n_0 is a gated clock net sourced by a combinational pin system_i/video_divide_0/inst/stream_out1_tdata_reg[23]_i_1/O, cell system_i/video_divide_0/inst/stream_out1_tdata_reg[23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U36/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U37/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U38/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_dadd_64nibs_U39/hls_main_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U27/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/hls_main_0/inst/deal_U0/hls_main_fmul_32ncud_U28/hls_main_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U55/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dlmb6_U56/yuvProcess_de1_ap_dlog_20_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U53/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dmlbW_U54/yuvProcess_de1_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dskbM_U52/yuvProcess_de1_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dskbM_U52/yuvProcess_de1_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_dskbM_U52/yuvProcess_de1_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U44/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/yuvProcess_de1_0/inst/cache_Y_channel_U0/yuvProcess_de1_fmfYi_U45/yuvProcess_de1_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: system_i/hls_main_0/inst/deal_U0/tmp_80_reg_3917_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U25/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/hls_main_0/inst/deal_U0/hls_main_fadd_32nbkb_U26/hls_main_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 438 Warnings, 239 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
515 Infos, 613 Warnings, 19 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:57 ; elapsed = 00:01:53 . Memory (MB): peak = 5261.996 ; gain = 716.332
INFO: [Common 17-206] Exiting Vivado at Sat Nov 13 16:34:54 2021...
