#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Nov 07 19:58:35 2016
# Process ID: 6340
# Current directory: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11304 C:\Users\david.DESKTOP-GFO7C5Q\Documents\FxLMS_18M_V3\FxLMS_18M_V1.xpr
# Log file: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/vivado.log
# Journal file: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 739.188 ; gain = 150.418
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd:1]
[Mon Nov 07 20:20:00 2016] Launched synth_1...
Run output will be captured here: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 764.441 ; gain = 0.000
remove_files -fileset sim_1 C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/T_FXLMS_behav.wcfg
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd:1]
[Mon Nov 07 20:53:25 2016] Launched synth_1...
Run output will be captured here: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.runs/synth_1/runme.log
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_FXLMS' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S2_ROM_17X400.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S2_ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S1_ROM_17X400.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S1_ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_X.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/XROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_ERROR1.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/E1ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_ERROR2.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/E2ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_FXLMS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/S2_ROM_17X400/sim/S2_ROM_17X400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2_ROM_17X400
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/S1_ROM_17X400/sim/S1_ROM_17X400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1_ROM_17X400
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_44X400_WF/sim/RAM_44X400_WF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_44X400_WF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_25X400_DP/sim/RAM_25X400_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_25X400_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_16X400_WF/sim/RAM_16X400_WF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_16X400_WF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_X/sim/ROM_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_X
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_ERROR1/sim/ROM_ERROR1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ERROR1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_ERROR2/sim/ROM_ERROR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ERROR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj T_FXLMS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/imports/new/UART_TX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MULT_44X16/sim/MULT_44X16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MULT_44X16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/ADDERX1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDERX1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/imports/new/UART_SEND_48BITS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_SEND_48BITS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER1E5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER1E5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/MUX2X9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2X9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MULT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_12/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd" into library xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_12_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_12/hdl/xbip_dsp48_macro_v3_0.vhd" into library xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MACC_FILTER/sim/MACC_FILTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MACC_FILTER
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MACC/sim/MACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MACC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/DIV48BITS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DIV48BITS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER_ADJS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER_ADJS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER400.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER400
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_reg_fd_v12_0_2/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_reg_fd_v12_0_2/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_addsub_v3_0_2/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_addsub_v3_0_2/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_addsub_v12_0_9/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_addsub_v12_0_9/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ADD_SUB/sim/ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/ADDERX18.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDERX18
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FXLMS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sim_1/new/T_FXLMS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T_FXLMS
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 800.938 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6782183c01d943a39738acd0d5c4c5cb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L xbip_pipe_v3_0_2 -L xbip_bram18k_v3_0_2 -L mult_gen_v12_0_11 -L blk_mem_gen_v8_3_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_macro_v3_0_12 -L c_reg_fd_v12_0_2 -L xbip_dsp48_addsub_v3_0_2 -L xbip_addsub_v3_0_2 -L c_addsub_v12_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot T_FXLMS_behav xil_defaultlib.T_FXLMS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal state_o expects 5 [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sim_1/new/T_FXLMS.vhd:416]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 800.938 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_FXLMS' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S2_ROM_17X400.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S2_ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S1_ROM_17X400.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S1_ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_X.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/XROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_ERROR1.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/E1ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_ERROR2.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/E2ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_FXLMS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/S2_ROM_17X400/sim/S2_ROM_17X400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2_ROM_17X400
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/S1_ROM_17X400/sim/S1_ROM_17X400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1_ROM_17X400
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_44X400_WF/sim/RAM_44X400_WF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_44X400_WF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_25X400_DP/sim/RAM_25X400_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_25X400_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_16X400_WF/sim/RAM_16X400_WF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_16X400_WF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_X/sim/ROM_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_X
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_ERROR1/sim/ROM_ERROR1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ERROR1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_ERROR2/sim/ROM_ERROR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ERROR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj T_FXLMS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/imports/new/UART_TX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MULT_44X16/sim/MULT_44X16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MULT_44X16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/ADDERX1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDERX1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/imports/new/UART_SEND_48BITS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_SEND_48BITS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER1E5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER1E5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/MUX2X9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2X9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MULT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_12/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd" into library xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_12_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_12/hdl/xbip_dsp48_macro_v3_0.vhd" into library xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MACC_FILTER/sim/MACC_FILTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MACC_FILTER
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MACC/sim/MACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MACC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/DIV48BITS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DIV48BITS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER_ADJS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER_ADJS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER400.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER400
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_reg_fd_v12_0_2/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_reg_fd_v12_0_2/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_addsub_v3_0_2/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_addsub_v3_0_2/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_addsub_v12_0_9/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_addsub_v12_0_9/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ADD_SUB/sim/ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/ADDERX18.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDERX18
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FXLMS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sim_1/new/T_FXLMS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T_FXLMS
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 804.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6782183c01d943a39738acd0d5c4c5cb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L xbip_pipe_v3_0_2 -L xbip_bram18k_v3_0_2 -L mult_gen_v12_0_11 -L blk_mem_gen_v8_3_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_macro_v3_0_12 -L c_reg_fd_v12_0_2 -L xbip_dsp48_addsub_v3_0_2 -L xbip_addsub_v3_0_2 -L c_addsub_v12_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot T_FXLMS_behav xil_defaultlib.T_FXLMS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12_viv_com...
Compiling package xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_viv_comp
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package mult_gen_v12_0_11.dsp_pkg
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_viv_comp
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package xbip_addsub_v3_0_2.xbip_addsub_v3_0_2_viv_comp
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_pkg
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_X
Compiling architecture behavioral of entity xil_defaultlib.COUNTER1E5 [counter1e5_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_ERROR1
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_ERROR2
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_SEND_48BITS [uart_send_48bits_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_16X400_WF
Compiling architecture behavioral of entity xil_defaultlib.COUNTER_ADJS [counter_adjs_default]
Compiling architecture behavioral of entity xil_defaultlib.COUNTER400 [counter400_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.S1_ROM_17X400
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12_viv [\xbip_dsp48_macro_v3_0_12_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12 [\xbip_dsp48_macro_v3_0_12(c_xdev...]
Compiling architecture macc_arch of entity xil_defaultlib.MACC [macc_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_44X400_WF
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=42,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=2,ai_type=1,...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=44,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11 [\mult_gen_v12_0_11(c_optimize_go...]
Compiling architecture mult_44x16_arch of entity xil_defaultlib.MULT_44X16 [mult_44x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MULT [mult_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.S2_ROM_17X400
Compiling architecture behavioral of entity xil_defaultlib.ADDERX1 [adderx1_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDERX18 [adderx18_default]
Compiling architecture behavioral of entity xil_defaultlib.DIV48BITS [div48bits_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_25X400_DP
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_2.xbip_addsub_v3_0_2_viv [\xbip_addsub_v3_0_2_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_9.c_addsub_v12_0_9_viv [\c_addsub_v12_0_9_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_addsub_v12_0_9.c_addsub_v12_0_9 [\c_addsub_v12_0_9(c_xdevicefamil...]
Compiling architecture add_sub_arch of entity xil_defaultlib.ADD_SUB [add_sub_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12_viv [\xbip_dsp48_macro_v3_0_12_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12 [\xbip_dsp48_macro_v3_0_12(c_xdev...]
Compiling architecture macc_filter_arch of entity xil_defaultlib.MACC_FILTER [macc_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2X9 [mux2x9_default]
Compiling architecture behavioral of entity xil_defaultlib.FXLMS [fxlms_default]
Compiling architecture behavioral of entity xil_defaultlib.t_fxlms
xsim.dir/T_FXLMS_behav/obj/xsim_2.win64.obj:(.text+0xbb47): undefined reference to `_chkstk'
collect2: ld returned 1 exit status
ERROR: [XSIM 43-3238] Failed to link the design.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 804.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:28 . Memory (MB): peak = 804.020 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'T_FXLMS' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S2_ROM_17X400.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S2_ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S1_ROM_17X400.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/S1_ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_X.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/XROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_ERROR1.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/E1ROM.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/ROM_ERROR2.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/E2ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav'
"xvlog -m64 --relax -prj T_FXLMS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/S2_ROM_17X400/sim/S2_ROM_17X400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2_ROM_17X400
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/S1_ROM_17X400/sim/S1_ROM_17X400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1_ROM_17X400
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_44X400_WF/sim/RAM_44X400_WF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_44X400_WF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_25X400_DP/sim/RAM_25X400_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_25X400_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/RAM_16X400_WF/sim/RAM_16X400_WF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_16X400_WF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_X/sim/ROM_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_X
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_ERROR1/sim/ROM_ERROR1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ERROR1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ROM_ERROR2/sim/ROM_ERROR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ERROR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj T_FXLMS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/imports/new/UART_TX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MULT_44X16/sim/MULT_44X16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MULT_44X16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/ADDERX1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDERX1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/imports/new/UART_SEND_48BITS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_SEND_48BITS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER1E5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER1E5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/MUX2X9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2X9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MULT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_12/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd" into library xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_12_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_macro_v3_0_12/hdl/xbip_dsp48_macro_v3_0.vhd" into library xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MACC_FILTER/sim/MACC_FILTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MACC_FILTER
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/MACC/sim/MACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MACC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/DIV48BITS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DIV48BITS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER_ADJS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER_ADJS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/COUNTER400.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COUNTER400
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_reg_fd_v12_0_2/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_reg_fd_v12_0_2/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_addsub_v3_0_2/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/xbip_addsub_v3_0_2/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_addsub_v12_0_9/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/c_addsub_v12_0_9/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/ip/ADD_SUB/sim/ADD_SUB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_SUB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/ADDERX18.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDERX18
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FXLMS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sim_1/new/T_FXLMS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T_FXLMS
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 804.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6782183c01d943a39738acd0d5c4c5cb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L xbip_pipe_v3_0_2 -L xbip_bram18k_v3_0_2 -L mult_gen_v12_0_11 -L blk_mem_gen_v8_3_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_macro_v3_0_12 -L c_reg_fd_v12_0_2 -L xbip_dsp48_addsub_v3_0_2 -L xbip_addsub_v3_0_2 -L c_addsub_v12_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot T_FXLMS_behav xil_defaultlib.T_FXLMS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12_viv_com...
Compiling package xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_viv_comp
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package mult_gen_v12_0_11.dsp_pkg
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_viv_comp
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package xbip_addsub_v3_0_2.xbip_addsub_v3_0_2_viv_comp
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_pkg
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_X
Compiling architecture behavioral of entity xil_defaultlib.COUNTER1E5 [counter1e5_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_ERROR1
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_ERROR2
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_SEND_48BITS [uart_send_48bits_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_16X400_WF
Compiling architecture behavioral of entity xil_defaultlib.COUNTER_ADJS [counter_adjs_default]
Compiling architecture behavioral of entity xil_defaultlib.COUNTER400 [counter400_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.S1_ROM_17X400
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12_viv [\xbip_dsp48_macro_v3_0_12_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12 [\xbip_dsp48_macro_v3_0_12(c_xdev...]
Compiling architecture macc_arch of entity xil_defaultlib.MACC [macc_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_44X400_WF
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=42,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=2,ai_type=1,...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=44,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11 [\mult_gen_v12_0_11(c_optimize_go...]
Compiling architecture mult_44x16_arch of entity xil_defaultlib.MULT_44X16 [mult_44x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MULT [mult_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.S2_ROM_17X400
Compiling architecture behavioral of entity xil_defaultlib.ADDERX1 [adderx1_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDERX18 [adderx18_default]
Compiling architecture behavioral of entity xil_defaultlib.DIV48BITS [div48bits_default]
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_25X400_DP
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_2.xbip_addsub_v3_0_2_viv [\xbip_addsub_v3_0_2_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_9.c_addsub_v12_0_9_viv [\c_addsub_v12_0_9_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_addsub_v12_0_9.c_addsub_v12_0_9 [\c_addsub_v12_0_9(c_xdevicefamil...]
Compiling architecture add_sub_arch of entity xil_defaultlib.ADD_SUB [add_sub_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12_viv [\xbip_dsp48_macro_v3_0_12_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_12.xbip_dsp48_macro_v3_0_12 [\xbip_dsp48_macro_v3_0_12(c_xdev...]
Compiling architecture macc_filter_arch of entity xil_defaultlib.MACC_FILTER [macc_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2X9 [mux2x9_default]
Compiling architecture behavioral of entity xil_defaultlib.FXLMS [fxlms_default]
Compiling architecture behavioral of entity xil_defaultlib.t_fxlms
Built simulation snapshot T_FXLMS_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 804.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "T_FXLMS_behav -key {Behavioral:sim_1:Functional:T_FXLMS} -tclbatch {T_FXLMS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source T_FXLMS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.Ux1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.Ux4.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.Ux5.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_4.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_4.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_5.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_5.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_6.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_6.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_7.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_7.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_8.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_8.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_9.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_9.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_10.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_10.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_11.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_11.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_12.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_12.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_13.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_13.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_14.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_14.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_15.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_15.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_16.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_16.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_17.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_17.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module T_FXLMS.UUT.U8_18.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U10_18.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module T_FXLMS.UUT.U14.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 808.645 ; gain = 2.688
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:01:00 . Memory (MB): peak = 808.645 ; gain = 4.625
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T_FXLMS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:02:23 . Memory (MB): peak = 808.645 ; gain = 4.625
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd:1]
[Mon Nov 07 21:51:36 2016] Launched synth_1...
Run output will be captured here: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd:1]
[Mon Nov 07 21:51:42 2016] Launched synth_1...
Run output will be captured here: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd:1]
[Mon Nov 07 21:51:58 2016] Launched synth_1...
Run output will be captured here: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd:1]
[Mon Nov 07 21:52:20 2016] Launched synth_1...
Run output will be captured here: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd" into library xil_defaultlib [C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.srcs/sources_1/new/FXLMS.vhd:1]
[Mon Nov 07 21:52:38 2016] Launched synth_1...
Run output will be captured here: C:/Users/david.DESKTOP-GFO7C5Q/Documents/FxLMS_18M_V3/FxLMS_18M_V1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 07 21:52:49 2016...
