--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_led.ucf -ucf constraint_clk.ucf -ucf constraints.ucf -ucf
constraint_pushbtn.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from  NET 
"clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 1.56 to 62.500 nS 
and duty cycle corrected to HIGH 31.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.002ns.
--------------------------------------------------------------------------------

Paths for end point sender/debug (SLICE_X13Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     59.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/debug (FF)
  Requirement:          62.500ns
  Data Path Delay:      2.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.200 - 0.250)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_0 to sender/debug
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.YQ       Tcko                  0.580   sender/SentData<0>
                                                       sender/SentData_0
    SLICE_X8Y14.G4       net (fanout=1)        0.404   sender/SentData<0>
    SLICE_X8Y14.Y        Tilo                  0.707   sender/SentData_0_not0001_inv
                                                       sender/Mxor_SentData_0_xor0000_Result1
    SLICE_X13Y15.CE      net (fanout=2)        0.880   sender/SentData_0_not0001_inv
    SLICE_X13Y15.CLK     Tceck                 0.311   sender/debug
                                                       sender/debug
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.598ns logic, 1.284ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point sender/SentData_0 (SLICE_X9Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     59.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/SentData_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      2.924ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/SentData_0 to sender/SentData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.YQ       Tcko                  0.580   sender/SentData<0>
                                                       sender/SentData_0
    SLICE_X8Y14.G4       net (fanout=1)        0.404   sender/SentData<0>
    SLICE_X8Y14.Y        Tilo                  0.707   sender/SentData_0_not0001_inv
                                                       sender/Mxor_SentData_0_xor0000_Result1
    SLICE_X9Y15.CE       net (fanout=2)        0.922   sender/SentData_0_not0001_inv
    SLICE_X9Y15.CLK      Tceck                 0.311   sender/SentData<0>
                                                       sender/SentData_0
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.598ns logic, 1.326ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point sender/debug (SLICE_X13Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/debug (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.236 - 0.212)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_0 to sender/debug
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.YQ       Tcko                  0.464   sender/SentData<0>
                                                       sender/SentData_0
    SLICE_X8Y14.G4       net (fanout=1)        0.323   sender/SentData<0>
    SLICE_X8Y14.Y        Tilo                  0.566   sender/SentData_0_not0001_inv
                                                       sender/Mxor_SentData_0_xor0000_Result1
    SLICE_X13Y15.CE      net (fanout=2)        0.704   sender/SentData_0_not0001_inv
    SLICE_X13Y15.CLK     Tckce       (-Th)     0.000   sender/debug
                                                       sender/debug
    -------------------------------------------------  ---------------------------
    Total                                      2.057ns (1.030ns logic, 1.027ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point sender/SentData_0 (SLICE_X9Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/SentData_0 (FF)
  Destination:          sender/SentData_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/SentData_0 to sender/SentData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.YQ       Tcko                  0.464   sender/SentData<0>
                                                       sender/SentData_0
    SLICE_X8Y14.G4       net (fanout=1)        0.323   sender/SentData<0>
    SLICE_X8Y14.Y        Tilo                  0.566   sender/SentData_0_not0001_inv
                                                       sender/Mxor_SentData_0_xor0000_Result1
    SLICE_X9Y15.CE       net (fanout=2)        0.737   sender/SentData_0_not0001_inv
    SLICE_X9Y15.CLK      Tckce       (-Th)     0.000   sender/SentData<0>
                                                       sender/SentData_0
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (1.030ns logic, 1.060ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 59.498ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clkgen/DCM_SP_INST/CLKFX
  Logical resource: clkgen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: clkgen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 61.018ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: sender/SentData<0>/CLK
  Logical resource: sender/SentData_0/CK
  Location pin: SLICE_X9Y15.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------
Slack: 61.018ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 0.741ns (Tch)
  Physical resource: sender/SentData<0>/CLK
  Logical resource: sender/SentData_0/CK
  Location pin: SLICE_X9Y15.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen/CLKIN_IBUFG             |     40.000ns|     10.000ns|      1.921ns|            0|            0|            0|            2|
| clkgen/CLKFX_BUF              |     62.500ns|      3.002ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.932|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2 paths, 0 nets, and 9 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 17 19:13:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



