

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:27:18 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Col_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      113|      113| 4.520 us | 4.520 us |  113|  113|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |      112|      112|        56|          -|          -|     2|    no    |
        | + Row_Loop           |       54|       54|        27|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     382|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     197|    -|
|Register         |        -|      -|     176|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     176|     645|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_1_fu_457_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln20_fu_313_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln23_1_fu_474_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_330_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln25_1_fu_463_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln25_fu_319_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln28_1_fu_499_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln28_fu_349_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln35_fu_297_p2       |     +    |      0|  0|  15|           5|           5|
    |f_fu_230_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_250_p2              |     +    |      0|  0|  10|           2|           1|
    |and_ln28_1_fu_437_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_581_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_587_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_431_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_224_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln13_fu_244_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_1_fu_451_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_307_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_1_fu_468_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_324_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_401_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_413_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_419_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_545_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_551_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_563_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_569_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_395_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln28_1_fu_425_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_557_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_575_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_407_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_283_p2        |    or    |      0|  0|   4|           4|           2|
    |select_ln28_1_fu_593_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_443_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln26_fu_480_p2       |    xor   |      0|  0|   3|           2|           3|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 382|         185|         134|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |conv_1_out_address0      |  15|          3|    5|         15|
    |f_0_reg_100              |   9|          2|    2|          4|
    |grp_fu_217_p1            |  15|          3|   32|         96|
    |max_0_0_reg_123          |   9|          2|   32|         64|
    |max_0_1_reg_170          |   9|          2|   32|         64|
    |max_1_0_reg_147          |   9|          2|   32|         64|
    |max_1_1_reg_194          |   9|          2|   32|         64|
    |max_pool_1_out_address0  |  15|          3|    3|          9|
    |max_pool_1_out_d0        |  15|          3|   32|         96|
    |mpc_0_0_reg_159          |   9|          2|    2|          4|
    |mpc_0_1_reg_206          |   9|          2|    2|          4|
    |mpr_0_0_reg_136          |   9|          2|    2|          4|
    |mpr_0_1_reg_183          |   9|          2|    2|          4|
    |r_0_reg_112              |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 197|         42|  213|        506|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln20_1_reg_678             |   2|   0|    2|          0|
    |add_ln20_reg_647               |   2|   0|    2|          0|
    |add_ln23_1_reg_691             |   2|   0|    2|          0|
    |add_ln23_reg_660               |   2|   0|    2|          0|
    |add_ln25_1_reg_683             |   2|   0|    2|          0|
    |add_ln25_reg_652               |   2|   0|    2|          0|
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |f_0_reg_100                    |   2|   0|    2|          0|
    |f_reg_604                      |   2|   0|    2|          0|
    |max_0_0_reg_123                |  32|   0|   32|          0|
    |max_0_1_reg_170                |  32|   0|   32|          0|
    |max_1_0_reg_147                |  32|   0|   32|          0|
    |max_1_1_reg_194                |  32|   0|   32|          0|
    |max_pool_1_out_addr_1_reg_639  |   3|   0|    3|          0|
    |max_pool_1_out_addr_reg_634    |   3|   0|    3|          0|
    |mpc_0_0_reg_159                |   2|   0|    2|          0|
    |mpc_0_1_reg_206                |   2|   0|    2|          0|
    |mpr_0_0_reg_136                |   2|   0|    2|          0|
    |mpr_0_1_reg_183                |   2|   0|    2|          0|
    |r_0_reg_112                    |   2|   0|    2|          0|
    |r_reg_623                      |   2|   0|    2|          0|
    |shl_ln25_reg_628               |   1|   0|    2|          1|
    |zext_ln13_1_reg_615            |   2|   0|    5|          3|
    |zext_ln13_reg_609              |   2|   0|    6|          4|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 176|   0|  184|          8|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

