<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_Sc_U_U_4f56b806</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806')">rsnoc_z_H_R_G_Sc_U_U_4f56b806</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.14</td>
<td class="s8 cl rt"><a href="mod1232.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod1232.html#Cond" > 27.78</a></td>
<td class="s6 cl rt"><a href="mod1232.html#Toggle" > 68.52</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1232.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1232.html#inst_tag_79016"  onclick="showContent('inst_tag_79016')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.FixedConverter</a></td>
<td class="s5 cl rt"> 59.14</td>
<td class="s8 cl rt"><a href="mod1232.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod1232.html#Cond" > 27.78</a></td>
<td class="s6 cl rt"><a href="mod1232.html#Toggle" > 68.52</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1232.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806'>
<hr>
<a name="inst_tag_79016"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_79016" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.FixedConverter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.14</td>
<td class="s8 cl rt"><a href="mod1232.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod1232.html#Cond" > 27.78</a></td>
<td class="s6 cl rt"><a href="mod1232.html#Toggle" > 68.52</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1232.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.63</td>
<td class="s5 cl rt"> 56.52</td>
<td class="s2 cl rt"> 27.78</td>
<td class="s6 cl rt"> 67.04</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 46.81</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod322.html#inst_tag_26682" >SPI_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2746.html#inst_tag_253240" id="tag_urg_inst_253240">FsmCurState</a></td>
<td class="s2 cl rt"> 21.69</td>
<td class="s2 cl rt"> 22.58</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2500.html#inst_tag_218239" id="tag_urg_inst_218239">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2032.html#inst_tag_179099" id="tag_urg_inst_179099">ummdb745a</a></td>
<td class="s4 cl rt"> 40.21</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod681.html#inst_tag_38823" id="tag_urg_inst_38823">ummdefddb</a></td>
<td class="s3 cl rt"> 34.17</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod745.html#inst_tag_40181" id="tag_urg_inst_40181">uua3f77e29</a></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_76322" id="tag_urg_inst_76322">uud68a6ffd66</a></td>
<td class="s6 cl rt"> 67.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1232.html" >rsnoc_z_H_R_G_Sc_U_U_4f56b806</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>48</td><td>39</td><td>81.25</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68296</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68309</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68314</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68357</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68362</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68373</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68378</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68383</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68388</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68485</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>68495</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>68509</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
68281                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68282      1/1          		if ( ! Sys_Clk_RstN )
68283      1/1          			RspCnt &lt;= #1.0 ( 4'b0 );
68284      1/1          		else if ( Sm_IDLE &amp; GenSlv_Req_Vld &amp; PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
68285      <font color = "red">0/1     ==>  			RspCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [3:0] : RspCnt - 4'b0001 );</font>
                        MISSING_ELSE
68286                   	rsnoc_z_T_C_S_C_L_R_Mm_Db745a_O1 ummdb745a(
68287                   		.Dflt( 1'b0 )
68288                   	,	.I_000( GenSlv_Req_Vld &amp; ~ PreStrm )
68289                   	,	.I_010( GenSlv_Req_Vld &amp; ( GenSlv_Req_Opc == 3'b000 | GenSlv_Req_Opc == 3'b100 ) )
68290                   	,	.I_101( ~ StallReq )
68291                   	,	.I_110( ~ StallReq &amp; GenSlv_Req_Vld )
68292                   	,	.O( GenLcl_Req_Vld )
68293                   	,	.Sel( CurState )
68294                   	);
68295                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68296      1/1          		if ( ! Sys_Clk_RstN )
68297      1/1          			ReqCnt &lt;= #1.0 ( 4'b0 );
68298      1/1          		else if ( Sm_IDLE ? GenSlv_Req_Vld &amp; PreStrm : GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
68299      <font color = "red">0/1     ==>  			ReqCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [3:0] : ReqCnt - 4'b0001 );</font>
                        MISSING_ELSE
68300                   	rsnoc_z_T_C_S_C_L_R_Mm_Defddb_O1 ummdefddb(
68301                   		.Dflt( 1'b0 )
68302                   	,	.I_000( GenLcl_Req_Rdy | PreStrm )
68303                   	,	.I_010( GenLcl_Req_Rdy | GenSlv_Req_Opc == 3'b110 )
68304                   	,	.I_110( ~ StallReq &amp; GenLcl_Req_Rdy )
68305                   	,	.O( u_9790 )
68306                   	,	.Sel( CurState )
68307                   	);
68308                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68309      1/1          		if ( ! Sys_Clk_RstN )
68310      1/1          			First &lt;= #1.0 ( 1'b1 );
68311      1/1          		else if ( GenSlv_Req_Vld &amp; GenSlv_Req_Rdy )
68312      1/1          			First &lt;= #1.0 ( GenSlv_Req_Last );
                        MISSING_ELSE
68313                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68314      1/1          		if ( ! Sys_Clk_RstN )
68315      1/1          			TrCnt &lt;= #1.0 ( 2'b0 );
68316      1/1          		else if ( TrCntInc | TrCntDec )
68317      1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
                        MISSING_ELSE
68318                   	rsnoc_z_T_C_S_C_L_R_Fsm_21641e2f FsmCurState(
68319                   		.Clk( Sys_Clk )
68320                   	,	.Clk_ClkS( Sys_Clk_ClkS )
68321                   	,	.Clk_En( Sys_Clk_En )
68322                   	,	.Clk_EnS( Sys_Clk_EnS )
68323                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
68324                   	,	.Clk_RstN( Sys_Clk_RstN )
68325                   	,	.Clk_Tm( Sys_Clk_Tm )
68326                   	,	.Conditions_FLUSH_WAIT( u_115_FLUSH_WAIT )
68327                   	,	.Conditions_IDLE_FLUSH( u_115_IDLE_FLUSH )
68328                   	,	.Conditions_IDLE_WAIT( u_115_IDLE_WAIT )
68329                   	,	.Conditions_RDREQ_RDRSP( u_115_RDREQ_RDRSP )
68330                   	,	.Conditions_RDRSP_IDLE( u_115_RDRSP_IDLE )
68331                   	,	.Conditions_WAIT_IDLE( u_115_WAIT_IDLE )
68332                   	,	.Conditions_WAIT_RDREQ( u_115_WAIT_RDREQ )
68333                   	,	.Conditions_WAIT_RDRSP( u_115_WAIT_RDRSP )
68334                   	,	.Conditions_WAIT_WRREQ( u_115_WAIT_WRREQ )
68335                   	,	.Conditions_WAIT_WRRSP( u_115_WAIT_WRRSP )
68336                   	,	.Conditions_WRREQ_WRRSP( u_115_WRREQ_WRRSP )
68337                   	,	.Conditions_WRRSP_IDLE( u_115_WRRSP_IDLE )
68338                   	,	.CurState( u_bdb6 )
68339                   	,	.NextState( u_b9ec )
68340                   	);
68341                   	assign CurState = u_bdb6;
68342                   	assign Sm_IDLE = CurState == 3'b000;
68343                   	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };
68344                   	assign GenLcl_Req_Be = GenSlv_Req_Be;
68345                   	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
68346                   	assign GenLcl_Req_Data = GenSlv_Req_Data;
68347                   	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
68348                   	assign upreStrm_StrmWidth = u_828c [11:8];
68349                   	assign StrmWidth = upreStrm_StrmWidth;
68350                   	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
68351                   	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
68352                   	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
68353                   	assign GenLcl_Req_SeqUnOrdered = Sm_IDLE &amp; GenSlv_Req_SeqUnOrdered;
68354                   	assign GenLcl_Req_SeqUnique = Sm_IDLE &amp; GenSlv_Req_SeqUnique;
68355                   	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
68356                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68357      1/1          		if ( ! Sys_Clk_RstN )
68358      1/1          			u_9ac8 &lt;= #1.0 ( 25'b0 );
68359      1/1          		else if ( Sm_WAIT )
68360      <font color = "red">0/1     ==>  			u_9ac8 &lt;= #1.0 ( u_21f7 );</font>
                        MISSING_ELSE
68361                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68362      1/1          		if ( ! Sys_Clk_RstN )
68363      1/1          			u_a402 &lt;= #1.0 ( 7'b0 );
68364      1/1          		else if ( PreInfoEn )
68365      <font color = "red">0/1     ==>  			u_a402 &lt;= #1.0 ( AddrLsb );</font>
                        MISSING_ELSE
68366                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68367      1/1          		if ( ! Sys_Clk_RstN )
68368      1/1          			u_9ecd &lt;= #1.0 ( 1'b0 );
68369      1/1          		else if ( Sm_WAIT )
68370      <font color = "red">0/1     ==>  			u_9ecd &lt;= #1.0 ( GenSlv_Req_BurstType );</font>
                        MISSING_ELSE
68371                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t6 ud( .I( StrmWidth ) , .O( u_4c36 ) );
68372                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68373      1/1          		if ( ! Sys_Clk_RstN )
68374      1/1          			u_7c15 &lt;= #1.0 ( 6'b0 );
68375      1/1          		else if ( PreInfoEn )
68376      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( u_4c36 - 6'b000001 );</font>
                        MISSING_ELSE
68377                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68378      1/1          		if ( ! Sys_Clk_RstN )
68379      1/1          			u_1053 &lt;= #1.0 ( 1'b0 );
68380      1/1          		else if ( Sm_WAIT )
68381      <font color = "red">0/1     ==>  			u_1053 &lt;= #1.0 ( GenSlv_Req_Lock );</font>
                        MISSING_ELSE
68382                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68383      1/1          		if ( ! Sys_Clk_RstN )
68384      1/1          			u_9e2a &lt;= #1.0 ( 3'b0 );
68385      1/1          		else if ( Sm_WAIT )
68386      <font color = "red">0/1     ==>  			u_9e2a &lt;= #1.0 ( GenSlv_Req_Opc );</font>
                        MISSING_ELSE
68387                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68388      1/1          		if ( ! Sys_Clk_RstN )
68389      1/1          			u_7aef &lt;= #1.0 ( 8'b0 );
68390      1/1          		else if ( Sm_WAIT )
68391      <font color = "red">0/1     ==>  			u_7aef &lt;= #1.0 ( GenSlv_Req_User );</font>
                        MISSING_ELSE
68392                   	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
68393                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
68394                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
68395                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
68396                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
68397                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
68398                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
68399                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
68400                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
68401                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
68402                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
68403                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
68404                   	,	.GenLcl_Req_User( GenLcl_Req_User )
68405                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
68406                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
68407                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
68408                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
68409                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
68410                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
68411                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
68412                   	,	.GenPrt_Req_Addr( u_Req_Addr )
68413                   	,	.GenPrt_Req_Be( u_Req_Be )
68414                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
68415                   	,	.GenPrt_Req_Data( u_Req_Data )
68416                   	,	.GenPrt_Req_Last( u_Req_Last )
68417                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
68418                   	,	.GenPrt_Req_Lock( u_Req_Lock )
68419                   	,	.GenPrt_Req_Opc( u_Req_Opc )
68420                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
68421                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
68422                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
68423                   	,	.GenPrt_Req_User( u_Req_User )
68424                   	,	.GenPrt_Req_Vld( u_Req_Vld )
68425                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
68426                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
68427                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
68428                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
68429                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
68430                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
68431                   	);
68432                   	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
68433                   		.GenLcl_Req_Addr( u_Req_Addr )
68434                   	,	.GenLcl_Req_Be( u_Req_Be )
68435                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
68436                   	,	.GenLcl_Req_Data( u_Req_Data )
68437                   	,	.GenLcl_Req_Last( u_Req_Last )
68438                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
68439                   	,	.GenLcl_Req_Lock( u_Req_Lock )
68440                   	,	.GenLcl_Req_Opc( u_Req_Opc )
68441                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
68442                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
68443                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
68444                   	,	.GenLcl_Req_User( u_Req_User )
68445                   	,	.GenLcl_Req_Vld( u_Req_Vld )
68446                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
68447                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
68448                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
68449                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
68450                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
68451                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
68452                   	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
68453                   	,	.GenPrt_Req_Be( GenMst_Req_Be )
68454                   	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
68455                   	,	.GenPrt_Req_Data( GenMst_Req_Data )
68456                   	,	.GenPrt_Req_Last( GenMst_Req_Last )
68457                   	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
68458                   	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
68459                   	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
68460                   	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
68461                   	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
68462                   	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
68463                   	,	.GenPrt_Req_User( GenMst_Req_User )
68464                   	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
68465                   	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
68466                   	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
68467                   	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
68468                   	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
68469                   	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
68470                   	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
68471                   	,	.Sys_Clk( Sys_Clk )
68472                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
68473                   	,	.Sys_Clk_En( Sys_Clk_En )
68474                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
68475                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
68476                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
68477                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
68478                   	,	.Sys_Pwr_Idle( u_35_Idle )
68479                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
68480                   	);
68481                   	assign GenSlv_Rsp_Data = GenLcl_Rsp_Data;
68482                   	assign GenSlv_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
68483                   	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
68484                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68485      1/1          		if ( ! Sys_Clk_RstN )
68486      1/1          			RspErr &lt;= #1.0 ( 1'b0 );
68487      1/1          		else if ( GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
68488      1/1          			RspErr &lt;= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) &amp; RspMask );
                        MISSING_ELSE
68489                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; Empty;
68490                   	assign Sys_Pwr_WakeUp = GenSlv_Req_Vld;
68491                   	assign WakeUp_GenSlv = GenSlv_Req_Vld;
68492                   	// synopsys translate_off
68493                   	// synthesis translate_off
68494                   	always @( posedge Sys_Clk )
68495      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
68496      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b11 &amp; TrCntInc &amp; ~ TrCntDec ) !== 1'b0 ) begin
68497      <font color = "grey">unreachable  </font>				dontStop = 0;
68498      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
68499      <font color = "grey">unreachable  </font>				if (!dontStop) begin
68500      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
68501      <font color = "grey">unreachable  </font>					$stop;
68502                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
68503                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
68504                   	// synthesis translate_on
68505                   	// synopsys translate_on
68506                   	// synopsys translate_off
68507                   	// synthesis translate_off
68508                   	always @( posedge Sys_Clk )
68509      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
68510      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b0 &amp; ~ TrCntInc &amp; TrCntDec ) !== 1'b0 ) begin
68511      <font color = "grey">unreachable  </font>				dontStop = 0;
68512      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
68513      <font color = "grey">unreachable  </font>				if (!dontStop) begin
68514      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
68515      <font color = "grey">unreachable  </font>					$stop;
68516                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
68517                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1232.html" >rsnoc_z_H_R_G_Sc_U_U_4f56b806</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>36</td><td>10</td><td>27.78</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>36</td><td>10</td><td>27.78</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68260
 EXPRESSION (u_1052 ? GenLcl_Rsp_Last : (RspCnt == 4'b0))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68285
 EXPRESSION (Sm_IDLE ? Len1W[3:0] : ((RspCnt - 4'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68298
 EXPRESSION (Sm_IDLE ? ((GenSlv_Req_Vld &amp; PreStrm)) : ((GenLcl_Req_Vld &amp; GenLcl_Req_Rdy)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68299
 EXPRESSION (Sm_IDLE ? Len1W[3:0] : ((ReqCnt - 4'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68343
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Addr : ({(Sm_WAIT ? u_21f7 : u_9ac8),u_a402}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68343
 SUB-EXPRESSION (Sm_WAIT ? u_21f7 : u_9ac8)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68345
 EXPRESSION (Sm_IDLE ? GenSlv_Req_BurstType : (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68345
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68347
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Last : 1'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68350
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Len1 : u_7c15)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68351
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Lock : (Sm_WAIT ? GenSlv_Req_Lock : u_1053))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68351
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Lock : u_1053)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68352
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Opc : (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68352
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68355
 EXPRESSION (Sm_IDLE ? GenSlv_Req_User : (Sm_WAIT ? GenSlv_Req_User : u_7aef))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68355
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_User : u_7aef)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68483
 EXPRESSION (Sm_WRRSP ? (RspErr ? 2'b1 : GenLcl_Rsp_Status) : GenLcl_Rsp_Status)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68483
 SUB-EXPRESSION (RspErr ? 2'b1 : GenLcl_Rsp_Status)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1232.html" >rsnoc_z_H_R_G_Sc_U_U_4f56b806</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">48</td>
<td class="rt">23</td>
<td class="rt">47.92 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">540</td>
<td class="rt">370</td>
<td class="rt">68.52 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">270</td>
<td class="rt">189</td>
<td class="rt">70.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">270</td>
<td class="rt">181</td>
<td class="rt">67.04 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">48</td>
<td class="rt">23</td>
<td class="rt">47.92 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">540</td>
<td class="rt">370</td>
<td class="rt">68.52 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">270</td>
<td class="rt">189</td>
<td class="rt">70.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">270</td>
<td class="rt">181</td>
<td class="rt">67.04 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>GenMst_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_GenSlv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1232.html" >rsnoc_z_H_R_G_Sc_U_U_4f56b806</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">61</td>
<td class="rt">36</td>
<td class="rt">59.02 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68260</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68343</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68345</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68347</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68350</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68351</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68352</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68355</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68483</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68282</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68296</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68309</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68314</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68357</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68362</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68373</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68378</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68383</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68388</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68485</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68260      	assign GenSlv_Rsp_Last = u_1052 ? GenLcl_Rsp_Last : RspCnt == 4'b0;
           	                                <font color = "red">-1-</font>  
           	                                <font color = "green">==></font>  
           	                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68343      	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };

ID         LINE       
-1-        68343      Sm_IDLE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68345      	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
           	                                      <font color = "red">-1-</font>                                <font color = "red">-2-</font>   
           	                                      <font color = "green">==></font>                                <font color = "red">==></font>   
           	                                                                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68347      	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68350      	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68351      	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
           	                                 <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "red">==></font>   
           	                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68352      	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
           	                                <font color = "red">-1-</font>                          <font color = "red">-2-</font>   
           	                                <font color = "green">==></font>                          <font color = "red">==></font>   
           	                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68355      	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
           	                                 <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "red">==></font>   
           	                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68483      	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
           	                                    <font color = "red">-1-</font>        <font color = "red">-2-</font>   
           	                                               <font color = "red">==></font>  
           	                                    <font color = "green">==></font>        <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68282      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68283      			RspCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
68284      		else if ( Sm_IDLE & GenSlv_Req_Vld & PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "red">-2-</font>  
68285      			RspCnt <= #1.0 ( Sm_IDLE ? Len1W [3:0] : RspCnt - 4'b0001 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68296      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68297      			ReqCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
68298      		else if ( Sm_IDLE ? GenSlv_Req_Vld & PreStrm : GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "red">-2-</font>  
68299      			ReqCnt <= #1.0 ( Sm_IDLE ? Len1W [3:0] : ReqCnt - 4'b0001 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68309      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68310      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
68311      		else if ( GenSlv_Req_Vld & GenSlv_Req_Rdy )
           		     <font color = "green">-2-</font>  
68312      			First <= #1.0 ( GenSlv_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68314      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68315      			TrCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
68316      		else if ( TrCntInc | TrCntDec )
           		     <font color = "green">-2-</font>  
68317      			TrCnt <= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68357      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68358      			u_9ac8 <= #1.0 ( 25'b0 );
           <font color = "green">			==></font>
68359      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68360      			u_9ac8 <= #1.0 ( u_21f7 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68362      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68363      			u_a402 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
68364      		else if ( PreInfoEn )
           		     <font color = "red">-2-</font>  
68365      			u_a402 <= #1.0 ( AddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68367      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68368      			u_9ecd <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
68369      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68370      			u_9ecd <= #1.0 ( GenSlv_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68373      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68374      			u_7c15 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
68375      		else if ( PreInfoEn )
           		     <font color = "red">-2-</font>  
68376      			u_7c15 <= #1.0 ( u_4c36 - 6'b000001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68378      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68379      			u_1053 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
68380      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68381      			u_1053 <= #1.0 ( GenSlv_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68383      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68384      			u_9e2a <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
68385      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68386      			u_9e2a <= #1.0 ( GenSlv_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68388      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68389      			u_7aef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
68390      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68391      			u_7aef <= #1.0 ( GenSlv_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68485      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68486      			RspErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
68487      		else if ( GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "green">-2-</font>  
68488      			RspErr <= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) & RspMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_79016">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
