// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mlp,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg676-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.288743,HLS_SYN_LAT=1336,HLS_SYN_TPT=650,HLS_SYN_MEM=0,HLS_SYN_DSP=34,HLS_SYN_FF=77218,HLS_SYN_LUT=63549,HLS_VERSION=2018_2}" *)

module mlp (
        ap_clk,
        ap_rst,
        weights_L1_0_V_address0,
        weights_L1_0_V_ce0,
        weights_L1_0_V_d0,
        weights_L1_0_V_q0,
        weights_L1_0_V_we0,
        weights_L1_0_V_address1,
        weights_L1_0_V_ce1,
        weights_L1_0_V_d1,
        weights_L1_0_V_q1,
        weights_L1_0_V_we1,
        weights_L1_1_V_address0,
        weights_L1_1_V_ce0,
        weights_L1_1_V_d0,
        weights_L1_1_V_q0,
        weights_L1_1_V_we0,
        weights_L1_1_V_address1,
        weights_L1_1_V_ce1,
        weights_L1_1_V_d1,
        weights_L1_1_V_q1,
        weights_L1_1_V_we1,
        weights_L1_2_V_address0,
        weights_L1_2_V_ce0,
        weights_L1_2_V_d0,
        weights_L1_2_V_q0,
        weights_L1_2_V_we0,
        weights_L1_2_V_address1,
        weights_L1_2_V_ce1,
        weights_L1_2_V_d1,
        weights_L1_2_V_q1,
        weights_L1_2_V_we1,
        weights_L1_3_V_address0,
        weights_L1_3_V_ce0,
        weights_L1_3_V_d0,
        weights_L1_3_V_q0,
        weights_L1_3_V_we0,
        weights_L1_3_V_address1,
        weights_L1_3_V_ce1,
        weights_L1_3_V_d1,
        weights_L1_3_V_q1,
        weights_L1_3_V_we1,
        weights_L1_4_V_address0,
        weights_L1_4_V_ce0,
        weights_L1_4_V_d0,
        weights_L1_4_V_q0,
        weights_L1_4_V_we0,
        weights_L1_4_V_address1,
        weights_L1_4_V_ce1,
        weights_L1_4_V_d1,
        weights_L1_4_V_q1,
        weights_L1_4_V_we1,
        weights_L1_5_V_address0,
        weights_L1_5_V_ce0,
        weights_L1_5_V_d0,
        weights_L1_5_V_q0,
        weights_L1_5_V_we0,
        weights_L1_5_V_address1,
        weights_L1_5_V_ce1,
        weights_L1_5_V_d1,
        weights_L1_5_V_q1,
        weights_L1_5_V_we1,
        weights_L1_6_V_address0,
        weights_L1_6_V_ce0,
        weights_L1_6_V_d0,
        weights_L1_6_V_q0,
        weights_L1_6_V_we0,
        weights_L1_6_V_address1,
        weights_L1_6_V_ce1,
        weights_L1_6_V_d1,
        weights_L1_6_V_q1,
        weights_L1_6_V_we1,
        weights_L1_7_V_address0,
        weights_L1_7_V_ce0,
        weights_L1_7_V_d0,
        weights_L1_7_V_q0,
        weights_L1_7_V_we0,
        weights_L1_7_V_address1,
        weights_L1_7_V_ce1,
        weights_L1_7_V_d1,
        weights_L1_7_V_q1,
        weights_L1_7_V_we1,
        weights_L1_8_V_address0,
        weights_L1_8_V_ce0,
        weights_L1_8_V_d0,
        weights_L1_8_V_q0,
        weights_L1_8_V_we0,
        weights_L1_8_V_address1,
        weights_L1_8_V_ce1,
        weights_L1_8_V_d1,
        weights_L1_8_V_q1,
        weights_L1_8_V_we1,
        weights_L1_9_V_address0,
        weights_L1_9_V_ce0,
        weights_L1_9_V_d0,
        weights_L1_9_V_q0,
        weights_L1_9_V_we0,
        weights_L1_9_V_address1,
        weights_L1_9_V_ce1,
        weights_L1_9_V_d1,
        weights_L1_9_V_q1,
        weights_L1_9_V_we1,
        weights_L1_10_V_address0,
        weights_L1_10_V_ce0,
        weights_L1_10_V_d0,
        weights_L1_10_V_q0,
        weights_L1_10_V_we0,
        weights_L1_10_V_address1,
        weights_L1_10_V_ce1,
        weights_L1_10_V_d1,
        weights_L1_10_V_q1,
        weights_L1_10_V_we1,
        weights_L1_11_V_address0,
        weights_L1_11_V_ce0,
        weights_L1_11_V_d0,
        weights_L1_11_V_q0,
        weights_L1_11_V_we0,
        weights_L1_11_V_address1,
        weights_L1_11_V_ce1,
        weights_L1_11_V_d1,
        weights_L1_11_V_q1,
        weights_L1_11_V_we1,
        weights_L1_12_V_address0,
        weights_L1_12_V_ce0,
        weights_L1_12_V_d0,
        weights_L1_12_V_q0,
        weights_L1_12_V_we0,
        weights_L1_12_V_address1,
        weights_L1_12_V_ce1,
        weights_L1_12_V_d1,
        weights_L1_12_V_q1,
        weights_L1_12_V_we1,
        weights_L1_13_V_address0,
        weights_L1_13_V_ce0,
        weights_L1_13_V_d0,
        weights_L1_13_V_q0,
        weights_L1_13_V_we0,
        weights_L1_13_V_address1,
        weights_L1_13_V_ce1,
        weights_L1_13_V_d1,
        weights_L1_13_V_q1,
        weights_L1_13_V_we1,
        weights_L1_14_V_address0,
        weights_L1_14_V_ce0,
        weights_L1_14_V_d0,
        weights_L1_14_V_q0,
        weights_L1_14_V_we0,
        weights_L1_14_V_address1,
        weights_L1_14_V_ce1,
        weights_L1_14_V_d1,
        weights_L1_14_V_q1,
        weights_L1_14_V_we1,
        weights_L1_15_V_address0,
        weights_L1_15_V_ce0,
        weights_L1_15_V_d0,
        weights_L1_15_V_q0,
        weights_L1_15_V_we0,
        weights_L1_15_V_address1,
        weights_L1_15_V_ce1,
        weights_L1_15_V_d1,
        weights_L1_15_V_q1,
        weights_L1_15_V_we1,
        weights_L2_V_address0,
        weights_L2_V_ce0,
        weights_L2_V_d0,
        weights_L2_V_q0,
        weights_L2_V_we0,
        weights_L2_V_address1,
        weights_L2_V_ce1,
        weights_L2_V_d1,
        weights_L2_V_q1,
        weights_L2_V_we1,
        input_0_V_address0,
        input_0_V_ce0,
        input_0_V_d0,
        input_0_V_q0,
        input_0_V_we0,
        input_0_V_address1,
        input_0_V_ce1,
        input_0_V_d1,
        input_0_V_q1,
        input_0_V_we1,
        input_1_V_address0,
        input_1_V_ce0,
        input_1_V_d0,
        input_1_V_q0,
        input_1_V_we0,
        input_1_V_address1,
        input_1_V_ce1,
        input_1_V_d1,
        input_1_V_q1,
        input_1_V_we1,
        input_2_V_address0,
        input_2_V_ce0,
        input_2_V_d0,
        input_2_V_q0,
        input_2_V_we0,
        input_2_V_address1,
        input_2_V_ce1,
        input_2_V_d1,
        input_2_V_q1,
        input_2_V_we1,
        input_3_V_address0,
        input_3_V_ce0,
        input_3_V_d0,
        input_3_V_q0,
        input_3_V_we0,
        input_3_V_address1,
        input_3_V_ce1,
        input_3_V_d1,
        input_3_V_q1,
        input_3_V_we1,
        input_4_V_address0,
        input_4_V_ce0,
        input_4_V_d0,
        input_4_V_q0,
        input_4_V_we0,
        input_4_V_address1,
        input_4_V_ce1,
        input_4_V_d1,
        input_4_V_q1,
        input_4_V_we1,
        input_5_V_address0,
        input_5_V_ce0,
        input_5_V_d0,
        input_5_V_q0,
        input_5_V_we0,
        input_5_V_address1,
        input_5_V_ce1,
        input_5_V_d1,
        input_5_V_q1,
        input_5_V_we1,
        input_6_V_address0,
        input_6_V_ce0,
        input_6_V_d0,
        input_6_V_q0,
        input_6_V_we0,
        input_6_V_address1,
        input_6_V_ce1,
        input_6_V_d1,
        input_6_V_q1,
        input_6_V_we1,
        input_7_V_address0,
        input_7_V_ce0,
        input_7_V_d0,
        input_7_V_q0,
        input_7_V_we0,
        input_7_V_address1,
        input_7_V_ce1,
        input_7_V_d1,
        input_7_V_q1,
        input_7_V_we1,
        input_8_V_address0,
        input_8_V_ce0,
        input_8_V_d0,
        input_8_V_q0,
        input_8_V_we0,
        input_8_V_address1,
        input_8_V_ce1,
        input_8_V_d1,
        input_8_V_q1,
        input_8_V_we1,
        input_9_V_address0,
        input_9_V_ce0,
        input_9_V_d0,
        input_9_V_q0,
        input_9_V_we0,
        input_9_V_address1,
        input_9_V_ce1,
        input_9_V_d1,
        input_9_V_q1,
        input_9_V_we1,
        input_10_V_address0,
        input_10_V_ce0,
        input_10_V_d0,
        input_10_V_q0,
        input_10_V_we0,
        input_10_V_address1,
        input_10_V_ce1,
        input_10_V_d1,
        input_10_V_q1,
        input_10_V_we1,
        input_11_V_address0,
        input_11_V_ce0,
        input_11_V_d0,
        input_11_V_q0,
        input_11_V_we0,
        input_11_V_address1,
        input_11_V_ce1,
        input_11_V_d1,
        input_11_V_q1,
        input_11_V_we1,
        input_12_V_address0,
        input_12_V_ce0,
        input_12_V_d0,
        input_12_V_q0,
        input_12_V_we0,
        input_12_V_address1,
        input_12_V_ce1,
        input_12_V_d1,
        input_12_V_q1,
        input_12_V_we1,
        input_13_V_address0,
        input_13_V_ce0,
        input_13_V_d0,
        input_13_V_q0,
        input_13_V_we0,
        input_13_V_address1,
        input_13_V_ce1,
        input_13_V_d1,
        input_13_V_q1,
        input_13_V_we1,
        input_14_V_address0,
        input_14_V_ce0,
        input_14_V_d0,
        input_14_V_q0,
        input_14_V_we0,
        input_14_V_address1,
        input_14_V_ce1,
        input_14_V_d1,
        input_14_V_q1,
        input_14_V_we1,
        input_15_V_address0,
        input_15_V_ce0,
        input_15_V_d0,
        input_15_V_q0,
        input_15_V_we0,
        input_15_V_address1,
        input_15_V_ce1,
        input_15_V_d1,
        input_15_V_q1,
        input_15_V_we1,
        ap_return,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst;
output  [9:0] weights_L1_0_V_address0;
output   weights_L1_0_V_ce0;
output  [17:0] weights_L1_0_V_d0;
input  [17:0] weights_L1_0_V_q0;
output   weights_L1_0_V_we0;
output  [9:0] weights_L1_0_V_address1;
output   weights_L1_0_V_ce1;
output  [17:0] weights_L1_0_V_d1;
input  [17:0] weights_L1_0_V_q1;
output   weights_L1_0_V_we1;
output  [9:0] weights_L1_1_V_address0;
output   weights_L1_1_V_ce0;
output  [17:0] weights_L1_1_V_d0;
input  [17:0] weights_L1_1_V_q0;
output   weights_L1_1_V_we0;
output  [9:0] weights_L1_1_V_address1;
output   weights_L1_1_V_ce1;
output  [17:0] weights_L1_1_V_d1;
input  [17:0] weights_L1_1_V_q1;
output   weights_L1_1_V_we1;
output  [9:0] weights_L1_2_V_address0;
output   weights_L1_2_V_ce0;
output  [17:0] weights_L1_2_V_d0;
input  [17:0] weights_L1_2_V_q0;
output   weights_L1_2_V_we0;
output  [9:0] weights_L1_2_V_address1;
output   weights_L1_2_V_ce1;
output  [17:0] weights_L1_2_V_d1;
input  [17:0] weights_L1_2_V_q1;
output   weights_L1_2_V_we1;
output  [9:0] weights_L1_3_V_address0;
output   weights_L1_3_V_ce0;
output  [17:0] weights_L1_3_V_d0;
input  [17:0] weights_L1_3_V_q0;
output   weights_L1_3_V_we0;
output  [9:0] weights_L1_3_V_address1;
output   weights_L1_3_V_ce1;
output  [17:0] weights_L1_3_V_d1;
input  [17:0] weights_L1_3_V_q1;
output   weights_L1_3_V_we1;
output  [9:0] weights_L1_4_V_address0;
output   weights_L1_4_V_ce0;
output  [17:0] weights_L1_4_V_d0;
input  [17:0] weights_L1_4_V_q0;
output   weights_L1_4_V_we0;
output  [9:0] weights_L1_4_V_address1;
output   weights_L1_4_V_ce1;
output  [17:0] weights_L1_4_V_d1;
input  [17:0] weights_L1_4_V_q1;
output   weights_L1_4_V_we1;
output  [9:0] weights_L1_5_V_address0;
output   weights_L1_5_V_ce0;
output  [17:0] weights_L1_5_V_d0;
input  [17:0] weights_L1_5_V_q0;
output   weights_L1_5_V_we0;
output  [9:0] weights_L1_5_V_address1;
output   weights_L1_5_V_ce1;
output  [17:0] weights_L1_5_V_d1;
input  [17:0] weights_L1_5_V_q1;
output   weights_L1_5_V_we1;
output  [9:0] weights_L1_6_V_address0;
output   weights_L1_6_V_ce0;
output  [17:0] weights_L1_6_V_d0;
input  [17:0] weights_L1_6_V_q0;
output   weights_L1_6_V_we0;
output  [9:0] weights_L1_6_V_address1;
output   weights_L1_6_V_ce1;
output  [17:0] weights_L1_6_V_d1;
input  [17:0] weights_L1_6_V_q1;
output   weights_L1_6_V_we1;
output  [9:0] weights_L1_7_V_address0;
output   weights_L1_7_V_ce0;
output  [17:0] weights_L1_7_V_d0;
input  [17:0] weights_L1_7_V_q0;
output   weights_L1_7_V_we0;
output  [9:0] weights_L1_7_V_address1;
output   weights_L1_7_V_ce1;
output  [17:0] weights_L1_7_V_d1;
input  [17:0] weights_L1_7_V_q1;
output   weights_L1_7_V_we1;
output  [9:0] weights_L1_8_V_address0;
output   weights_L1_8_V_ce0;
output  [17:0] weights_L1_8_V_d0;
input  [17:0] weights_L1_8_V_q0;
output   weights_L1_8_V_we0;
output  [9:0] weights_L1_8_V_address1;
output   weights_L1_8_V_ce1;
output  [17:0] weights_L1_8_V_d1;
input  [17:0] weights_L1_8_V_q1;
output   weights_L1_8_V_we1;
output  [9:0] weights_L1_9_V_address0;
output   weights_L1_9_V_ce0;
output  [17:0] weights_L1_9_V_d0;
input  [17:0] weights_L1_9_V_q0;
output   weights_L1_9_V_we0;
output  [9:0] weights_L1_9_V_address1;
output   weights_L1_9_V_ce1;
output  [17:0] weights_L1_9_V_d1;
input  [17:0] weights_L1_9_V_q1;
output   weights_L1_9_V_we1;
output  [9:0] weights_L1_10_V_address0;
output   weights_L1_10_V_ce0;
output  [17:0] weights_L1_10_V_d0;
input  [17:0] weights_L1_10_V_q0;
output   weights_L1_10_V_we0;
output  [9:0] weights_L1_10_V_address1;
output   weights_L1_10_V_ce1;
output  [17:0] weights_L1_10_V_d1;
input  [17:0] weights_L1_10_V_q1;
output   weights_L1_10_V_we1;
output  [9:0] weights_L1_11_V_address0;
output   weights_L1_11_V_ce0;
output  [17:0] weights_L1_11_V_d0;
input  [17:0] weights_L1_11_V_q0;
output   weights_L1_11_V_we0;
output  [9:0] weights_L1_11_V_address1;
output   weights_L1_11_V_ce1;
output  [17:0] weights_L1_11_V_d1;
input  [17:0] weights_L1_11_V_q1;
output   weights_L1_11_V_we1;
output  [9:0] weights_L1_12_V_address0;
output   weights_L1_12_V_ce0;
output  [17:0] weights_L1_12_V_d0;
input  [17:0] weights_L1_12_V_q0;
output   weights_L1_12_V_we0;
output  [9:0] weights_L1_12_V_address1;
output   weights_L1_12_V_ce1;
output  [17:0] weights_L1_12_V_d1;
input  [17:0] weights_L1_12_V_q1;
output   weights_L1_12_V_we1;
output  [9:0] weights_L1_13_V_address0;
output   weights_L1_13_V_ce0;
output  [17:0] weights_L1_13_V_d0;
input  [17:0] weights_L1_13_V_q0;
output   weights_L1_13_V_we0;
output  [9:0] weights_L1_13_V_address1;
output   weights_L1_13_V_ce1;
output  [17:0] weights_L1_13_V_d1;
input  [17:0] weights_L1_13_V_q1;
output   weights_L1_13_V_we1;
output  [9:0] weights_L1_14_V_address0;
output   weights_L1_14_V_ce0;
output  [17:0] weights_L1_14_V_d0;
input  [17:0] weights_L1_14_V_q0;
output   weights_L1_14_V_we0;
output  [9:0] weights_L1_14_V_address1;
output   weights_L1_14_V_ce1;
output  [17:0] weights_L1_14_V_d1;
input  [17:0] weights_L1_14_V_q1;
output   weights_L1_14_V_we1;
output  [8:0] weights_L1_15_V_address0;
output   weights_L1_15_V_ce0;
output  [17:0] weights_L1_15_V_d0;
input  [17:0] weights_L1_15_V_q0;
output   weights_L1_15_V_we0;
output  [8:0] weights_L1_15_V_address1;
output   weights_L1_15_V_ce1;
output  [17:0] weights_L1_15_V_d1;
input  [17:0] weights_L1_15_V_q1;
output   weights_L1_15_V_we1;
output  [8:0] weights_L2_V_address0;
output   weights_L2_V_ce0;
output  [17:0] weights_L2_V_d0;
input  [17:0] weights_L2_V_q0;
output   weights_L2_V_we0;
output  [8:0] weights_L2_V_address1;
output   weights_L2_V_ce1;
output  [17:0] weights_L2_V_d1;
input  [17:0] weights_L2_V_q1;
output   weights_L2_V_we1;
output  [4:0] input_0_V_address0;
output   input_0_V_ce0;
output  [17:0] input_0_V_d0;
input  [17:0] input_0_V_q0;
output   input_0_V_we0;
output  [4:0] input_0_V_address1;
output   input_0_V_ce1;
output  [17:0] input_0_V_d1;
input  [17:0] input_0_V_q1;
output   input_0_V_we1;
output  [4:0] input_1_V_address0;
output   input_1_V_ce0;
output  [17:0] input_1_V_d0;
input  [17:0] input_1_V_q0;
output   input_1_V_we0;
output  [4:0] input_1_V_address1;
output   input_1_V_ce1;
output  [17:0] input_1_V_d1;
input  [17:0] input_1_V_q1;
output   input_1_V_we1;
output  [4:0] input_2_V_address0;
output   input_2_V_ce0;
output  [17:0] input_2_V_d0;
input  [17:0] input_2_V_q0;
output   input_2_V_we0;
output  [4:0] input_2_V_address1;
output   input_2_V_ce1;
output  [17:0] input_2_V_d1;
input  [17:0] input_2_V_q1;
output   input_2_V_we1;
output  [4:0] input_3_V_address0;
output   input_3_V_ce0;
output  [17:0] input_3_V_d0;
input  [17:0] input_3_V_q0;
output   input_3_V_we0;
output  [4:0] input_3_V_address1;
output   input_3_V_ce1;
output  [17:0] input_3_V_d1;
input  [17:0] input_3_V_q1;
output   input_3_V_we1;
output  [4:0] input_4_V_address0;
output   input_4_V_ce0;
output  [17:0] input_4_V_d0;
input  [17:0] input_4_V_q0;
output   input_4_V_we0;
output  [4:0] input_4_V_address1;
output   input_4_V_ce1;
output  [17:0] input_4_V_d1;
input  [17:0] input_4_V_q1;
output   input_4_V_we1;
output  [4:0] input_5_V_address0;
output   input_5_V_ce0;
output  [17:0] input_5_V_d0;
input  [17:0] input_5_V_q0;
output   input_5_V_we0;
output  [4:0] input_5_V_address1;
output   input_5_V_ce1;
output  [17:0] input_5_V_d1;
input  [17:0] input_5_V_q1;
output   input_5_V_we1;
output  [4:0] input_6_V_address0;
output   input_6_V_ce0;
output  [17:0] input_6_V_d0;
input  [17:0] input_6_V_q0;
output   input_6_V_we0;
output  [4:0] input_6_V_address1;
output   input_6_V_ce1;
output  [17:0] input_6_V_d1;
input  [17:0] input_6_V_q1;
output   input_6_V_we1;
output  [4:0] input_7_V_address0;
output   input_7_V_ce0;
output  [17:0] input_7_V_d0;
input  [17:0] input_7_V_q0;
output   input_7_V_we0;
output  [4:0] input_7_V_address1;
output   input_7_V_ce1;
output  [17:0] input_7_V_d1;
input  [17:0] input_7_V_q1;
output   input_7_V_we1;
output  [4:0] input_8_V_address0;
output   input_8_V_ce0;
output  [17:0] input_8_V_d0;
input  [17:0] input_8_V_q0;
output   input_8_V_we0;
output  [4:0] input_8_V_address1;
output   input_8_V_ce1;
output  [17:0] input_8_V_d1;
input  [17:0] input_8_V_q1;
output   input_8_V_we1;
output  [4:0] input_9_V_address0;
output   input_9_V_ce0;
output  [17:0] input_9_V_d0;
input  [17:0] input_9_V_q0;
output   input_9_V_we0;
output  [4:0] input_9_V_address1;
output   input_9_V_ce1;
output  [17:0] input_9_V_d1;
input  [17:0] input_9_V_q1;
output   input_9_V_we1;
output  [4:0] input_10_V_address0;
output   input_10_V_ce0;
output  [17:0] input_10_V_d0;
input  [17:0] input_10_V_q0;
output   input_10_V_we0;
output  [4:0] input_10_V_address1;
output   input_10_V_ce1;
output  [17:0] input_10_V_d1;
input  [17:0] input_10_V_q1;
output   input_10_V_we1;
output  [4:0] input_11_V_address0;
output   input_11_V_ce0;
output  [17:0] input_11_V_d0;
input  [17:0] input_11_V_q0;
output   input_11_V_we0;
output  [4:0] input_11_V_address1;
output   input_11_V_ce1;
output  [17:0] input_11_V_d1;
input  [17:0] input_11_V_q1;
output   input_11_V_we1;
output  [4:0] input_12_V_address0;
output   input_12_V_ce0;
output  [17:0] input_12_V_d0;
input  [17:0] input_12_V_q0;
output   input_12_V_we0;
output  [4:0] input_12_V_address1;
output   input_12_V_ce1;
output  [17:0] input_12_V_d1;
input  [17:0] input_12_V_q1;
output   input_12_V_we1;
output  [4:0] input_13_V_address0;
output   input_13_V_ce0;
output  [17:0] input_13_V_d0;
input  [17:0] input_13_V_q0;
output   input_13_V_we0;
output  [4:0] input_13_V_address1;
output   input_13_V_ce1;
output  [17:0] input_13_V_d1;
input  [17:0] input_13_V_q1;
output   input_13_V_we1;
output  [4:0] input_14_V_address0;
output   input_14_V_ce0;
output  [17:0] input_14_V_d0;
input  [17:0] input_14_V_q0;
output   input_14_V_we0;
output  [4:0] input_14_V_address1;
output   input_14_V_ce1;
output  [17:0] input_14_V_d1;
input  [17:0] input_14_V_q1;
output   input_14_V_we1;
output  [4:0] input_15_V_address0;
output   input_15_V_ce0;
output  [17:0] input_15_V_d0;
input  [17:0] input_15_V_q0;
output   input_15_V_we0;
output  [4:0] input_15_V_address1;
output   input_15_V_ce1;
output  [17:0] input_15_V_d1;
input  [17:0] input_15_V_q1;
output   input_15_V_we1;
output  [31:0] ap_return;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

wire   [17:0] L1_no_activ_V_i_q0;
wire   [17:0] L1_no_activ_V_t_q0;
wire   [17:0] L1_activ_V_i_q0;
wire   [17:0] L1_activ_V_t_q0;
wire   [17:0] L2_bias_added_V_i_q0;
wire   [17:0] L2_bias_added_V_i_q1;
wire   [17:0] L2_bias_added_V_t_q0;
wire   [17:0] L2_bias_added_V_t_q1;
wire   [17:0] L2_out_V_i_q0;
wire   [17:0] L2_out_V_t_q0;
wire   [17:0] L2_out_activ_V_i_q0;
wire   [17:0] L2_out_activ_V_t_q0;
wire    add_bias_pre_L1_U0_ap_start;
wire    add_bias_pre_L1_U0_ap_done;
wire    add_bias_pre_L1_U0_ap_continue;
wire    add_bias_pre_L1_U0_ap_idle;
wire    add_bias_pre_L1_U0_ap_ready;
wire   [4:0] add_bias_pre_L1_U0_input_0_V_address0;
wire    add_bias_pre_L1_U0_input_0_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_0_V_address1;
wire    add_bias_pre_L1_U0_input_0_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_1_V_address0;
wire    add_bias_pre_L1_U0_input_1_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_1_V_address1;
wire    add_bias_pre_L1_U0_input_1_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_2_V_address0;
wire    add_bias_pre_L1_U0_input_2_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_2_V_address1;
wire    add_bias_pre_L1_U0_input_2_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_3_V_address0;
wire    add_bias_pre_L1_U0_input_3_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_3_V_address1;
wire    add_bias_pre_L1_U0_input_3_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_4_V_address0;
wire    add_bias_pre_L1_U0_input_4_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_4_V_address1;
wire    add_bias_pre_L1_U0_input_4_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_5_V_address0;
wire    add_bias_pre_L1_U0_input_5_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_5_V_address1;
wire    add_bias_pre_L1_U0_input_5_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_6_V_address0;
wire    add_bias_pre_L1_U0_input_6_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_6_V_address1;
wire    add_bias_pre_L1_U0_input_6_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_7_V_address0;
wire    add_bias_pre_L1_U0_input_7_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_7_V_address1;
wire    add_bias_pre_L1_U0_input_7_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_8_V_address0;
wire    add_bias_pre_L1_U0_input_8_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_8_V_address1;
wire    add_bias_pre_L1_U0_input_8_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_9_V_address0;
wire    add_bias_pre_L1_U0_input_9_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_9_V_address1;
wire    add_bias_pre_L1_U0_input_9_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_10_V_address0;
wire    add_bias_pre_L1_U0_input_10_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_10_V_address1;
wire    add_bias_pre_L1_U0_input_10_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_11_V_address0;
wire    add_bias_pre_L1_U0_input_11_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_11_V_address1;
wire    add_bias_pre_L1_U0_input_11_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_12_V_address0;
wire    add_bias_pre_L1_U0_input_12_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_12_V_address1;
wire    add_bias_pre_L1_U0_input_12_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_13_V_address0;
wire    add_bias_pre_L1_U0_input_13_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_13_V_address1;
wire    add_bias_pre_L1_U0_input_13_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_14_V_address0;
wire    add_bias_pre_L1_U0_input_14_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_14_V_address1;
wire    add_bias_pre_L1_U0_input_14_V_ce1;
wire   [4:0] add_bias_pre_L1_U0_input_15_V_address0;
wire    add_bias_pre_L1_U0_input_15_V_ce0;
wire   [4:0] add_bias_pre_L1_U0_input_15_V_address1;
wire    add_bias_pre_L1_U0_input_15_V_ce1;
wire   [17:0] add_bias_pre_L1_U0_ap_return_0;
wire   [17:0] add_bias_pre_L1_U0_ap_return_1;
wire   [17:0] add_bias_pre_L1_U0_ap_return_2;
wire   [17:0] add_bias_pre_L1_U0_ap_return_3;
wire   [17:0] add_bias_pre_L1_U0_ap_return_4;
wire   [17:0] add_bias_pre_L1_U0_ap_return_5;
wire   [17:0] add_bias_pre_L1_U0_ap_return_6;
wire   [17:0] add_bias_pre_L1_U0_ap_return_7;
wire   [17:0] add_bias_pre_L1_U0_ap_return_8;
wire   [17:0] add_bias_pre_L1_U0_ap_return_9;
wire   [17:0] add_bias_pre_L1_U0_ap_return_10;
wire   [17:0] add_bias_pre_L1_U0_ap_return_11;
wire   [17:0] add_bias_pre_L1_U0_ap_return_12;
wire   [17:0] add_bias_pre_L1_U0_ap_return_13;
wire   [17:0] add_bias_pre_L1_U0_ap_return_14;
wire   [17:0] add_bias_pre_L1_U0_ap_return_15;
wire   [17:0] add_bias_pre_L1_U0_ap_return_16;
wire   [17:0] add_bias_pre_L1_U0_ap_return_17;
wire   [17:0] add_bias_pre_L1_U0_ap_return_18;
wire   [17:0] add_bias_pre_L1_U0_ap_return_19;
wire   [17:0] add_bias_pre_L1_U0_ap_return_20;
wire   [17:0] add_bias_pre_L1_U0_ap_return_21;
wire   [17:0] add_bias_pre_L1_U0_ap_return_22;
wire   [17:0] add_bias_pre_L1_U0_ap_return_23;
wire   [17:0] add_bias_pre_L1_U0_ap_return_24;
wire   [17:0] add_bias_pre_L1_U0_ap_return_25;
wire   [17:0] add_bias_pre_L1_U0_ap_return_26;
wire   [17:0] add_bias_pre_L1_U0_ap_return_27;
wire   [17:0] add_bias_pre_L1_U0_ap_return_28;
wire   [17:0] add_bias_pre_L1_U0_ap_return_29;
wire   [17:0] add_bias_pre_L1_U0_ap_return_30;
wire   [17:0] add_bias_pre_L1_U0_ap_return_31;
wire   [17:0] add_bias_pre_L1_U0_ap_return_32;
wire   [17:0] add_bias_pre_L1_U0_ap_return_33;
wire   [17:0] add_bias_pre_L1_U0_ap_return_34;
wire   [17:0] add_bias_pre_L1_U0_ap_return_35;
wire   [17:0] add_bias_pre_L1_U0_ap_return_36;
wire   [17:0] add_bias_pre_L1_U0_ap_return_37;
wire   [17:0] add_bias_pre_L1_U0_ap_return_38;
wire   [17:0] add_bias_pre_L1_U0_ap_return_39;
wire   [17:0] add_bias_pre_L1_U0_ap_return_40;
wire   [17:0] add_bias_pre_L1_U0_ap_return_41;
wire   [17:0] add_bias_pre_L1_U0_ap_return_42;
wire   [17:0] add_bias_pre_L1_U0_ap_return_43;
wire   [17:0] add_bias_pre_L1_U0_ap_return_44;
wire   [17:0] add_bias_pre_L1_U0_ap_return_45;
wire   [17:0] add_bias_pre_L1_U0_ap_return_46;
wire   [17:0] add_bias_pre_L1_U0_ap_return_47;
wire   [17:0] add_bias_pre_L1_U0_ap_return_48;
wire   [17:0] add_bias_pre_L1_U0_ap_return_49;
wire   [17:0] add_bias_pre_L1_U0_ap_return_50;
wire   [17:0] add_bias_pre_L1_U0_ap_return_51;
wire   [17:0] add_bias_pre_L1_U0_ap_return_52;
wire   [17:0] add_bias_pre_L1_U0_ap_return_53;
wire   [17:0] add_bias_pre_L1_U0_ap_return_54;
wire   [17:0] add_bias_pre_L1_U0_ap_return_55;
wire   [17:0] add_bias_pre_L1_U0_ap_return_56;
wire   [17:0] add_bias_pre_L1_U0_ap_return_57;
wire   [17:0] add_bias_pre_L1_U0_ap_return_58;
wire   [17:0] add_bias_pre_L1_U0_ap_return_59;
wire   [17:0] add_bias_pre_L1_U0_ap_return_60;
wire   [17:0] add_bias_pre_L1_U0_ap_return_61;
wire   [17:0] add_bias_pre_L1_U0_ap_return_62;
wire   [17:0] add_bias_pre_L1_U0_ap_return_63;
wire   [17:0] add_bias_pre_L1_U0_ap_return_64;
wire   [17:0] add_bias_pre_L1_U0_ap_return_65;
wire   [17:0] add_bias_pre_L1_U0_ap_return_66;
wire   [17:0] add_bias_pre_L1_U0_ap_return_67;
wire   [17:0] add_bias_pre_L1_U0_ap_return_68;
wire   [17:0] add_bias_pre_L1_U0_ap_return_69;
wire   [17:0] add_bias_pre_L1_U0_ap_return_70;
wire   [17:0] add_bias_pre_L1_U0_ap_return_71;
wire   [17:0] add_bias_pre_L1_U0_ap_return_72;
wire   [17:0] add_bias_pre_L1_U0_ap_return_73;
wire   [17:0] add_bias_pre_L1_U0_ap_return_74;
wire   [17:0] add_bias_pre_L1_U0_ap_return_75;
wire   [17:0] add_bias_pre_L1_U0_ap_return_76;
wire   [17:0] add_bias_pre_L1_U0_ap_return_77;
wire   [17:0] add_bias_pre_L1_U0_ap_return_78;
wire   [17:0] add_bias_pre_L1_U0_ap_return_79;
wire   [17:0] add_bias_pre_L1_U0_ap_return_80;
wire   [17:0] add_bias_pre_L1_U0_ap_return_81;
wire   [17:0] add_bias_pre_L1_U0_ap_return_82;
wire   [17:0] add_bias_pre_L1_U0_ap_return_83;
wire   [17:0] add_bias_pre_L1_U0_ap_return_84;
wire   [17:0] add_bias_pre_L1_U0_ap_return_85;
wire   [17:0] add_bias_pre_L1_U0_ap_return_86;
wire   [17:0] add_bias_pre_L1_U0_ap_return_87;
wire   [17:0] add_bias_pre_L1_U0_ap_return_88;
wire   [17:0] add_bias_pre_L1_U0_ap_return_89;
wire   [17:0] add_bias_pre_L1_U0_ap_return_90;
wire   [17:0] add_bias_pre_L1_U0_ap_return_91;
wire   [17:0] add_bias_pre_L1_U0_ap_return_92;
wire   [17:0] add_bias_pre_L1_U0_ap_return_93;
wire   [17:0] add_bias_pre_L1_U0_ap_return_94;
wire   [17:0] add_bias_pre_L1_U0_ap_return_95;
wire   [17:0] add_bias_pre_L1_U0_ap_return_96;
wire   [17:0] add_bias_pre_L1_U0_ap_return_97;
wire   [17:0] add_bias_pre_L1_U0_ap_return_98;
wire   [17:0] add_bias_pre_L1_U0_ap_return_99;
wire   [17:0] add_bias_pre_L1_U0_ap_return_100;
wire   [17:0] add_bias_pre_L1_U0_ap_return_101;
wire   [17:0] add_bias_pre_L1_U0_ap_return_102;
wire   [17:0] add_bias_pre_L1_U0_ap_return_103;
wire   [17:0] add_bias_pre_L1_U0_ap_return_104;
wire   [17:0] add_bias_pre_L1_U0_ap_return_105;
wire   [17:0] add_bias_pre_L1_U0_ap_return_106;
wire   [17:0] add_bias_pre_L1_U0_ap_return_107;
wire   [17:0] add_bias_pre_L1_U0_ap_return_108;
wire   [17:0] add_bias_pre_L1_U0_ap_return_109;
wire   [17:0] add_bias_pre_L1_U0_ap_return_110;
wire   [17:0] add_bias_pre_L1_U0_ap_return_111;
wire   [17:0] add_bias_pre_L1_U0_ap_return_112;
wire   [17:0] add_bias_pre_L1_U0_ap_return_113;
wire   [17:0] add_bias_pre_L1_U0_ap_return_114;
wire   [17:0] add_bias_pre_L1_U0_ap_return_115;
wire   [17:0] add_bias_pre_L1_U0_ap_return_116;
wire   [17:0] add_bias_pre_L1_U0_ap_return_117;
wire   [17:0] add_bias_pre_L1_U0_ap_return_118;
wire   [17:0] add_bias_pre_L1_U0_ap_return_119;
wire   [17:0] add_bias_pre_L1_U0_ap_return_120;
wire   [17:0] add_bias_pre_L1_U0_ap_return_121;
wire   [17:0] add_bias_pre_L1_U0_ap_return_122;
wire   [17:0] add_bias_pre_L1_U0_ap_return_123;
wire   [17:0] add_bias_pre_L1_U0_ap_return_124;
wire   [17:0] add_bias_pre_L1_U0_ap_return_125;
wire   [17:0] add_bias_pre_L1_U0_ap_return_126;
wire   [17:0] add_bias_pre_L1_U0_ap_return_127;
wire   [17:0] add_bias_pre_L1_U0_ap_return_128;
wire   [17:0] add_bias_pre_L1_U0_ap_return_129;
wire   [17:0] add_bias_pre_L1_U0_ap_return_130;
wire   [17:0] add_bias_pre_L1_U0_ap_return_131;
wire   [17:0] add_bias_pre_L1_U0_ap_return_132;
wire   [17:0] add_bias_pre_L1_U0_ap_return_133;
wire   [17:0] add_bias_pre_L1_U0_ap_return_134;
wire   [17:0] add_bias_pre_L1_U0_ap_return_135;
wire   [17:0] add_bias_pre_L1_U0_ap_return_136;
wire   [17:0] add_bias_pre_L1_U0_ap_return_137;
wire   [17:0] add_bias_pre_L1_U0_ap_return_138;
wire   [17:0] add_bias_pre_L1_U0_ap_return_139;
wire   [17:0] add_bias_pre_L1_U0_ap_return_140;
wire   [17:0] add_bias_pre_L1_U0_ap_return_141;
wire   [17:0] add_bias_pre_L1_U0_ap_return_142;
wire   [17:0] add_bias_pre_L1_U0_ap_return_143;
wire   [17:0] add_bias_pre_L1_U0_ap_return_144;
wire   [17:0] add_bias_pre_L1_U0_ap_return_145;
wire   [17:0] add_bias_pre_L1_U0_ap_return_146;
wire   [17:0] add_bias_pre_L1_U0_ap_return_147;
wire   [17:0] add_bias_pre_L1_U0_ap_return_148;
wire   [17:0] add_bias_pre_L1_U0_ap_return_149;
wire   [17:0] add_bias_pre_L1_U0_ap_return_150;
wire   [17:0] add_bias_pre_L1_U0_ap_return_151;
wire   [17:0] add_bias_pre_L1_U0_ap_return_152;
wire   [17:0] add_bias_pre_L1_U0_ap_return_153;
wire   [17:0] add_bias_pre_L1_U0_ap_return_154;
wire   [17:0] add_bias_pre_L1_U0_ap_return_155;
wire   [17:0] add_bias_pre_L1_U0_ap_return_156;
wire   [17:0] add_bias_pre_L1_U0_ap_return_157;
wire   [17:0] add_bias_pre_L1_U0_ap_return_158;
wire   [17:0] add_bias_pre_L1_U0_ap_return_159;
wire   [17:0] add_bias_pre_L1_U0_ap_return_160;
wire   [17:0] add_bias_pre_L1_U0_ap_return_161;
wire   [17:0] add_bias_pre_L1_U0_ap_return_162;
wire   [17:0] add_bias_pre_L1_U0_ap_return_163;
wire   [17:0] add_bias_pre_L1_U0_ap_return_164;
wire   [17:0] add_bias_pre_L1_U0_ap_return_165;
wire   [17:0] add_bias_pre_L1_U0_ap_return_166;
wire   [17:0] add_bias_pre_L1_U0_ap_return_167;
wire   [17:0] add_bias_pre_L1_U0_ap_return_168;
wire   [17:0] add_bias_pre_L1_U0_ap_return_169;
wire   [17:0] add_bias_pre_L1_U0_ap_return_170;
wire   [17:0] add_bias_pre_L1_U0_ap_return_171;
wire   [17:0] add_bias_pre_L1_U0_ap_return_172;
wire   [17:0] add_bias_pre_L1_U0_ap_return_173;
wire   [17:0] add_bias_pre_L1_U0_ap_return_174;
wire   [17:0] add_bias_pre_L1_U0_ap_return_175;
wire   [17:0] add_bias_pre_L1_U0_ap_return_176;
wire   [17:0] add_bias_pre_L1_U0_ap_return_177;
wire   [17:0] add_bias_pre_L1_U0_ap_return_178;
wire   [17:0] add_bias_pre_L1_U0_ap_return_179;
wire   [17:0] add_bias_pre_L1_U0_ap_return_180;
wire   [17:0] add_bias_pre_L1_U0_ap_return_181;
wire   [17:0] add_bias_pre_L1_U0_ap_return_182;
wire   [17:0] add_bias_pre_L1_U0_ap_return_183;
wire   [17:0] add_bias_pre_L1_U0_ap_return_184;
wire   [17:0] add_bias_pre_L1_U0_ap_return_185;
wire   [17:0] add_bias_pre_L1_U0_ap_return_186;
wire   [17:0] add_bias_pre_L1_U0_ap_return_187;
wire   [17:0] add_bias_pre_L1_U0_ap_return_188;
wire   [17:0] add_bias_pre_L1_U0_ap_return_189;
wire   [17:0] add_bias_pre_L1_U0_ap_return_190;
wire   [17:0] add_bias_pre_L1_U0_ap_return_191;
wire   [17:0] add_bias_pre_L1_U0_ap_return_192;
wire   [17:0] add_bias_pre_L1_U0_ap_return_193;
wire   [17:0] add_bias_pre_L1_U0_ap_return_194;
wire   [17:0] add_bias_pre_L1_U0_ap_return_195;
wire   [17:0] add_bias_pre_L1_U0_ap_return_196;
wire   [17:0] add_bias_pre_L1_U0_ap_return_197;
wire   [17:0] add_bias_pre_L1_U0_ap_return_198;
wire   [17:0] add_bias_pre_L1_U0_ap_return_199;
wire   [17:0] add_bias_pre_L1_U0_ap_return_200;
wire   [17:0] add_bias_pre_L1_U0_ap_return_201;
wire   [17:0] add_bias_pre_L1_U0_ap_return_202;
wire   [17:0] add_bias_pre_L1_U0_ap_return_203;
wire   [17:0] add_bias_pre_L1_U0_ap_return_204;
wire   [17:0] add_bias_pre_L1_U0_ap_return_205;
wire   [17:0] add_bias_pre_L1_U0_ap_return_206;
wire   [17:0] add_bias_pre_L1_U0_ap_return_207;
wire   [17:0] add_bias_pre_L1_U0_ap_return_208;
wire   [17:0] add_bias_pre_L1_U0_ap_return_209;
wire   [17:0] add_bias_pre_L1_U0_ap_return_210;
wire   [17:0] add_bias_pre_L1_U0_ap_return_211;
wire   [17:0] add_bias_pre_L1_U0_ap_return_212;
wire   [17:0] add_bias_pre_L1_U0_ap_return_213;
wire   [17:0] add_bias_pre_L1_U0_ap_return_214;
wire   [17:0] add_bias_pre_L1_U0_ap_return_215;
wire   [17:0] add_bias_pre_L1_U0_ap_return_216;
wire   [17:0] add_bias_pre_L1_U0_ap_return_217;
wire   [17:0] add_bias_pre_L1_U0_ap_return_218;
wire   [17:0] add_bias_pre_L1_U0_ap_return_219;
wire   [17:0] add_bias_pre_L1_U0_ap_return_220;
wire   [17:0] add_bias_pre_L1_U0_ap_return_221;
wire   [17:0] add_bias_pre_L1_U0_ap_return_222;
wire   [17:0] add_bias_pre_L1_U0_ap_return_223;
wire   [17:0] add_bias_pre_L1_U0_ap_return_224;
wire   [17:0] add_bias_pre_L1_U0_ap_return_225;
wire   [17:0] add_bias_pre_L1_U0_ap_return_226;
wire   [17:0] add_bias_pre_L1_U0_ap_return_227;
wire   [17:0] add_bias_pre_L1_U0_ap_return_228;
wire   [17:0] add_bias_pre_L1_U0_ap_return_229;
wire   [17:0] add_bias_pre_L1_U0_ap_return_230;
wire   [17:0] add_bias_pre_L1_U0_ap_return_231;
wire   [17:0] add_bias_pre_L1_U0_ap_return_232;
wire   [17:0] add_bias_pre_L1_U0_ap_return_233;
wire   [17:0] add_bias_pre_L1_U0_ap_return_234;
wire   [17:0] add_bias_pre_L1_U0_ap_return_235;
wire   [17:0] add_bias_pre_L1_U0_ap_return_236;
wire   [17:0] add_bias_pre_L1_U0_ap_return_237;
wire   [17:0] add_bias_pre_L1_U0_ap_return_238;
wire   [17:0] add_bias_pre_L1_U0_ap_return_239;
wire   [17:0] add_bias_pre_L1_U0_ap_return_240;
wire   [17:0] add_bias_pre_L1_U0_ap_return_241;
wire   [17:0] add_bias_pre_L1_U0_ap_return_242;
wire   [17:0] add_bias_pre_L1_U0_ap_return_243;
wire   [17:0] add_bias_pre_L1_U0_ap_return_244;
wire   [17:0] add_bias_pre_L1_U0_ap_return_245;
wire   [17:0] add_bias_pre_L1_U0_ap_return_246;
wire   [17:0] add_bias_pre_L1_U0_ap_return_247;
wire   [17:0] add_bias_pre_L1_U0_ap_return_248;
wire   [17:0] add_bias_pre_L1_U0_ap_return_249;
wire   [17:0] add_bias_pre_L1_U0_ap_return_250;
wire   [17:0] add_bias_pre_L1_U0_ap_return_251;
wire   [17:0] add_bias_pre_L1_U0_ap_return_252;
wire   [17:0] add_bias_pre_L1_U0_ap_return_253;
wire   [17:0] add_bias_pre_L1_U0_ap_return_254;
wire   [17:0] add_bias_pre_L1_U0_ap_return_255;
wire   [17:0] add_bias_pre_L1_U0_ap_return_256;
wire   [17:0] add_bias_pre_L1_U0_ap_return_257;
wire   [17:0] add_bias_pre_L1_U0_ap_return_258;
wire   [17:0] add_bias_pre_L1_U0_ap_return_259;
wire   [17:0] add_bias_pre_L1_U0_ap_return_260;
wire   [17:0] add_bias_pre_L1_U0_ap_return_261;
wire   [17:0] add_bias_pre_L1_U0_ap_return_262;
wire   [17:0] add_bias_pre_L1_U0_ap_return_263;
wire   [17:0] add_bias_pre_L1_U0_ap_return_264;
wire   [17:0] add_bias_pre_L1_U0_ap_return_265;
wire   [17:0] add_bias_pre_L1_U0_ap_return_266;
wire   [17:0] add_bias_pre_L1_U0_ap_return_267;
wire   [17:0] add_bias_pre_L1_U0_ap_return_268;
wire   [17:0] add_bias_pre_L1_U0_ap_return_269;
wire   [17:0] add_bias_pre_L1_U0_ap_return_270;
wire   [17:0] add_bias_pre_L1_U0_ap_return_271;
wire   [17:0] add_bias_pre_L1_U0_ap_return_272;
wire   [17:0] add_bias_pre_L1_U0_ap_return_273;
wire   [17:0] add_bias_pre_L1_U0_ap_return_274;
wire   [17:0] add_bias_pre_L1_U0_ap_return_275;
wire   [17:0] add_bias_pre_L1_U0_ap_return_276;
wire   [17:0] add_bias_pre_L1_U0_ap_return_277;
wire   [17:0] add_bias_pre_L1_U0_ap_return_278;
wire   [17:0] add_bias_pre_L1_U0_ap_return_279;
wire   [17:0] add_bias_pre_L1_U0_ap_return_280;
wire   [17:0] add_bias_pre_L1_U0_ap_return_281;
wire   [17:0] add_bias_pre_L1_U0_ap_return_282;
wire   [17:0] add_bias_pre_L1_U0_ap_return_283;
wire   [17:0] add_bias_pre_L1_U0_ap_return_284;
wire   [17:0] add_bias_pre_L1_U0_ap_return_285;
wire   [17:0] add_bias_pre_L1_U0_ap_return_286;
wire   [17:0] add_bias_pre_L1_U0_ap_return_287;
wire   [17:0] add_bias_pre_L1_U0_ap_return_288;
wire   [17:0] add_bias_pre_L1_U0_ap_return_289;
wire   [17:0] add_bias_pre_L1_U0_ap_return_290;
wire   [17:0] add_bias_pre_L1_U0_ap_return_291;
wire   [17:0] add_bias_pre_L1_U0_ap_return_292;
wire   [17:0] add_bias_pre_L1_U0_ap_return_293;
wire   [17:0] add_bias_pre_L1_U0_ap_return_294;
wire   [17:0] add_bias_pre_L1_U0_ap_return_295;
wire   [17:0] add_bias_pre_L1_U0_ap_return_296;
wire   [17:0] add_bias_pre_L1_U0_ap_return_297;
wire   [17:0] add_bias_pre_L1_U0_ap_return_298;
wire   [17:0] add_bias_pre_L1_U0_ap_return_299;
wire   [17:0] add_bias_pre_L1_U0_ap_return_300;
wire   [17:0] add_bias_pre_L1_U0_ap_return_301;
wire   [17:0] add_bias_pre_L1_U0_ap_return_302;
wire   [17:0] add_bias_pre_L1_U0_ap_return_303;
wire   [17:0] add_bias_pre_L1_U0_ap_return_304;
wire   [17:0] add_bias_pre_L1_U0_ap_return_305;
wire   [17:0] add_bias_pre_L1_U0_ap_return_306;
wire   [17:0] add_bias_pre_L1_U0_ap_return_307;
wire   [17:0] add_bias_pre_L1_U0_ap_return_308;
wire   [17:0] add_bias_pre_L1_U0_ap_return_309;
wire   [17:0] add_bias_pre_L1_U0_ap_return_310;
wire   [17:0] add_bias_pre_L1_U0_ap_return_311;
wire   [17:0] add_bias_pre_L1_U0_ap_return_312;
wire   [17:0] add_bias_pre_L1_U0_ap_return_313;
wire   [17:0] add_bias_pre_L1_U0_ap_return_314;
wire   [17:0] add_bias_pre_L1_U0_ap_return_315;
wire   [17:0] add_bias_pre_L1_U0_ap_return_316;
wire   [17:0] add_bias_pre_L1_U0_ap_return_317;
wire   [17:0] add_bias_pre_L1_U0_ap_return_318;
wire   [17:0] add_bias_pre_L1_U0_ap_return_319;
wire   [17:0] add_bias_pre_L1_U0_ap_return_320;
wire   [17:0] add_bias_pre_L1_U0_ap_return_321;
wire   [17:0] add_bias_pre_L1_U0_ap_return_322;
wire   [17:0] add_bias_pre_L1_U0_ap_return_323;
wire   [17:0] add_bias_pre_L1_U0_ap_return_324;
wire   [17:0] add_bias_pre_L1_U0_ap_return_325;
wire   [17:0] add_bias_pre_L1_U0_ap_return_326;
wire   [17:0] add_bias_pre_L1_U0_ap_return_327;
wire   [17:0] add_bias_pre_L1_U0_ap_return_328;
wire   [17:0] add_bias_pre_L1_U0_ap_return_329;
wire   [17:0] add_bias_pre_L1_U0_ap_return_330;
wire   [17:0] add_bias_pre_L1_U0_ap_return_331;
wire   [17:0] add_bias_pre_L1_U0_ap_return_332;
wire   [17:0] add_bias_pre_L1_U0_ap_return_333;
wire   [17:0] add_bias_pre_L1_U0_ap_return_334;
wire   [17:0] add_bias_pre_L1_U0_ap_return_335;
wire   [17:0] add_bias_pre_L1_U0_ap_return_336;
wire   [17:0] add_bias_pre_L1_U0_ap_return_337;
wire   [17:0] add_bias_pre_L1_U0_ap_return_338;
wire   [17:0] add_bias_pre_L1_U0_ap_return_339;
wire   [17:0] add_bias_pre_L1_U0_ap_return_340;
wire   [17:0] add_bias_pre_L1_U0_ap_return_341;
wire   [17:0] add_bias_pre_L1_U0_ap_return_342;
wire   [17:0] add_bias_pre_L1_U0_ap_return_343;
wire   [17:0] add_bias_pre_L1_U0_ap_return_344;
wire   [17:0] add_bias_pre_L1_U0_ap_return_345;
wire   [17:0] add_bias_pre_L1_U0_ap_return_346;
wire   [17:0] add_bias_pre_L1_U0_ap_return_347;
wire   [17:0] add_bias_pre_L1_U0_ap_return_348;
wire   [17:0] add_bias_pre_L1_U0_ap_return_349;
wire   [17:0] add_bias_pre_L1_U0_ap_return_350;
wire   [17:0] add_bias_pre_L1_U0_ap_return_351;
wire   [17:0] add_bias_pre_L1_U0_ap_return_352;
wire   [17:0] add_bias_pre_L1_U0_ap_return_353;
wire   [17:0] add_bias_pre_L1_U0_ap_return_354;
wire   [17:0] add_bias_pre_L1_U0_ap_return_355;
wire   [17:0] add_bias_pre_L1_U0_ap_return_356;
wire   [17:0] add_bias_pre_L1_U0_ap_return_357;
wire   [17:0] add_bias_pre_L1_U0_ap_return_358;
wire   [17:0] add_bias_pre_L1_U0_ap_return_359;
wire   [17:0] add_bias_pre_L1_U0_ap_return_360;
wire   [17:0] add_bias_pre_L1_U0_ap_return_361;
wire   [17:0] add_bias_pre_L1_U0_ap_return_362;
wire   [17:0] add_bias_pre_L1_U0_ap_return_363;
wire   [17:0] add_bias_pre_L1_U0_ap_return_364;
wire   [17:0] add_bias_pre_L1_U0_ap_return_365;
wire   [17:0] add_bias_pre_L1_U0_ap_return_366;
wire   [17:0] add_bias_pre_L1_U0_ap_return_367;
wire   [17:0] add_bias_pre_L1_U0_ap_return_368;
wire   [17:0] add_bias_pre_L1_U0_ap_return_369;
wire   [17:0] add_bias_pre_L1_U0_ap_return_370;
wire   [17:0] add_bias_pre_L1_U0_ap_return_371;
wire   [17:0] add_bias_pre_L1_U0_ap_return_372;
wire   [17:0] add_bias_pre_L1_U0_ap_return_373;
wire   [17:0] add_bias_pre_L1_U0_ap_return_374;
wire   [17:0] add_bias_pre_L1_U0_ap_return_375;
wire   [17:0] add_bias_pre_L1_U0_ap_return_376;
wire   [17:0] add_bias_pre_L1_U0_ap_return_377;
wire   [17:0] add_bias_pre_L1_U0_ap_return_378;
wire   [17:0] add_bias_pre_L1_U0_ap_return_379;
wire   [17:0] add_bias_pre_L1_U0_ap_return_380;
wire   [17:0] add_bias_pre_L1_U0_ap_return_381;
wire   [17:0] add_bias_pre_L1_U0_ap_return_382;
wire   [17:0] add_bias_pre_L1_U0_ap_return_383;
wire   [17:0] add_bias_pre_L1_U0_ap_return_384;
wire   [17:0] add_bias_pre_L1_U0_ap_return_385;
wire   [17:0] add_bias_pre_L1_U0_ap_return_386;
wire   [17:0] add_bias_pre_L1_U0_ap_return_387;
wire   [17:0] add_bias_pre_L1_U0_ap_return_388;
wire   [17:0] add_bias_pre_L1_U0_ap_return_389;
wire   [17:0] add_bias_pre_L1_U0_ap_return_390;
wire   [17:0] add_bias_pre_L1_U0_ap_return_391;
wire   [17:0] add_bias_pre_L1_U0_ap_return_392;
wire   [17:0] add_bias_pre_L1_U0_ap_return_393;
wire   [17:0] add_bias_pre_L1_U0_ap_return_394;
wire   [17:0] add_bias_pre_L1_U0_ap_return_395;
wire   [17:0] add_bias_pre_L1_U0_ap_return_396;
wire   [17:0] add_bias_pre_L1_U0_ap_return_397;
wire   [17:0] add_bias_pre_L1_U0_ap_return_398;
wire   [17:0] add_bias_pre_L1_U0_ap_return_399;
wire    ap_channel_done_bias_added_15_10_V;
wire    bias_added_15_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_10_V;
wire    ap_sync_channel_write_bias_added_15_10_V;
wire    ap_channel_done_bias_added_15_9_V;
wire    bias_added_15_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_9_V;
wire    ap_sync_channel_write_bias_added_15_9_V;
wire    ap_channel_done_bias_added_15_8_V;
wire    bias_added_15_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_8_V;
wire    ap_sync_channel_write_bias_added_15_8_V;
wire    ap_channel_done_bias_added_15_7_V;
wire    bias_added_15_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_7_V;
wire    ap_sync_channel_write_bias_added_15_7_V;
wire    ap_channel_done_bias_added_15_6_V;
wire    bias_added_15_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_6_V;
wire    ap_sync_channel_write_bias_added_15_6_V;
wire    ap_channel_done_bias_added_15_5_V;
wire    bias_added_15_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_5_V;
wire    ap_sync_channel_write_bias_added_15_5_V;
wire    ap_channel_done_bias_added_15_4_V;
wire    bias_added_15_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_4_V;
wire    ap_sync_channel_write_bias_added_15_4_V;
wire    ap_channel_done_bias_added_15_3_V;
wire    bias_added_15_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_3_V;
wire    ap_sync_channel_write_bias_added_15_3_V;
wire    ap_channel_done_bias_added_15_2_V;
wire    bias_added_15_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_2_V;
wire    ap_sync_channel_write_bias_added_15_2_V;
wire    ap_channel_done_bias_added_15_1_V;
wire    bias_added_15_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_1_V;
wire    ap_sync_channel_write_bias_added_15_1_V;
wire    ap_channel_done_bias_added_15_0_V;
wire    bias_added_15_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_15_0_V;
wire    ap_sync_channel_write_bias_added_15_0_V;
wire    ap_channel_done_bias_added_14_25_V;
wire    bias_added_14_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_25_V;
wire    ap_sync_channel_write_bias_added_14_25_V;
wire    ap_channel_done_bias_added_14_24_V;
wire    bias_added_14_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_24_V;
wire    ap_sync_channel_write_bias_added_14_24_V;
wire    ap_channel_done_bias_added_14_23_V;
wire    bias_added_14_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_23_V;
wire    ap_sync_channel_write_bias_added_14_23_V;
wire    ap_channel_done_bias_added_14_22_V;
wire    bias_added_14_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_22_V;
wire    ap_sync_channel_write_bias_added_14_22_V;
wire    ap_channel_done_bias_added_14_21_V;
wire    bias_added_14_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_21_V;
wire    ap_sync_channel_write_bias_added_14_21_V;
wire    ap_channel_done_bias_added_14_20_V;
wire    bias_added_14_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_20_V;
wire    ap_sync_channel_write_bias_added_14_20_V;
wire    ap_channel_done_bias_added_14_19_V;
wire    bias_added_14_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_19_V;
wire    ap_sync_channel_write_bias_added_14_19_V;
wire    ap_channel_done_bias_added_14_18_V;
wire    bias_added_14_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_18_V;
wire    ap_sync_channel_write_bias_added_14_18_V;
wire    ap_channel_done_bias_added_14_17_V;
wire    bias_added_14_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_17_V;
wire    ap_sync_channel_write_bias_added_14_17_V;
wire    ap_channel_done_bias_added_14_16_V;
wire    bias_added_14_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_16_V;
wire    ap_sync_channel_write_bias_added_14_16_V;
wire    ap_channel_done_bias_added_14_15_V;
wire    bias_added_14_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_15_V;
wire    ap_sync_channel_write_bias_added_14_15_V;
wire    ap_channel_done_bias_added_14_14_V;
wire    bias_added_14_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_14_V;
wire    ap_sync_channel_write_bias_added_14_14_V;
wire    ap_channel_done_bias_added_14_13_V;
wire    bias_added_14_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_13_V;
wire    ap_sync_channel_write_bias_added_14_13_V;
wire    ap_channel_done_bias_added_14_12_V;
wire    bias_added_14_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_12_V;
wire    ap_sync_channel_write_bias_added_14_12_V;
wire    ap_channel_done_bias_added_14_11_V;
wire    bias_added_14_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_11_V;
wire    ap_sync_channel_write_bias_added_14_11_V;
wire    ap_channel_done_bias_added_14_10_V;
wire    bias_added_14_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_10_V;
wire    ap_sync_channel_write_bias_added_14_10_V;
wire    ap_channel_done_bias_added_14_9_V;
wire    bias_added_14_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_9_V;
wire    ap_sync_channel_write_bias_added_14_9_V;
wire    ap_channel_done_bias_added_14_8_V;
wire    bias_added_14_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_8_V;
wire    ap_sync_channel_write_bias_added_14_8_V;
wire    ap_channel_done_bias_added_14_7_V;
wire    bias_added_14_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_7_V;
wire    ap_sync_channel_write_bias_added_14_7_V;
wire    ap_channel_done_bias_added_14_6_V;
wire    bias_added_14_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_6_V;
wire    ap_sync_channel_write_bias_added_14_6_V;
wire    ap_channel_done_bias_added_14_5_V;
wire    bias_added_14_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_5_V;
wire    ap_sync_channel_write_bias_added_14_5_V;
wire    ap_channel_done_bias_added_14_4_V;
wire    bias_added_14_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_4_V;
wire    ap_sync_channel_write_bias_added_14_4_V;
wire    ap_channel_done_bias_added_14_3_V;
wire    bias_added_14_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_3_V;
wire    ap_sync_channel_write_bias_added_14_3_V;
wire    ap_channel_done_bias_added_14_2_V;
wire    bias_added_14_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_2_V;
wire    ap_sync_channel_write_bias_added_14_2_V;
wire    ap_channel_done_bias_added_14_1_V;
wire    bias_added_14_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_1_V;
wire    ap_sync_channel_write_bias_added_14_1_V;
wire    ap_channel_done_bias_added_14_0_V;
wire    bias_added_14_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_14_0_V;
wire    ap_sync_channel_write_bias_added_14_0_V;
wire    ap_channel_done_bias_added_13_25_V;
wire    bias_added_13_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_25_V;
wire    ap_sync_channel_write_bias_added_13_25_V;
wire    ap_channel_done_bias_added_13_24_V;
wire    bias_added_13_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_24_V;
wire    ap_sync_channel_write_bias_added_13_24_V;
wire    ap_channel_done_bias_added_13_23_V;
wire    bias_added_13_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_23_V;
wire    ap_sync_channel_write_bias_added_13_23_V;
wire    ap_channel_done_bias_added_13_22_V;
wire    bias_added_13_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_22_V;
wire    ap_sync_channel_write_bias_added_13_22_V;
wire    ap_channel_done_bias_added_13_21_V;
wire    bias_added_13_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_21_V;
wire    ap_sync_channel_write_bias_added_13_21_V;
wire    ap_channel_done_bias_added_13_20_V;
wire    bias_added_13_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_20_V;
wire    ap_sync_channel_write_bias_added_13_20_V;
wire    ap_channel_done_bias_added_13_19_V;
wire    bias_added_13_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_19_V;
wire    ap_sync_channel_write_bias_added_13_19_V;
wire    ap_channel_done_bias_added_13_18_V;
wire    bias_added_13_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_18_V;
wire    ap_sync_channel_write_bias_added_13_18_V;
wire    ap_channel_done_bias_added_13_17_V;
wire    bias_added_13_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_17_V;
wire    ap_sync_channel_write_bias_added_13_17_V;
wire    ap_channel_done_bias_added_13_16_V;
wire    bias_added_13_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_16_V;
wire    ap_sync_channel_write_bias_added_13_16_V;
wire    ap_channel_done_bias_added_13_15_V;
wire    bias_added_13_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_15_V;
wire    ap_sync_channel_write_bias_added_13_15_V;
wire    ap_channel_done_bias_added_13_14_V;
wire    bias_added_13_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_14_V;
wire    ap_sync_channel_write_bias_added_13_14_V;
wire    ap_channel_done_bias_added_13_13_V;
wire    bias_added_13_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_13_V;
wire    ap_sync_channel_write_bias_added_13_13_V;
wire    ap_channel_done_bias_added_13_12_V;
wire    bias_added_13_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_12_V;
wire    ap_sync_channel_write_bias_added_13_12_V;
wire    ap_channel_done_bias_added_13_11_V;
wire    bias_added_13_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_11_V;
wire    ap_sync_channel_write_bias_added_13_11_V;
wire    ap_channel_done_bias_added_13_10_V;
wire    bias_added_13_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_10_V;
wire    ap_sync_channel_write_bias_added_13_10_V;
wire    ap_channel_done_bias_added_13_9_V;
wire    bias_added_13_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_9_V;
wire    ap_sync_channel_write_bias_added_13_9_V;
wire    ap_channel_done_bias_added_13_8_V;
wire    bias_added_13_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_8_V;
wire    ap_sync_channel_write_bias_added_13_8_V;
wire    ap_channel_done_bias_added_13_7_V;
wire    bias_added_13_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_7_V;
wire    ap_sync_channel_write_bias_added_13_7_V;
wire    ap_channel_done_bias_added_13_6_V;
wire    bias_added_13_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_6_V;
wire    ap_sync_channel_write_bias_added_13_6_V;
wire    ap_channel_done_bias_added_13_5_V;
wire    bias_added_13_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_5_V;
wire    ap_sync_channel_write_bias_added_13_5_V;
wire    ap_channel_done_bias_added_13_4_V;
wire    bias_added_13_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_4_V;
wire    ap_sync_channel_write_bias_added_13_4_V;
wire    ap_channel_done_bias_added_13_3_V;
wire    bias_added_13_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_3_V;
wire    ap_sync_channel_write_bias_added_13_3_V;
wire    ap_channel_done_bias_added_13_2_V;
wire    bias_added_13_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_2_V;
wire    ap_sync_channel_write_bias_added_13_2_V;
wire    ap_channel_done_bias_added_13_1_V;
wire    bias_added_13_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_1_V;
wire    ap_sync_channel_write_bias_added_13_1_V;
wire    ap_channel_done_bias_added_13_0_V;
wire    bias_added_13_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_13_0_V;
wire    ap_sync_channel_write_bias_added_13_0_V;
wire    ap_channel_done_bias_added_12_25_V;
wire    bias_added_12_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_25_V;
wire    ap_sync_channel_write_bias_added_12_25_V;
wire    ap_channel_done_bias_added_12_24_V;
wire    bias_added_12_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_24_V;
wire    ap_sync_channel_write_bias_added_12_24_V;
wire    ap_channel_done_bias_added_12_23_V;
wire    bias_added_12_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_23_V;
wire    ap_sync_channel_write_bias_added_12_23_V;
wire    ap_channel_done_bias_added_12_22_V;
wire    bias_added_12_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_22_V;
wire    ap_sync_channel_write_bias_added_12_22_V;
wire    ap_channel_done_bias_added_12_21_V;
wire    bias_added_12_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_21_V;
wire    ap_sync_channel_write_bias_added_12_21_V;
wire    ap_channel_done_bias_added_12_20_V;
wire    bias_added_12_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_20_V;
wire    ap_sync_channel_write_bias_added_12_20_V;
wire    ap_channel_done_bias_added_12_19_V;
wire    bias_added_12_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_19_V;
wire    ap_sync_channel_write_bias_added_12_19_V;
wire    ap_channel_done_bias_added_12_18_V;
wire    bias_added_12_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_18_V;
wire    ap_sync_channel_write_bias_added_12_18_V;
wire    ap_channel_done_bias_added_12_17_V;
wire    bias_added_12_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_17_V;
wire    ap_sync_channel_write_bias_added_12_17_V;
wire    ap_channel_done_bias_added_12_16_V;
wire    bias_added_12_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_16_V;
wire    ap_sync_channel_write_bias_added_12_16_V;
wire    ap_channel_done_bias_added_12_15_V;
wire    bias_added_12_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_15_V;
wire    ap_sync_channel_write_bias_added_12_15_V;
wire    ap_channel_done_bias_added_12_14_V;
wire    bias_added_12_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_14_V;
wire    ap_sync_channel_write_bias_added_12_14_V;
wire    ap_channel_done_bias_added_12_13_V;
wire    bias_added_12_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_13_V;
wire    ap_sync_channel_write_bias_added_12_13_V;
wire    ap_channel_done_bias_added_12_12_V;
wire    bias_added_12_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_12_V;
wire    ap_sync_channel_write_bias_added_12_12_V;
wire    ap_channel_done_bias_added_12_11_V;
wire    bias_added_12_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_11_V;
wire    ap_sync_channel_write_bias_added_12_11_V;
wire    ap_channel_done_bias_added_12_10_V;
wire    bias_added_12_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_10_V;
wire    ap_sync_channel_write_bias_added_12_10_V;
wire    ap_channel_done_bias_added_12_9_V;
wire    bias_added_12_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_9_V;
wire    ap_sync_channel_write_bias_added_12_9_V;
wire    ap_channel_done_bias_added_12_8_V;
wire    bias_added_12_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_8_V;
wire    ap_sync_channel_write_bias_added_12_8_V;
wire    ap_channel_done_bias_added_12_7_V;
wire    bias_added_12_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_7_V;
wire    ap_sync_channel_write_bias_added_12_7_V;
wire    ap_channel_done_bias_added_12_6_V;
wire    bias_added_12_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_6_V;
wire    ap_sync_channel_write_bias_added_12_6_V;
wire    ap_channel_done_bias_added_12_5_V;
wire    bias_added_12_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_5_V;
wire    ap_sync_channel_write_bias_added_12_5_V;
wire    ap_channel_done_bias_added_12_4_V;
wire    bias_added_12_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_4_V;
wire    ap_sync_channel_write_bias_added_12_4_V;
wire    ap_channel_done_bias_added_12_3_V;
wire    bias_added_12_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_3_V;
wire    ap_sync_channel_write_bias_added_12_3_V;
wire    ap_channel_done_bias_added_12_2_V;
wire    bias_added_12_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_2_V;
wire    ap_sync_channel_write_bias_added_12_2_V;
wire    ap_channel_done_bias_added_12_1_V;
wire    bias_added_12_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_1_V;
wire    ap_sync_channel_write_bias_added_12_1_V;
wire    ap_channel_done_bias_added_12_0_V;
wire    bias_added_12_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_12_0_V;
wire    ap_sync_channel_write_bias_added_12_0_V;
wire    ap_channel_done_bias_added_11_25_V;
wire    bias_added_11_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_25_V;
wire    ap_sync_channel_write_bias_added_11_25_V;
wire    ap_channel_done_bias_added_11_24_V;
wire    bias_added_11_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_24_V;
wire    ap_sync_channel_write_bias_added_11_24_V;
wire    ap_channel_done_bias_added_11_23_V;
wire    bias_added_11_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_23_V;
wire    ap_sync_channel_write_bias_added_11_23_V;
wire    ap_channel_done_bias_added_11_22_V;
wire    bias_added_11_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_22_V;
wire    ap_sync_channel_write_bias_added_11_22_V;
wire    ap_channel_done_bias_added_11_21_V;
wire    bias_added_11_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_21_V;
wire    ap_sync_channel_write_bias_added_11_21_V;
wire    ap_channel_done_bias_added_11_20_V;
wire    bias_added_11_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_20_V;
wire    ap_sync_channel_write_bias_added_11_20_V;
wire    ap_channel_done_bias_added_11_19_V;
wire    bias_added_11_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_19_V;
wire    ap_sync_channel_write_bias_added_11_19_V;
wire    ap_channel_done_bias_added_11_18_V;
wire    bias_added_11_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_18_V;
wire    ap_sync_channel_write_bias_added_11_18_V;
wire    ap_channel_done_bias_added_11_17_V;
wire    bias_added_11_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_17_V;
wire    ap_sync_channel_write_bias_added_11_17_V;
wire    ap_channel_done_bias_added_11_16_V;
wire    bias_added_11_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_16_V;
wire    ap_sync_channel_write_bias_added_11_16_V;
wire    ap_channel_done_bias_added_11_15_V;
wire    bias_added_11_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_15_V;
wire    ap_sync_channel_write_bias_added_11_15_V;
wire    ap_channel_done_bias_added_11_14_V;
wire    bias_added_11_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_14_V;
wire    ap_sync_channel_write_bias_added_11_14_V;
wire    ap_channel_done_bias_added_11_13_V;
wire    bias_added_11_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_13_V;
wire    ap_sync_channel_write_bias_added_11_13_V;
wire    ap_channel_done_bias_added_11_12_V;
wire    bias_added_11_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_12_V;
wire    ap_sync_channel_write_bias_added_11_12_V;
wire    ap_channel_done_bias_added_11_11_V;
wire    bias_added_11_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_11_V;
wire    ap_sync_channel_write_bias_added_11_11_V;
wire    ap_channel_done_bias_added_11_10_V;
wire    bias_added_11_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_10_V;
wire    ap_sync_channel_write_bias_added_11_10_V;
wire    ap_channel_done_bias_added_11_9_V;
wire    bias_added_11_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_9_V;
wire    ap_sync_channel_write_bias_added_11_9_V;
wire    ap_channel_done_bias_added_11_8_V;
wire    bias_added_11_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_8_V;
wire    ap_sync_channel_write_bias_added_11_8_V;
wire    ap_channel_done_bias_added_11_7_V;
wire    bias_added_11_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_7_V;
wire    ap_sync_channel_write_bias_added_11_7_V;
wire    ap_channel_done_bias_added_11_6_V;
wire    bias_added_11_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_6_V;
wire    ap_sync_channel_write_bias_added_11_6_V;
wire    ap_channel_done_bias_added_11_5_V;
wire    bias_added_11_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_5_V;
wire    ap_sync_channel_write_bias_added_11_5_V;
wire    ap_channel_done_bias_added_11_4_V;
wire    bias_added_11_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_4_V;
wire    ap_sync_channel_write_bias_added_11_4_V;
wire    ap_channel_done_bias_added_11_3_V;
wire    bias_added_11_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_3_V;
wire    ap_sync_channel_write_bias_added_11_3_V;
wire    ap_channel_done_bias_added_11_2_V;
wire    bias_added_11_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_2_V;
wire    ap_sync_channel_write_bias_added_11_2_V;
wire    ap_channel_done_bias_added_11_1_V;
wire    bias_added_11_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_1_V;
wire    ap_sync_channel_write_bias_added_11_1_V;
wire    ap_channel_done_bias_added_11_0_V;
wire    bias_added_11_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_11_0_V;
wire    ap_sync_channel_write_bias_added_11_0_V;
wire    ap_channel_done_bias_added_10_25_V;
wire    bias_added_10_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_25_V;
wire    ap_sync_channel_write_bias_added_10_25_V;
wire    ap_channel_done_bias_added_10_24_V;
wire    bias_added_10_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_24_V;
wire    ap_sync_channel_write_bias_added_10_24_V;
wire    ap_channel_done_bias_added_10_23_V;
wire    bias_added_10_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_23_V;
wire    ap_sync_channel_write_bias_added_10_23_V;
wire    ap_channel_done_bias_added_10_22_V;
wire    bias_added_10_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_22_V;
wire    ap_sync_channel_write_bias_added_10_22_V;
wire    ap_channel_done_bias_added_10_21_V;
wire    bias_added_10_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_21_V;
wire    ap_sync_channel_write_bias_added_10_21_V;
wire    ap_channel_done_bias_added_10_20_V;
wire    bias_added_10_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_20_V;
wire    ap_sync_channel_write_bias_added_10_20_V;
wire    ap_channel_done_bias_added_10_19_V;
wire    bias_added_10_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_19_V;
wire    ap_sync_channel_write_bias_added_10_19_V;
wire    ap_channel_done_bias_added_10_18_V;
wire    bias_added_10_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_18_V;
wire    ap_sync_channel_write_bias_added_10_18_V;
wire    ap_channel_done_bias_added_10_17_V;
wire    bias_added_10_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_17_V;
wire    ap_sync_channel_write_bias_added_10_17_V;
wire    ap_channel_done_bias_added_10_16_V;
wire    bias_added_10_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_16_V;
wire    ap_sync_channel_write_bias_added_10_16_V;
wire    ap_channel_done_bias_added_10_15_V;
wire    bias_added_10_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_15_V;
wire    ap_sync_channel_write_bias_added_10_15_V;
wire    ap_channel_done_bias_added_10_14_V;
wire    bias_added_10_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_14_V;
wire    ap_sync_channel_write_bias_added_10_14_V;
wire    ap_channel_done_bias_added_10_13_V;
wire    bias_added_10_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_13_V;
wire    ap_sync_channel_write_bias_added_10_13_V;
wire    ap_channel_done_bias_added_10_12_V;
wire    bias_added_10_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_12_V;
wire    ap_sync_channel_write_bias_added_10_12_V;
wire    ap_channel_done_bias_added_10_11_V;
wire    bias_added_10_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_11_V;
wire    ap_sync_channel_write_bias_added_10_11_V;
wire    ap_channel_done_bias_added_10_10_V;
wire    bias_added_10_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_10_V;
wire    ap_sync_channel_write_bias_added_10_10_V;
wire    ap_channel_done_bias_added_10_9_V;
wire    bias_added_10_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_9_V;
wire    ap_sync_channel_write_bias_added_10_9_V;
wire    ap_channel_done_bias_added_10_8_V;
wire    bias_added_10_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_8_V;
wire    ap_sync_channel_write_bias_added_10_8_V;
wire    ap_channel_done_bias_added_10_7_V;
wire    bias_added_10_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_7_V;
wire    ap_sync_channel_write_bias_added_10_7_V;
wire    ap_channel_done_bias_added_10_6_V;
wire    bias_added_10_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_6_V;
wire    ap_sync_channel_write_bias_added_10_6_V;
wire    ap_channel_done_bias_added_10_5_V;
wire    bias_added_10_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_5_V;
wire    ap_sync_channel_write_bias_added_10_5_V;
wire    ap_channel_done_bias_added_10_4_V;
wire    bias_added_10_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_4_V;
wire    ap_sync_channel_write_bias_added_10_4_V;
wire    ap_channel_done_bias_added_10_3_V;
wire    bias_added_10_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_3_V;
wire    ap_sync_channel_write_bias_added_10_3_V;
wire    ap_channel_done_bias_added_10_2_V;
wire    bias_added_10_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_2_V;
wire    ap_sync_channel_write_bias_added_10_2_V;
wire    ap_channel_done_bias_added_10_1_V;
wire    bias_added_10_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_1_V;
wire    ap_sync_channel_write_bias_added_10_1_V;
wire    ap_channel_done_bias_added_10_0_V;
wire    bias_added_10_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_10_0_V;
wire    ap_sync_channel_write_bias_added_10_0_V;
wire    ap_channel_done_bias_added_9_25_V;
wire    bias_added_9_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_25_V;
wire    ap_sync_channel_write_bias_added_9_25_V;
wire    ap_channel_done_bias_added_9_24_V;
wire    bias_added_9_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_24_V;
wire    ap_sync_channel_write_bias_added_9_24_V;
wire    ap_channel_done_bias_added_9_23_V;
wire    bias_added_9_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_23_V;
wire    ap_sync_channel_write_bias_added_9_23_V;
wire    ap_channel_done_bias_added_9_22_V;
wire    bias_added_9_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_22_V;
wire    ap_sync_channel_write_bias_added_9_22_V;
wire    ap_channel_done_bias_added_9_21_V;
wire    bias_added_9_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_21_V;
wire    ap_sync_channel_write_bias_added_9_21_V;
wire    ap_channel_done_bias_added_9_20_V;
wire    bias_added_9_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_20_V;
wire    ap_sync_channel_write_bias_added_9_20_V;
wire    ap_channel_done_bias_added_9_19_V;
wire    bias_added_9_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_19_V;
wire    ap_sync_channel_write_bias_added_9_19_V;
wire    ap_channel_done_bias_added_9_18_V;
wire    bias_added_9_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_18_V;
wire    ap_sync_channel_write_bias_added_9_18_V;
wire    ap_channel_done_bias_added_9_17_V;
wire    bias_added_9_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_17_V;
wire    ap_sync_channel_write_bias_added_9_17_V;
wire    ap_channel_done_bias_added_9_16_V;
wire    bias_added_9_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_16_V;
wire    ap_sync_channel_write_bias_added_9_16_V;
wire    ap_channel_done_bias_added_9_15_V;
wire    bias_added_9_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_15_V;
wire    ap_sync_channel_write_bias_added_9_15_V;
wire    ap_channel_done_bias_added_9_14_V;
wire    bias_added_9_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_14_V;
wire    ap_sync_channel_write_bias_added_9_14_V;
wire    ap_channel_done_bias_added_9_13_V;
wire    bias_added_9_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_13_V;
wire    ap_sync_channel_write_bias_added_9_13_V;
wire    ap_channel_done_bias_added_9_12_V;
wire    bias_added_9_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_12_V;
wire    ap_sync_channel_write_bias_added_9_12_V;
wire    ap_channel_done_bias_added_9_11_V;
wire    bias_added_9_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_11_V;
wire    ap_sync_channel_write_bias_added_9_11_V;
wire    ap_channel_done_bias_added_9_10_V;
wire    bias_added_9_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_10_V;
wire    ap_sync_channel_write_bias_added_9_10_V;
wire    ap_channel_done_bias_added_9_9_V;
wire    bias_added_9_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_9_V;
wire    ap_sync_channel_write_bias_added_9_9_V;
wire    ap_channel_done_bias_added_9_8_V;
wire    bias_added_9_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_8_V;
wire    ap_sync_channel_write_bias_added_9_8_V;
wire    ap_channel_done_bias_added_9_7_V;
wire    bias_added_9_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_7_V;
wire    ap_sync_channel_write_bias_added_9_7_V;
wire    ap_channel_done_bias_added_9_6_V;
wire    bias_added_9_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_6_V;
wire    ap_sync_channel_write_bias_added_9_6_V;
wire    ap_channel_done_bias_added_9_5_V;
wire    bias_added_9_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_5_V;
wire    ap_sync_channel_write_bias_added_9_5_V;
wire    ap_channel_done_bias_added_9_4_V;
wire    bias_added_9_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_4_V;
wire    ap_sync_channel_write_bias_added_9_4_V;
wire    ap_channel_done_bias_added_9_3_V;
wire    bias_added_9_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_3_V;
wire    ap_sync_channel_write_bias_added_9_3_V;
wire    ap_channel_done_bias_added_9_2_V;
wire    bias_added_9_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_2_V;
wire    ap_sync_channel_write_bias_added_9_2_V;
wire    ap_channel_done_bias_added_9_1_V;
wire    bias_added_9_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_1_V;
wire    ap_sync_channel_write_bias_added_9_1_V;
wire    ap_channel_done_bias_added_9_0_V;
wire    bias_added_9_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_9_0_V;
wire    ap_sync_channel_write_bias_added_9_0_V;
wire    ap_channel_done_bias_added_8_25_V;
wire    bias_added_8_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_25_V;
wire    ap_sync_channel_write_bias_added_8_25_V;
wire    ap_channel_done_bias_added_8_24_V;
wire    bias_added_8_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_24_V;
wire    ap_sync_channel_write_bias_added_8_24_V;
wire    ap_channel_done_bias_added_8_23_V;
wire    bias_added_8_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_23_V;
wire    ap_sync_channel_write_bias_added_8_23_V;
wire    ap_channel_done_bias_added_8_22_V;
wire    bias_added_8_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_22_V;
wire    ap_sync_channel_write_bias_added_8_22_V;
wire    ap_channel_done_bias_added_8_21_V;
wire    bias_added_8_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_21_V;
wire    ap_sync_channel_write_bias_added_8_21_V;
wire    ap_channel_done_bias_added_8_20_V;
wire    bias_added_8_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_20_V;
wire    ap_sync_channel_write_bias_added_8_20_V;
wire    ap_channel_done_bias_added_8_19_V;
wire    bias_added_8_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_19_V;
wire    ap_sync_channel_write_bias_added_8_19_V;
wire    ap_channel_done_bias_added_8_18_V;
wire    bias_added_8_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_18_V;
wire    ap_sync_channel_write_bias_added_8_18_V;
wire    ap_channel_done_bias_added_8_17_V;
wire    bias_added_8_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_17_V;
wire    ap_sync_channel_write_bias_added_8_17_V;
wire    ap_channel_done_bias_added_8_16_V;
wire    bias_added_8_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_16_V;
wire    ap_sync_channel_write_bias_added_8_16_V;
wire    ap_channel_done_bias_added_8_15_V;
wire    bias_added_8_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_15_V;
wire    ap_sync_channel_write_bias_added_8_15_V;
wire    ap_channel_done_bias_added_8_14_V;
wire    bias_added_8_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_14_V;
wire    ap_sync_channel_write_bias_added_8_14_V;
wire    ap_channel_done_bias_added_8_13_V;
wire    bias_added_8_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_13_V;
wire    ap_sync_channel_write_bias_added_8_13_V;
wire    ap_channel_done_bias_added_8_12_V;
wire    bias_added_8_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_12_V;
wire    ap_sync_channel_write_bias_added_8_12_V;
wire    ap_channel_done_bias_added_8_11_V;
wire    bias_added_8_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_11_V;
wire    ap_sync_channel_write_bias_added_8_11_V;
wire    ap_channel_done_bias_added_8_10_V;
wire    bias_added_8_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_10_V;
wire    ap_sync_channel_write_bias_added_8_10_V;
wire    ap_channel_done_bias_added_8_9_V;
wire    bias_added_8_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_9_V;
wire    ap_sync_channel_write_bias_added_8_9_V;
wire    ap_channel_done_bias_added_8_8_V;
wire    bias_added_8_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_8_V;
wire    ap_sync_channel_write_bias_added_8_8_V;
wire    ap_channel_done_bias_added_8_7_V;
wire    bias_added_8_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_7_V;
wire    ap_sync_channel_write_bias_added_8_7_V;
wire    ap_channel_done_bias_added_8_6_V;
wire    bias_added_8_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_6_V;
wire    ap_sync_channel_write_bias_added_8_6_V;
wire    ap_channel_done_bias_added_8_5_V;
wire    bias_added_8_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_5_V;
wire    ap_sync_channel_write_bias_added_8_5_V;
wire    ap_channel_done_bias_added_8_4_V;
wire    bias_added_8_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_4_V;
wire    ap_sync_channel_write_bias_added_8_4_V;
wire    ap_channel_done_bias_added_8_3_V;
wire    bias_added_8_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_3_V;
wire    ap_sync_channel_write_bias_added_8_3_V;
wire    ap_channel_done_bias_added_8_2_V;
wire    bias_added_8_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_2_V;
wire    ap_sync_channel_write_bias_added_8_2_V;
wire    ap_channel_done_bias_added_8_1_V;
wire    bias_added_8_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_1_V;
wire    ap_sync_channel_write_bias_added_8_1_V;
wire    ap_channel_done_bias_added_8_0_V;
wire    bias_added_8_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_8_0_V;
wire    ap_sync_channel_write_bias_added_8_0_V;
wire    ap_channel_done_bias_added_7_25_V;
wire    bias_added_7_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_25_V;
wire    ap_sync_channel_write_bias_added_7_25_V;
wire    ap_channel_done_bias_added_7_24_V;
wire    bias_added_7_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_24_V;
wire    ap_sync_channel_write_bias_added_7_24_V;
wire    ap_channel_done_bias_added_7_23_V;
wire    bias_added_7_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_23_V;
wire    ap_sync_channel_write_bias_added_7_23_V;
wire    ap_channel_done_bias_added_7_22_V;
wire    bias_added_7_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_22_V;
wire    ap_sync_channel_write_bias_added_7_22_V;
wire    ap_channel_done_bias_added_7_21_V;
wire    bias_added_7_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_21_V;
wire    ap_sync_channel_write_bias_added_7_21_V;
wire    ap_channel_done_bias_added_7_20_V;
wire    bias_added_7_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_20_V;
wire    ap_sync_channel_write_bias_added_7_20_V;
wire    ap_channel_done_bias_added_7_19_V;
wire    bias_added_7_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_19_V;
wire    ap_sync_channel_write_bias_added_7_19_V;
wire    ap_channel_done_bias_added_7_18_V;
wire    bias_added_7_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_18_V;
wire    ap_sync_channel_write_bias_added_7_18_V;
wire    ap_channel_done_bias_added_7_17_V;
wire    bias_added_7_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_17_V;
wire    ap_sync_channel_write_bias_added_7_17_V;
wire    ap_channel_done_bias_added_7_16_V;
wire    bias_added_7_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_16_V;
wire    ap_sync_channel_write_bias_added_7_16_V;
wire    ap_channel_done_bias_added_7_15_V;
wire    bias_added_7_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_15_V;
wire    ap_sync_channel_write_bias_added_7_15_V;
wire    ap_channel_done_bias_added_7_14_V;
wire    bias_added_7_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_14_V;
wire    ap_sync_channel_write_bias_added_7_14_V;
wire    ap_channel_done_bias_added_7_13_V;
wire    bias_added_7_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_13_V;
wire    ap_sync_channel_write_bias_added_7_13_V;
wire    ap_channel_done_bias_added_7_12_V;
wire    bias_added_7_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_12_V;
wire    ap_sync_channel_write_bias_added_7_12_V;
wire    ap_channel_done_bias_added_7_11_V;
wire    bias_added_7_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_11_V;
wire    ap_sync_channel_write_bias_added_7_11_V;
wire    ap_channel_done_bias_added_7_10_V;
wire    bias_added_7_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_10_V;
wire    ap_sync_channel_write_bias_added_7_10_V;
wire    ap_channel_done_bias_added_7_9_V;
wire    bias_added_7_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_9_V;
wire    ap_sync_channel_write_bias_added_7_9_V;
wire    ap_channel_done_bias_added_7_8_V;
wire    bias_added_7_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_8_V;
wire    ap_sync_channel_write_bias_added_7_8_V;
wire    ap_channel_done_bias_added_7_7_V;
wire    bias_added_7_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_7_V;
wire    ap_sync_channel_write_bias_added_7_7_V;
wire    ap_channel_done_bias_added_7_6_V;
wire    bias_added_7_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_6_V;
wire    ap_sync_channel_write_bias_added_7_6_V;
wire    ap_channel_done_bias_added_7_5_V;
wire    bias_added_7_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_5_V;
wire    ap_sync_channel_write_bias_added_7_5_V;
wire    ap_channel_done_bias_added_7_4_V;
wire    bias_added_7_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_4_V;
wire    ap_sync_channel_write_bias_added_7_4_V;
wire    ap_channel_done_bias_added_7_3_V;
wire    bias_added_7_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_3_V;
wire    ap_sync_channel_write_bias_added_7_3_V;
wire    ap_channel_done_bias_added_7_2_V;
wire    bias_added_7_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_2_V;
wire    ap_sync_channel_write_bias_added_7_2_V;
wire    ap_channel_done_bias_added_7_1_V;
wire    bias_added_7_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_1_V;
wire    ap_sync_channel_write_bias_added_7_1_V;
wire    ap_channel_done_bias_added_7_0_V;
wire    bias_added_7_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_7_0_V;
wire    ap_sync_channel_write_bias_added_7_0_V;
wire    ap_channel_done_bias_added_6_25_V;
wire    bias_added_6_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_25_V;
wire    ap_sync_channel_write_bias_added_6_25_V;
wire    ap_channel_done_bias_added_6_24_V;
wire    bias_added_6_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_24_V;
wire    ap_sync_channel_write_bias_added_6_24_V;
wire    ap_channel_done_bias_added_6_23_V;
wire    bias_added_6_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_23_V;
wire    ap_sync_channel_write_bias_added_6_23_V;
wire    ap_channel_done_bias_added_6_22_V;
wire    bias_added_6_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_22_V;
wire    ap_sync_channel_write_bias_added_6_22_V;
wire    ap_channel_done_bias_added_6_21_V;
wire    bias_added_6_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_21_V;
wire    ap_sync_channel_write_bias_added_6_21_V;
wire    ap_channel_done_bias_added_6_20_V;
wire    bias_added_6_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_20_V;
wire    ap_sync_channel_write_bias_added_6_20_V;
wire    ap_channel_done_bias_added_6_19_V;
wire    bias_added_6_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_19_V;
wire    ap_sync_channel_write_bias_added_6_19_V;
wire    ap_channel_done_bias_added_6_18_V;
wire    bias_added_6_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_18_V;
wire    ap_sync_channel_write_bias_added_6_18_V;
wire    ap_channel_done_bias_added_6_17_V;
wire    bias_added_6_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_17_V;
wire    ap_sync_channel_write_bias_added_6_17_V;
wire    ap_channel_done_bias_added_6_16_V;
wire    bias_added_6_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_16_V;
wire    ap_sync_channel_write_bias_added_6_16_V;
wire    ap_channel_done_bias_added_6_15_V;
wire    bias_added_6_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_15_V;
wire    ap_sync_channel_write_bias_added_6_15_V;
wire    ap_channel_done_bias_added_6_14_V;
wire    bias_added_6_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_14_V;
wire    ap_sync_channel_write_bias_added_6_14_V;
wire    ap_channel_done_bias_added_6_13_V;
wire    bias_added_6_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_13_V;
wire    ap_sync_channel_write_bias_added_6_13_V;
wire    ap_channel_done_bias_added_6_12_V;
wire    bias_added_6_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_12_V;
wire    ap_sync_channel_write_bias_added_6_12_V;
wire    ap_channel_done_bias_added_6_11_V;
wire    bias_added_6_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_11_V;
wire    ap_sync_channel_write_bias_added_6_11_V;
wire    ap_channel_done_bias_added_6_10_V;
wire    bias_added_6_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_10_V;
wire    ap_sync_channel_write_bias_added_6_10_V;
wire    ap_channel_done_bias_added_6_9_V;
wire    bias_added_6_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_9_V;
wire    ap_sync_channel_write_bias_added_6_9_V;
wire    ap_channel_done_bias_added_6_8_V;
wire    bias_added_6_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_8_V;
wire    ap_sync_channel_write_bias_added_6_8_V;
wire    ap_channel_done_bias_added_6_7_V;
wire    bias_added_6_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_7_V;
wire    ap_sync_channel_write_bias_added_6_7_V;
wire    ap_channel_done_bias_added_6_6_V;
wire    bias_added_6_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_6_V;
wire    ap_sync_channel_write_bias_added_6_6_V;
wire    ap_channel_done_bias_added_6_5_V;
wire    bias_added_6_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_5_V;
wire    ap_sync_channel_write_bias_added_6_5_V;
wire    ap_channel_done_bias_added_6_4_V;
wire    bias_added_6_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_4_V;
wire    ap_sync_channel_write_bias_added_6_4_V;
wire    ap_channel_done_bias_added_6_3_V;
wire    bias_added_6_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_3_V;
wire    ap_sync_channel_write_bias_added_6_3_V;
wire    ap_channel_done_bias_added_6_2_V;
wire    bias_added_6_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_2_V;
wire    ap_sync_channel_write_bias_added_6_2_V;
wire    ap_channel_done_bias_added_6_1_V;
wire    bias_added_6_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_1_V;
wire    ap_sync_channel_write_bias_added_6_1_V;
wire    ap_channel_done_bias_added_6_0_V;
wire    bias_added_6_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_6_0_V;
wire    ap_sync_channel_write_bias_added_6_0_V;
wire    ap_channel_done_bias_added_5_25_V;
wire    bias_added_5_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_25_V;
wire    ap_sync_channel_write_bias_added_5_25_V;
wire    ap_channel_done_bias_added_5_24_V;
wire    bias_added_5_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_24_V;
wire    ap_sync_channel_write_bias_added_5_24_V;
wire    ap_channel_done_bias_added_5_23_V;
wire    bias_added_5_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_23_V;
wire    ap_sync_channel_write_bias_added_5_23_V;
wire    ap_channel_done_bias_added_5_22_V;
wire    bias_added_5_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_22_V;
wire    ap_sync_channel_write_bias_added_5_22_V;
wire    ap_channel_done_bias_added_5_21_V;
wire    bias_added_5_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_21_V;
wire    ap_sync_channel_write_bias_added_5_21_V;
wire    ap_channel_done_bias_added_5_20_V;
wire    bias_added_5_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_20_V;
wire    ap_sync_channel_write_bias_added_5_20_V;
wire    ap_channel_done_bias_added_5_19_V;
wire    bias_added_5_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_19_V;
wire    ap_sync_channel_write_bias_added_5_19_V;
wire    ap_channel_done_bias_added_5_18_V;
wire    bias_added_5_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_18_V;
wire    ap_sync_channel_write_bias_added_5_18_V;
wire    ap_channel_done_bias_added_5_17_V;
wire    bias_added_5_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_17_V;
wire    ap_sync_channel_write_bias_added_5_17_V;
wire    ap_channel_done_bias_added_5_16_V;
wire    bias_added_5_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_16_V;
wire    ap_sync_channel_write_bias_added_5_16_V;
wire    ap_channel_done_bias_added_5_15_V;
wire    bias_added_5_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_15_V;
wire    ap_sync_channel_write_bias_added_5_15_V;
wire    ap_channel_done_bias_added_5_14_V;
wire    bias_added_5_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_14_V;
wire    ap_sync_channel_write_bias_added_5_14_V;
wire    ap_channel_done_bias_added_5_13_V;
wire    bias_added_5_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_13_V;
wire    ap_sync_channel_write_bias_added_5_13_V;
wire    ap_channel_done_bias_added_5_12_V;
wire    bias_added_5_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_12_V;
wire    ap_sync_channel_write_bias_added_5_12_V;
wire    ap_channel_done_bias_added_5_11_V;
wire    bias_added_5_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_11_V;
wire    ap_sync_channel_write_bias_added_5_11_V;
wire    ap_channel_done_bias_added_5_10_V;
wire    bias_added_5_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_10_V;
wire    ap_sync_channel_write_bias_added_5_10_V;
wire    ap_channel_done_bias_added_5_9_V;
wire    bias_added_5_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_9_V;
wire    ap_sync_channel_write_bias_added_5_9_V;
wire    ap_channel_done_bias_added_5_8_V;
wire    bias_added_5_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_8_V;
wire    ap_sync_channel_write_bias_added_5_8_V;
wire    ap_channel_done_bias_added_5_7_V;
wire    bias_added_5_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_7_V;
wire    ap_sync_channel_write_bias_added_5_7_V;
wire    ap_channel_done_bias_added_5_6_V;
wire    bias_added_5_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_6_V;
wire    ap_sync_channel_write_bias_added_5_6_V;
wire    ap_channel_done_bias_added_5_5_V;
wire    bias_added_5_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_5_V;
wire    ap_sync_channel_write_bias_added_5_5_V;
wire    ap_channel_done_bias_added_5_4_V;
wire    bias_added_5_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_4_V;
wire    ap_sync_channel_write_bias_added_5_4_V;
wire    ap_channel_done_bias_added_5_3_V;
wire    bias_added_5_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_3_V;
wire    ap_sync_channel_write_bias_added_5_3_V;
wire    ap_channel_done_bias_added_5_2_V;
wire    bias_added_5_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_2_V;
wire    ap_sync_channel_write_bias_added_5_2_V;
wire    ap_channel_done_bias_added_5_1_V;
wire    bias_added_5_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_1_V;
wire    ap_sync_channel_write_bias_added_5_1_V;
wire    ap_channel_done_bias_added_5_0_V;
wire    bias_added_5_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_5_0_V;
wire    ap_sync_channel_write_bias_added_5_0_V;
wire    ap_channel_done_bias_added_4_25_V;
wire    bias_added_4_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_25_V;
wire    ap_sync_channel_write_bias_added_4_25_V;
wire    ap_channel_done_bias_added_4_24_V;
wire    bias_added_4_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_24_V;
wire    ap_sync_channel_write_bias_added_4_24_V;
wire    ap_channel_done_bias_added_4_23_V;
wire    bias_added_4_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_23_V;
wire    ap_sync_channel_write_bias_added_4_23_V;
wire    ap_channel_done_bias_added_4_22_V;
wire    bias_added_4_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_22_V;
wire    ap_sync_channel_write_bias_added_4_22_V;
wire    ap_channel_done_bias_added_4_21_V;
wire    bias_added_4_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_21_V;
wire    ap_sync_channel_write_bias_added_4_21_V;
wire    ap_channel_done_bias_added_4_20_V;
wire    bias_added_4_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_20_V;
wire    ap_sync_channel_write_bias_added_4_20_V;
wire    ap_channel_done_bias_added_4_19_V;
wire    bias_added_4_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_19_V;
wire    ap_sync_channel_write_bias_added_4_19_V;
wire    ap_channel_done_bias_added_4_18_V;
wire    bias_added_4_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_18_V;
wire    ap_sync_channel_write_bias_added_4_18_V;
wire    ap_channel_done_bias_added_4_17_V;
wire    bias_added_4_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_17_V;
wire    ap_sync_channel_write_bias_added_4_17_V;
wire    ap_channel_done_bias_added_4_16_V;
wire    bias_added_4_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_16_V;
wire    ap_sync_channel_write_bias_added_4_16_V;
wire    ap_channel_done_bias_added_4_15_V;
wire    bias_added_4_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_15_V;
wire    ap_sync_channel_write_bias_added_4_15_V;
wire    ap_channel_done_bias_added_4_14_V;
wire    bias_added_4_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_14_V;
wire    ap_sync_channel_write_bias_added_4_14_V;
wire    ap_channel_done_bias_added_4_13_V;
wire    bias_added_4_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_13_V;
wire    ap_sync_channel_write_bias_added_4_13_V;
wire    ap_channel_done_bias_added_4_12_V;
wire    bias_added_4_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_12_V;
wire    ap_sync_channel_write_bias_added_4_12_V;
wire    ap_channel_done_bias_added_4_11_V;
wire    bias_added_4_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_11_V;
wire    ap_sync_channel_write_bias_added_4_11_V;
wire    ap_channel_done_bias_added_4_10_V;
wire    bias_added_4_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_10_V;
wire    ap_sync_channel_write_bias_added_4_10_V;
wire    ap_channel_done_bias_added_4_9_V;
wire    bias_added_4_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_9_V;
wire    ap_sync_channel_write_bias_added_4_9_V;
wire    ap_channel_done_bias_added_4_8_V;
wire    bias_added_4_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_8_V;
wire    ap_sync_channel_write_bias_added_4_8_V;
wire    ap_channel_done_bias_added_4_7_V;
wire    bias_added_4_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_7_V;
wire    ap_sync_channel_write_bias_added_4_7_V;
wire    ap_channel_done_bias_added_4_6_V;
wire    bias_added_4_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_6_V;
wire    ap_sync_channel_write_bias_added_4_6_V;
wire    ap_channel_done_bias_added_4_5_V;
wire    bias_added_4_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_5_V;
wire    ap_sync_channel_write_bias_added_4_5_V;
wire    ap_channel_done_bias_added_4_4_V;
wire    bias_added_4_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_4_V;
wire    ap_sync_channel_write_bias_added_4_4_V;
wire    ap_channel_done_bias_added_4_3_V;
wire    bias_added_4_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_3_V;
wire    ap_sync_channel_write_bias_added_4_3_V;
wire    ap_channel_done_bias_added_4_2_V;
wire    bias_added_4_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_2_V;
wire    ap_sync_channel_write_bias_added_4_2_V;
wire    ap_channel_done_bias_added_4_1_V;
wire    bias_added_4_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_1_V;
wire    ap_sync_channel_write_bias_added_4_1_V;
wire    ap_channel_done_bias_added_4_0_V;
wire    bias_added_4_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_4_0_V;
wire    ap_sync_channel_write_bias_added_4_0_V;
wire    ap_channel_done_bias_added_3_25_V;
wire    bias_added_3_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_25_V;
wire    ap_sync_channel_write_bias_added_3_25_V;
wire    ap_channel_done_bias_added_3_24_V;
wire    bias_added_3_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_24_V;
wire    ap_sync_channel_write_bias_added_3_24_V;
wire    ap_channel_done_bias_added_3_23_V;
wire    bias_added_3_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_23_V;
wire    ap_sync_channel_write_bias_added_3_23_V;
wire    ap_channel_done_bias_added_3_22_V;
wire    bias_added_3_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_22_V;
wire    ap_sync_channel_write_bias_added_3_22_V;
wire    ap_channel_done_bias_added_3_21_V;
wire    bias_added_3_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_21_V;
wire    ap_sync_channel_write_bias_added_3_21_V;
wire    ap_channel_done_bias_added_3_20_V;
wire    bias_added_3_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_20_V;
wire    ap_sync_channel_write_bias_added_3_20_V;
wire    ap_channel_done_bias_added_3_19_V;
wire    bias_added_3_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_19_V;
wire    ap_sync_channel_write_bias_added_3_19_V;
wire    ap_channel_done_bias_added_3_18_V;
wire    bias_added_3_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_18_V;
wire    ap_sync_channel_write_bias_added_3_18_V;
wire    ap_channel_done_bias_added_3_17_V;
wire    bias_added_3_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_17_V;
wire    ap_sync_channel_write_bias_added_3_17_V;
wire    ap_channel_done_bias_added_3_16_V;
wire    bias_added_3_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_16_V;
wire    ap_sync_channel_write_bias_added_3_16_V;
wire    ap_channel_done_bias_added_3_15_V;
wire    bias_added_3_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_15_V;
wire    ap_sync_channel_write_bias_added_3_15_V;
wire    ap_channel_done_bias_added_3_14_V;
wire    bias_added_3_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_14_V;
wire    ap_sync_channel_write_bias_added_3_14_V;
wire    ap_channel_done_bias_added_3_13_V;
wire    bias_added_3_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_13_V;
wire    ap_sync_channel_write_bias_added_3_13_V;
wire    ap_channel_done_bias_added_3_12_V;
wire    bias_added_3_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_12_V;
wire    ap_sync_channel_write_bias_added_3_12_V;
wire    ap_channel_done_bias_added_3_11_V;
wire    bias_added_3_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_11_V;
wire    ap_sync_channel_write_bias_added_3_11_V;
wire    ap_channel_done_bias_added_3_10_V;
wire    bias_added_3_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_10_V;
wire    ap_sync_channel_write_bias_added_3_10_V;
wire    ap_channel_done_bias_added_3_9_V;
wire    bias_added_3_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_9_V;
wire    ap_sync_channel_write_bias_added_3_9_V;
wire    ap_channel_done_bias_added_3_8_V;
wire    bias_added_3_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_8_V;
wire    ap_sync_channel_write_bias_added_3_8_V;
wire    ap_channel_done_bias_added_3_7_V;
wire    bias_added_3_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_7_V;
wire    ap_sync_channel_write_bias_added_3_7_V;
wire    ap_channel_done_bias_added_3_6_V;
wire    bias_added_3_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_6_V;
wire    ap_sync_channel_write_bias_added_3_6_V;
wire    ap_channel_done_bias_added_3_5_V;
wire    bias_added_3_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_5_V;
wire    ap_sync_channel_write_bias_added_3_5_V;
wire    ap_channel_done_bias_added_3_4_V;
wire    bias_added_3_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_4_V;
wire    ap_sync_channel_write_bias_added_3_4_V;
wire    ap_channel_done_bias_added_3_3_V;
wire    bias_added_3_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_3_V;
wire    ap_sync_channel_write_bias_added_3_3_V;
wire    ap_channel_done_bias_added_3_2_V;
wire    bias_added_3_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_2_V;
wire    ap_sync_channel_write_bias_added_3_2_V;
wire    ap_channel_done_bias_added_3_1_V;
wire    bias_added_3_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_1_V;
wire    ap_sync_channel_write_bias_added_3_1_V;
wire    ap_channel_done_bias_added_3_0_V;
wire    bias_added_3_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_3_0_V;
wire    ap_sync_channel_write_bias_added_3_0_V;
wire    ap_channel_done_bias_added_2_25_V;
wire    bias_added_2_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_25_V;
wire    ap_sync_channel_write_bias_added_2_25_V;
wire    ap_channel_done_bias_added_2_24_V;
wire    bias_added_2_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_24_V;
wire    ap_sync_channel_write_bias_added_2_24_V;
wire    ap_channel_done_bias_added_2_23_V;
wire    bias_added_2_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_23_V;
wire    ap_sync_channel_write_bias_added_2_23_V;
wire    ap_channel_done_bias_added_2_22_V;
wire    bias_added_2_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_22_V;
wire    ap_sync_channel_write_bias_added_2_22_V;
wire    ap_channel_done_bias_added_2_21_V;
wire    bias_added_2_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_21_V;
wire    ap_sync_channel_write_bias_added_2_21_V;
wire    ap_channel_done_bias_added_2_20_V;
wire    bias_added_2_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_20_V;
wire    ap_sync_channel_write_bias_added_2_20_V;
wire    ap_channel_done_bias_added_2_19_V;
wire    bias_added_2_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_19_V;
wire    ap_sync_channel_write_bias_added_2_19_V;
wire    ap_channel_done_bias_added_2_18_V;
wire    bias_added_2_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_18_V;
wire    ap_sync_channel_write_bias_added_2_18_V;
wire    ap_channel_done_bias_added_2_17_V;
wire    bias_added_2_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_17_V;
wire    ap_sync_channel_write_bias_added_2_17_V;
wire    ap_channel_done_bias_added_2_16_V;
wire    bias_added_2_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_16_V;
wire    ap_sync_channel_write_bias_added_2_16_V;
wire    ap_channel_done_bias_added_2_15_V;
wire    bias_added_2_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_15_V;
wire    ap_sync_channel_write_bias_added_2_15_V;
wire    ap_channel_done_bias_added_2_14_V;
wire    bias_added_2_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_14_V;
wire    ap_sync_channel_write_bias_added_2_14_V;
wire    ap_channel_done_bias_added_2_13_V;
wire    bias_added_2_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_13_V;
wire    ap_sync_channel_write_bias_added_2_13_V;
wire    ap_channel_done_bias_added_2_12_V;
wire    bias_added_2_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_12_V;
wire    ap_sync_channel_write_bias_added_2_12_V;
wire    ap_channel_done_bias_added_2_11_V;
wire    bias_added_2_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_11_V;
wire    ap_sync_channel_write_bias_added_2_11_V;
wire    ap_channel_done_bias_added_2_10_V;
wire    bias_added_2_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_10_V;
wire    ap_sync_channel_write_bias_added_2_10_V;
wire    ap_channel_done_bias_added_2_9_V;
wire    bias_added_2_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_9_V;
wire    ap_sync_channel_write_bias_added_2_9_V;
wire    ap_channel_done_bias_added_2_8_V;
wire    bias_added_2_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_8_V;
wire    ap_sync_channel_write_bias_added_2_8_V;
wire    ap_channel_done_bias_added_2_7_V;
wire    bias_added_2_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_7_V;
wire    ap_sync_channel_write_bias_added_2_7_V;
wire    ap_channel_done_bias_added_2_6_V;
wire    bias_added_2_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_6_V;
wire    ap_sync_channel_write_bias_added_2_6_V;
wire    ap_channel_done_bias_added_2_5_V;
wire    bias_added_2_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_5_V;
wire    ap_sync_channel_write_bias_added_2_5_V;
wire    ap_channel_done_bias_added_2_4_V;
wire    bias_added_2_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_4_V;
wire    ap_sync_channel_write_bias_added_2_4_V;
wire    ap_channel_done_bias_added_2_3_V;
wire    bias_added_2_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_3_V;
wire    ap_sync_channel_write_bias_added_2_3_V;
wire    ap_channel_done_bias_added_2_2_V;
wire    bias_added_2_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_2_V;
wire    ap_sync_channel_write_bias_added_2_2_V;
wire    ap_channel_done_bias_added_2_1_V;
wire    bias_added_2_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_1_V;
wire    ap_sync_channel_write_bias_added_2_1_V;
wire    ap_channel_done_bias_added_2_0_V;
wire    bias_added_2_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_2_0_V;
wire    ap_sync_channel_write_bias_added_2_0_V;
wire    ap_channel_done_bias_added_1_25_V;
wire    bias_added_1_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_25_V;
wire    ap_sync_channel_write_bias_added_1_25_V;
wire    ap_channel_done_bias_added_1_24_V;
wire    bias_added_1_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_24_V;
wire    ap_sync_channel_write_bias_added_1_24_V;
wire    ap_channel_done_bias_added_1_23_V;
wire    bias_added_1_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_23_V;
wire    ap_sync_channel_write_bias_added_1_23_V;
wire    ap_channel_done_bias_added_1_22_V;
wire    bias_added_1_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_22_V;
wire    ap_sync_channel_write_bias_added_1_22_V;
wire    ap_channel_done_bias_added_1_21_V;
wire    bias_added_1_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_21_V;
wire    ap_sync_channel_write_bias_added_1_21_V;
wire    ap_channel_done_bias_added_1_20_V;
wire    bias_added_1_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_20_V;
wire    ap_sync_channel_write_bias_added_1_20_V;
wire    ap_channel_done_bias_added_1_19_V;
wire    bias_added_1_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_19_V;
wire    ap_sync_channel_write_bias_added_1_19_V;
wire    ap_channel_done_bias_added_1_18_V;
wire    bias_added_1_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_18_V;
wire    ap_sync_channel_write_bias_added_1_18_V;
wire    ap_channel_done_bias_added_1_17_V;
wire    bias_added_1_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_17_V;
wire    ap_sync_channel_write_bias_added_1_17_V;
wire    ap_channel_done_bias_added_1_16_V;
wire    bias_added_1_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_16_V;
wire    ap_sync_channel_write_bias_added_1_16_V;
wire    ap_channel_done_bias_added_1_15_V;
wire    bias_added_1_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_15_V;
wire    ap_sync_channel_write_bias_added_1_15_V;
wire    ap_channel_done_bias_added_1_14_V;
wire    bias_added_1_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_14_V;
wire    ap_sync_channel_write_bias_added_1_14_V;
wire    ap_channel_done_bias_added_1_13_V;
wire    bias_added_1_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_13_V;
wire    ap_sync_channel_write_bias_added_1_13_V;
wire    ap_channel_done_bias_added_1_12_V;
wire    bias_added_1_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_12_V;
wire    ap_sync_channel_write_bias_added_1_12_V;
wire    ap_channel_done_bias_added_1_11_V;
wire    bias_added_1_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_11_V;
wire    ap_sync_channel_write_bias_added_1_11_V;
wire    ap_channel_done_bias_added_1_10_V;
wire    bias_added_1_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_10_V;
wire    ap_sync_channel_write_bias_added_1_10_V;
wire    ap_channel_done_bias_added_1_9_V;
wire    bias_added_1_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_9_V;
wire    ap_sync_channel_write_bias_added_1_9_V;
wire    ap_channel_done_bias_added_1_8_V;
wire    bias_added_1_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_8_V;
wire    ap_sync_channel_write_bias_added_1_8_V;
wire    ap_channel_done_bias_added_1_7_V;
wire    bias_added_1_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_7_V;
wire    ap_sync_channel_write_bias_added_1_7_V;
wire    ap_channel_done_bias_added_1_6_V;
wire    bias_added_1_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_6_V;
wire    ap_sync_channel_write_bias_added_1_6_V;
wire    ap_channel_done_bias_added_1_5_V;
wire    bias_added_1_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_5_V;
wire    ap_sync_channel_write_bias_added_1_5_V;
wire    ap_channel_done_bias_added_1_4_V;
wire    bias_added_1_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_4_V;
wire    ap_sync_channel_write_bias_added_1_4_V;
wire    ap_channel_done_bias_added_1_3_V;
wire    bias_added_1_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_3_V;
wire    ap_sync_channel_write_bias_added_1_3_V;
wire    ap_channel_done_bias_added_1_2_V;
wire    bias_added_1_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_2_V;
wire    ap_sync_channel_write_bias_added_1_2_V;
wire    ap_channel_done_bias_added_1_1_V;
wire    bias_added_1_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_1_V;
wire    ap_sync_channel_write_bias_added_1_1_V;
wire    ap_channel_done_bias_added_1_0_V;
wire    bias_added_1_0_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_1_0_V;
wire    ap_sync_channel_write_bias_added_1_0_V;
wire    ap_channel_done_bias_added_0_25_V;
wire    bias_added_0_25_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_25_V;
wire    ap_sync_channel_write_bias_added_0_25_V;
wire    ap_channel_done_bias_added_0_24_V;
wire    bias_added_0_24_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_24_V;
wire    ap_sync_channel_write_bias_added_0_24_V;
wire    ap_channel_done_bias_added_0_23_V;
wire    bias_added_0_23_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_23_V;
wire    ap_sync_channel_write_bias_added_0_23_V;
wire    ap_channel_done_bias_added_0_22_V;
wire    bias_added_0_22_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_22_V;
wire    ap_sync_channel_write_bias_added_0_22_V;
wire    ap_channel_done_bias_added_0_21_V;
wire    bias_added_0_21_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_21_V;
wire    ap_sync_channel_write_bias_added_0_21_V;
wire    ap_channel_done_bias_added_0_20_V;
wire    bias_added_0_20_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_20_V;
wire    ap_sync_channel_write_bias_added_0_20_V;
wire    ap_channel_done_bias_added_0_19_V;
wire    bias_added_0_19_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_19_V;
wire    ap_sync_channel_write_bias_added_0_19_V;
wire    ap_channel_done_bias_added_0_18_V;
wire    bias_added_0_18_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_18_V;
wire    ap_sync_channel_write_bias_added_0_18_V;
wire    ap_channel_done_bias_added_0_17_V;
wire    bias_added_0_17_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_17_V;
wire    ap_sync_channel_write_bias_added_0_17_V;
wire    ap_channel_done_bias_added_0_16_V;
wire    bias_added_0_16_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_16_V;
wire    ap_sync_channel_write_bias_added_0_16_V;
wire    ap_channel_done_bias_added_0_15_V;
wire    bias_added_0_15_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_15_V;
wire    ap_sync_channel_write_bias_added_0_15_V;
wire    ap_channel_done_bias_added_0_14_V;
wire    bias_added_0_14_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_14_V;
wire    ap_sync_channel_write_bias_added_0_14_V;
wire    ap_channel_done_bias_added_0_13_V;
wire    bias_added_0_13_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_13_V;
wire    ap_sync_channel_write_bias_added_0_13_V;
wire    ap_channel_done_bias_added_0_12_V;
wire    bias_added_0_12_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_12_V;
wire    ap_sync_channel_write_bias_added_0_12_V;
wire    ap_channel_done_bias_added_0_11_V;
wire    bias_added_0_11_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_11_V;
wire    ap_sync_channel_write_bias_added_0_11_V;
wire    ap_channel_done_bias_added_0_10_V;
wire    bias_added_0_10_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_10_V;
wire    ap_sync_channel_write_bias_added_0_10_V;
wire    ap_channel_done_bias_added_0_9_V;
wire    bias_added_0_9_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_9_V;
wire    ap_sync_channel_write_bias_added_0_9_V;
wire    ap_channel_done_bias_added_0_8_V;
wire    bias_added_0_8_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_8_V;
wire    ap_sync_channel_write_bias_added_0_8_V;
wire    ap_channel_done_bias_added_0_7_V;
wire    bias_added_0_7_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_7_V;
wire    ap_sync_channel_write_bias_added_0_7_V;
wire    ap_channel_done_bias_added_0_6_V;
wire    bias_added_0_6_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_6_V;
wire    ap_sync_channel_write_bias_added_0_6_V;
wire    ap_channel_done_bias_added_0_5_V;
wire    bias_added_0_5_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_5_V;
wire    ap_sync_channel_write_bias_added_0_5_V;
wire    ap_channel_done_bias_added_0_4_V;
wire    bias_added_0_4_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_4_V;
wire    ap_sync_channel_write_bias_added_0_4_V;
wire    ap_channel_done_bias_added_0_3_V;
wire    bias_added_0_3_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_3_V;
wire    ap_sync_channel_write_bias_added_0_3_V;
wire    ap_channel_done_bias_added_0_2_V;
wire    bias_added_0_2_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_2_V;
wire    ap_sync_channel_write_bias_added_0_2_V;
wire    ap_channel_done_bias_added_0_1_V;
wire    bias_added_0_1_V_full_n;
reg    ap_sync_reg_channel_write_bias_added_0_1_V;
wire    ap_sync_channel_write_bias_added_0_1_V;
wire    mvprod_layer_1_U0_ap_start;
wire    mvprod_layer_1_U0_ap_done;
wire    mvprod_layer_1_U0_ap_continue;
wire    mvprod_layer_1_U0_ap_idle;
wire    mvprod_layer_1_U0_ap_ready;
wire   [9:0] mvprod_layer_1_U0_matrix_0_V_address0;
wire    mvprod_layer_1_U0_matrix_0_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_0_V_address1;
wire    mvprod_layer_1_U0_matrix_0_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_1_V_address0;
wire    mvprod_layer_1_U0_matrix_1_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_1_V_address1;
wire    mvprod_layer_1_U0_matrix_1_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_2_V_address0;
wire    mvprod_layer_1_U0_matrix_2_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_2_V_address1;
wire    mvprod_layer_1_U0_matrix_2_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_3_V_address0;
wire    mvprod_layer_1_U0_matrix_3_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_3_V_address1;
wire    mvprod_layer_1_U0_matrix_3_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_4_V_address0;
wire    mvprod_layer_1_U0_matrix_4_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_4_V_address1;
wire    mvprod_layer_1_U0_matrix_4_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_5_V_address0;
wire    mvprod_layer_1_U0_matrix_5_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_5_V_address1;
wire    mvprod_layer_1_U0_matrix_5_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_6_V_address0;
wire    mvprod_layer_1_U0_matrix_6_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_6_V_address1;
wire    mvprod_layer_1_U0_matrix_6_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_7_V_address0;
wire    mvprod_layer_1_U0_matrix_7_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_7_V_address1;
wire    mvprod_layer_1_U0_matrix_7_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_8_V_address0;
wire    mvprod_layer_1_U0_matrix_8_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_8_V_address1;
wire    mvprod_layer_1_U0_matrix_8_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_9_V_address0;
wire    mvprod_layer_1_U0_matrix_9_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_9_V_address1;
wire    mvprod_layer_1_U0_matrix_9_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_10_V_address0;
wire    mvprod_layer_1_U0_matrix_10_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_10_V_address1;
wire    mvprod_layer_1_U0_matrix_10_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_11_V_address0;
wire    mvprod_layer_1_U0_matrix_11_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_11_V_address1;
wire    mvprod_layer_1_U0_matrix_11_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_12_V_address0;
wire    mvprod_layer_1_U0_matrix_12_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_12_V_address1;
wire    mvprod_layer_1_U0_matrix_12_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_13_V_address0;
wire    mvprod_layer_1_U0_matrix_13_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_13_V_address1;
wire    mvprod_layer_1_U0_matrix_13_V_ce1;
wire   [9:0] mvprod_layer_1_U0_matrix_14_V_address0;
wire    mvprod_layer_1_U0_matrix_14_V_ce0;
wire   [9:0] mvprod_layer_1_U0_matrix_14_V_address1;
wire    mvprod_layer_1_U0_matrix_14_V_ce1;
wire   [8:0] mvprod_layer_1_U0_matrix_15_V_address0;
wire    mvprod_layer_1_U0_matrix_15_V_ce0;
wire   [8:0] mvprod_layer_1_U0_matrix_15_V_address1;
wire    mvprod_layer_1_U0_matrix_15_V_ce1;
wire   [4:0] mvprod_layer_1_U0_result_V_address0;
wire    mvprod_layer_1_U0_result_V_ce0;
wire    mvprod_layer_1_U0_result_V_we0;
wire   [17:0] mvprod_layer_1_U0_result_V_d0;
wire    ap_channel_done_L1_no_activ_V;
wire    mvprod_layer_1_U0_result_V_full_n;
wire    sigmoid_activation_L_1_U0_ap_start;
wire    sigmoid_activation_L_1_U0_ap_done;
wire    sigmoid_activation_L_1_U0_ap_continue;
wire    sigmoid_activation_L_1_U0_ap_idle;
wire    sigmoid_activation_L_1_U0_ap_ready;
wire   [4:0] sigmoid_activation_L_1_U0_input_V_address0;
wire    sigmoid_activation_L_1_U0_input_V_ce0;
wire   [4:0] sigmoid_activation_L_1_U0_result_V_address0;
wire    sigmoid_activation_L_1_U0_result_V_ce0;
wire    sigmoid_activation_L_1_U0_result_V_we0;
wire   [17:0] sigmoid_activation_L_1_U0_result_V_d0;
wire    ap_channel_done_L1_activ_V;
wire    sigmoid_activation_L_1_U0_result_V_full_n;
wire    add_bias_pre_L2_U0_ap_start;
wire    add_bias_pre_L2_U0_ap_done;
wire    add_bias_pre_L2_U0_ap_continue;
wire    add_bias_pre_L2_U0_ap_idle;
wire    add_bias_pre_L2_U0_ap_ready;
wire   [4:0] add_bias_pre_L2_U0_input_V_address0;
wire    add_bias_pre_L2_U0_input_V_ce0;
wire   [4:0] add_bias_pre_L2_U0_result_V_address0;
wire    add_bias_pre_L2_U0_result_V_ce0;
wire    add_bias_pre_L2_U0_result_V_we0;
wire   [17:0] add_bias_pre_L2_U0_result_V_d0;
wire    ap_channel_done_L2_bias_added_V;
wire    add_bias_pre_L2_U0_result_V_full_n;
wire    mvprod_layer_2_U0_ap_start;
wire    mvprod_layer_2_U0_ap_done;
wire    mvprod_layer_2_U0_ap_continue;
wire    mvprod_layer_2_U0_ap_idle;
wire    mvprod_layer_2_U0_ap_ready;
wire   [8:0] mvprod_layer_2_U0_matrix_V_address0;
wire    mvprod_layer_2_U0_matrix_V_ce0;
wire   [8:0] mvprod_layer_2_U0_matrix_V_address1;
wire    mvprod_layer_2_U0_matrix_V_ce1;
wire   [4:0] mvprod_layer_2_U0_input_V_address0;
wire    mvprod_layer_2_U0_input_V_ce0;
wire   [4:0] mvprod_layer_2_U0_input_V_address1;
wire    mvprod_layer_2_U0_input_V_ce1;
wire   [3:0] mvprod_layer_2_U0_result_V_address0;
wire    mvprod_layer_2_U0_result_V_ce0;
wire    mvprod_layer_2_U0_result_V_we0;
wire   [17:0] mvprod_layer_2_U0_result_V_d0;
wire    ap_channel_done_L2_out_V;
wire    mvprod_layer_2_U0_result_V_full_n;
wire    sigmoid_activation_L_U0_ap_start;
wire    sigmoid_activation_L_U0_ap_done;
wire    sigmoid_activation_L_U0_ap_continue;
wire    sigmoid_activation_L_U0_ap_idle;
wire    sigmoid_activation_L_U0_ap_ready;
wire   [3:0] sigmoid_activation_L_U0_input_V_address0;
wire    sigmoid_activation_L_U0_input_V_ce0;
wire   [3:0] sigmoid_activation_L_U0_result_V_address0;
wire    sigmoid_activation_L_U0_result_V_ce0;
wire    sigmoid_activation_L_U0_result_V_we0;
wire   [17:0] sigmoid_activation_L_U0_result_V_d0;
wire    ap_channel_done_L2_out_activ_V;
wire    sigmoid_activation_L_U0_result_V_full_n;
wire    classify_U0_ap_start;
wire    classify_U0_ap_done;
wire    classify_U0_ap_continue;
wire    classify_U0_ap_idle;
wire    classify_U0_ap_ready;
wire   [3:0] classify_U0_activated_L2_V_address0;
wire    classify_U0_activated_L2_V_ce0;
wire   [31:0] classify_U0_ap_return;
wire    ap_channel_done_digit;
wire    digit_full_n;
wire    Block_arrayctor_loop_U0_ap_start;
wire    Block_arrayctor_loop_U0_ap_done;
wire    Block_arrayctor_loop_U0_ap_continue;
wire    Block_arrayctor_loop_U0_ap_idle;
wire    Block_arrayctor_loop_U0_ap_ready;
wire   [31:0] Block_arrayctor_loop_U0_ap_return;
wire    ap_channel_done_digit_load_loc_chann;
wire    digit_load_loc_chann_full_n;
wire    p_src_mlp_cpp_lin_U0_ap_start;
wire    p_src_mlp_cpp_lin_U0_ap_done;
wire    p_src_mlp_cpp_lin_U0_ap_continue;
wire    p_src_mlp_cpp_lin_U0_ap_idle;
wire    p_src_mlp_cpp_lin_U0_ap_ready;
wire   [31:0] p_src_mlp_cpp_lin_U0_ap_return;
wire   [31:0] tmp_p_src_mlp_cpp_lin_fu_634_ap_return;
wire    ap_sync_continue;
wire    L1_no_activ_V_i_full_n;
wire    L1_no_activ_V_t_empty_n;
wire    L1_activ_V_i_full_n;
wire    L1_activ_V_t_empty_n;
wire    L2_bias_added_V_i_full_n;
wire    L2_bias_added_V_t_empty_n;
wire   [17:0] L2_bias_added_V_t_d1;
wire    L2_bias_added_V_t_we1;
wire    L2_out_V_i_full_n;
wire    L2_out_V_t_empty_n;
wire    L2_out_activ_V_i_full_n;
wire    L2_out_activ_V_t_empty_n;
wire   [17:0] bias_added_0_1_V_dout;
wire    bias_added_0_1_V_empty_n;
wire   [17:0] bias_added_0_2_V_dout;
wire    bias_added_0_2_V_empty_n;
wire   [17:0] bias_added_0_3_V_dout;
wire    bias_added_0_3_V_empty_n;
wire   [17:0] bias_added_0_4_V_dout;
wire    bias_added_0_4_V_empty_n;
wire   [17:0] bias_added_0_5_V_dout;
wire    bias_added_0_5_V_empty_n;
wire   [17:0] bias_added_0_6_V_dout;
wire    bias_added_0_6_V_empty_n;
wire   [17:0] bias_added_0_7_V_dout;
wire    bias_added_0_7_V_empty_n;
wire   [17:0] bias_added_0_8_V_dout;
wire    bias_added_0_8_V_empty_n;
wire   [17:0] bias_added_0_9_V_dout;
wire    bias_added_0_9_V_empty_n;
wire   [17:0] bias_added_0_10_V_dout;
wire    bias_added_0_10_V_empty_n;
wire   [17:0] bias_added_0_11_V_dout;
wire    bias_added_0_11_V_empty_n;
wire   [17:0] bias_added_0_12_V_dout;
wire    bias_added_0_12_V_empty_n;
wire   [17:0] bias_added_0_13_V_dout;
wire    bias_added_0_13_V_empty_n;
wire   [17:0] bias_added_0_14_V_dout;
wire    bias_added_0_14_V_empty_n;
wire   [17:0] bias_added_0_15_V_dout;
wire    bias_added_0_15_V_empty_n;
wire   [17:0] bias_added_0_16_V_dout;
wire    bias_added_0_16_V_empty_n;
wire   [17:0] bias_added_0_17_V_dout;
wire    bias_added_0_17_V_empty_n;
wire   [17:0] bias_added_0_18_V_dout;
wire    bias_added_0_18_V_empty_n;
wire   [17:0] bias_added_0_19_V_dout;
wire    bias_added_0_19_V_empty_n;
wire   [17:0] bias_added_0_20_V_dout;
wire    bias_added_0_20_V_empty_n;
wire   [17:0] bias_added_0_21_V_dout;
wire    bias_added_0_21_V_empty_n;
wire   [17:0] bias_added_0_22_V_dout;
wire    bias_added_0_22_V_empty_n;
wire   [17:0] bias_added_0_23_V_dout;
wire    bias_added_0_23_V_empty_n;
wire   [17:0] bias_added_0_24_V_dout;
wire    bias_added_0_24_V_empty_n;
wire   [17:0] bias_added_0_25_V_dout;
wire    bias_added_0_25_V_empty_n;
wire   [17:0] bias_added_1_0_V_dout;
wire    bias_added_1_0_V_empty_n;
wire   [17:0] bias_added_1_1_V_dout;
wire    bias_added_1_1_V_empty_n;
wire   [17:0] bias_added_1_2_V_dout;
wire    bias_added_1_2_V_empty_n;
wire   [17:0] bias_added_1_3_V_dout;
wire    bias_added_1_3_V_empty_n;
wire   [17:0] bias_added_1_4_V_dout;
wire    bias_added_1_4_V_empty_n;
wire   [17:0] bias_added_1_5_V_dout;
wire    bias_added_1_5_V_empty_n;
wire   [17:0] bias_added_1_6_V_dout;
wire    bias_added_1_6_V_empty_n;
wire   [17:0] bias_added_1_7_V_dout;
wire    bias_added_1_7_V_empty_n;
wire   [17:0] bias_added_1_8_V_dout;
wire    bias_added_1_8_V_empty_n;
wire   [17:0] bias_added_1_9_V_dout;
wire    bias_added_1_9_V_empty_n;
wire   [17:0] bias_added_1_10_V_dout;
wire    bias_added_1_10_V_empty_n;
wire   [17:0] bias_added_1_11_V_dout;
wire    bias_added_1_11_V_empty_n;
wire   [17:0] bias_added_1_12_V_dout;
wire    bias_added_1_12_V_empty_n;
wire   [17:0] bias_added_1_13_V_dout;
wire    bias_added_1_13_V_empty_n;
wire   [17:0] bias_added_1_14_V_dout;
wire    bias_added_1_14_V_empty_n;
wire   [17:0] bias_added_1_15_V_dout;
wire    bias_added_1_15_V_empty_n;
wire   [17:0] bias_added_1_16_V_dout;
wire    bias_added_1_16_V_empty_n;
wire   [17:0] bias_added_1_17_V_dout;
wire    bias_added_1_17_V_empty_n;
wire   [17:0] bias_added_1_18_V_dout;
wire    bias_added_1_18_V_empty_n;
wire   [17:0] bias_added_1_19_V_dout;
wire    bias_added_1_19_V_empty_n;
wire   [17:0] bias_added_1_20_V_dout;
wire    bias_added_1_20_V_empty_n;
wire   [17:0] bias_added_1_21_V_dout;
wire    bias_added_1_21_V_empty_n;
wire   [17:0] bias_added_1_22_V_dout;
wire    bias_added_1_22_V_empty_n;
wire   [17:0] bias_added_1_23_V_dout;
wire    bias_added_1_23_V_empty_n;
wire   [17:0] bias_added_1_24_V_dout;
wire    bias_added_1_24_V_empty_n;
wire   [17:0] bias_added_1_25_V_dout;
wire    bias_added_1_25_V_empty_n;
wire   [17:0] bias_added_2_0_V_dout;
wire    bias_added_2_0_V_empty_n;
wire   [17:0] bias_added_2_1_V_dout;
wire    bias_added_2_1_V_empty_n;
wire   [17:0] bias_added_2_2_V_dout;
wire    bias_added_2_2_V_empty_n;
wire   [17:0] bias_added_2_3_V_dout;
wire    bias_added_2_3_V_empty_n;
wire   [17:0] bias_added_2_4_V_dout;
wire    bias_added_2_4_V_empty_n;
wire   [17:0] bias_added_2_5_V_dout;
wire    bias_added_2_5_V_empty_n;
wire   [17:0] bias_added_2_6_V_dout;
wire    bias_added_2_6_V_empty_n;
wire   [17:0] bias_added_2_7_V_dout;
wire    bias_added_2_7_V_empty_n;
wire   [17:0] bias_added_2_8_V_dout;
wire    bias_added_2_8_V_empty_n;
wire   [17:0] bias_added_2_9_V_dout;
wire    bias_added_2_9_V_empty_n;
wire   [17:0] bias_added_2_10_V_dout;
wire    bias_added_2_10_V_empty_n;
wire   [17:0] bias_added_2_11_V_dout;
wire    bias_added_2_11_V_empty_n;
wire   [17:0] bias_added_2_12_V_dout;
wire    bias_added_2_12_V_empty_n;
wire   [17:0] bias_added_2_13_V_dout;
wire    bias_added_2_13_V_empty_n;
wire   [17:0] bias_added_2_14_V_dout;
wire    bias_added_2_14_V_empty_n;
wire   [17:0] bias_added_2_15_V_dout;
wire    bias_added_2_15_V_empty_n;
wire   [17:0] bias_added_2_16_V_dout;
wire    bias_added_2_16_V_empty_n;
wire   [17:0] bias_added_2_17_V_dout;
wire    bias_added_2_17_V_empty_n;
wire   [17:0] bias_added_2_18_V_dout;
wire    bias_added_2_18_V_empty_n;
wire   [17:0] bias_added_2_19_V_dout;
wire    bias_added_2_19_V_empty_n;
wire   [17:0] bias_added_2_20_V_dout;
wire    bias_added_2_20_V_empty_n;
wire   [17:0] bias_added_2_21_V_dout;
wire    bias_added_2_21_V_empty_n;
wire   [17:0] bias_added_2_22_V_dout;
wire    bias_added_2_22_V_empty_n;
wire   [17:0] bias_added_2_23_V_dout;
wire    bias_added_2_23_V_empty_n;
wire   [17:0] bias_added_2_24_V_dout;
wire    bias_added_2_24_V_empty_n;
wire   [17:0] bias_added_2_25_V_dout;
wire    bias_added_2_25_V_empty_n;
wire   [17:0] bias_added_3_0_V_dout;
wire    bias_added_3_0_V_empty_n;
wire   [17:0] bias_added_3_1_V_dout;
wire    bias_added_3_1_V_empty_n;
wire   [17:0] bias_added_3_2_V_dout;
wire    bias_added_3_2_V_empty_n;
wire   [17:0] bias_added_3_3_V_dout;
wire    bias_added_3_3_V_empty_n;
wire   [17:0] bias_added_3_4_V_dout;
wire    bias_added_3_4_V_empty_n;
wire   [17:0] bias_added_3_5_V_dout;
wire    bias_added_3_5_V_empty_n;
wire   [17:0] bias_added_3_6_V_dout;
wire    bias_added_3_6_V_empty_n;
wire   [17:0] bias_added_3_7_V_dout;
wire    bias_added_3_7_V_empty_n;
wire   [17:0] bias_added_3_8_V_dout;
wire    bias_added_3_8_V_empty_n;
wire   [17:0] bias_added_3_9_V_dout;
wire    bias_added_3_9_V_empty_n;
wire   [17:0] bias_added_3_10_V_dout;
wire    bias_added_3_10_V_empty_n;
wire   [17:0] bias_added_3_11_V_dout;
wire    bias_added_3_11_V_empty_n;
wire   [17:0] bias_added_3_12_V_dout;
wire    bias_added_3_12_V_empty_n;
wire   [17:0] bias_added_3_13_V_dout;
wire    bias_added_3_13_V_empty_n;
wire   [17:0] bias_added_3_14_V_dout;
wire    bias_added_3_14_V_empty_n;
wire   [17:0] bias_added_3_15_V_dout;
wire    bias_added_3_15_V_empty_n;
wire   [17:0] bias_added_3_16_V_dout;
wire    bias_added_3_16_V_empty_n;
wire   [17:0] bias_added_3_17_V_dout;
wire    bias_added_3_17_V_empty_n;
wire   [17:0] bias_added_3_18_V_dout;
wire    bias_added_3_18_V_empty_n;
wire   [17:0] bias_added_3_19_V_dout;
wire    bias_added_3_19_V_empty_n;
wire   [17:0] bias_added_3_20_V_dout;
wire    bias_added_3_20_V_empty_n;
wire   [17:0] bias_added_3_21_V_dout;
wire    bias_added_3_21_V_empty_n;
wire   [17:0] bias_added_3_22_V_dout;
wire    bias_added_3_22_V_empty_n;
wire   [17:0] bias_added_3_23_V_dout;
wire    bias_added_3_23_V_empty_n;
wire   [17:0] bias_added_3_24_V_dout;
wire    bias_added_3_24_V_empty_n;
wire   [17:0] bias_added_3_25_V_dout;
wire    bias_added_3_25_V_empty_n;
wire   [17:0] bias_added_4_0_V_dout;
wire    bias_added_4_0_V_empty_n;
wire   [17:0] bias_added_4_1_V_dout;
wire    bias_added_4_1_V_empty_n;
wire   [17:0] bias_added_4_2_V_dout;
wire    bias_added_4_2_V_empty_n;
wire   [17:0] bias_added_4_3_V_dout;
wire    bias_added_4_3_V_empty_n;
wire   [17:0] bias_added_4_4_V_dout;
wire    bias_added_4_4_V_empty_n;
wire   [17:0] bias_added_4_5_V_dout;
wire    bias_added_4_5_V_empty_n;
wire   [17:0] bias_added_4_6_V_dout;
wire    bias_added_4_6_V_empty_n;
wire   [17:0] bias_added_4_7_V_dout;
wire    bias_added_4_7_V_empty_n;
wire   [17:0] bias_added_4_8_V_dout;
wire    bias_added_4_8_V_empty_n;
wire   [17:0] bias_added_4_9_V_dout;
wire    bias_added_4_9_V_empty_n;
wire   [17:0] bias_added_4_10_V_dout;
wire    bias_added_4_10_V_empty_n;
wire   [17:0] bias_added_4_11_V_dout;
wire    bias_added_4_11_V_empty_n;
wire   [17:0] bias_added_4_12_V_dout;
wire    bias_added_4_12_V_empty_n;
wire   [17:0] bias_added_4_13_V_dout;
wire    bias_added_4_13_V_empty_n;
wire   [17:0] bias_added_4_14_V_dout;
wire    bias_added_4_14_V_empty_n;
wire   [17:0] bias_added_4_15_V_dout;
wire    bias_added_4_15_V_empty_n;
wire   [17:0] bias_added_4_16_V_dout;
wire    bias_added_4_16_V_empty_n;
wire   [17:0] bias_added_4_17_V_dout;
wire    bias_added_4_17_V_empty_n;
wire   [17:0] bias_added_4_18_V_dout;
wire    bias_added_4_18_V_empty_n;
wire   [17:0] bias_added_4_19_V_dout;
wire    bias_added_4_19_V_empty_n;
wire   [17:0] bias_added_4_20_V_dout;
wire    bias_added_4_20_V_empty_n;
wire   [17:0] bias_added_4_21_V_dout;
wire    bias_added_4_21_V_empty_n;
wire   [17:0] bias_added_4_22_V_dout;
wire    bias_added_4_22_V_empty_n;
wire   [17:0] bias_added_4_23_V_dout;
wire    bias_added_4_23_V_empty_n;
wire   [17:0] bias_added_4_24_V_dout;
wire    bias_added_4_24_V_empty_n;
wire   [17:0] bias_added_4_25_V_dout;
wire    bias_added_4_25_V_empty_n;
wire   [17:0] bias_added_5_0_V_dout;
wire    bias_added_5_0_V_empty_n;
wire   [17:0] bias_added_5_1_V_dout;
wire    bias_added_5_1_V_empty_n;
wire   [17:0] bias_added_5_2_V_dout;
wire    bias_added_5_2_V_empty_n;
wire   [17:0] bias_added_5_3_V_dout;
wire    bias_added_5_3_V_empty_n;
wire   [17:0] bias_added_5_4_V_dout;
wire    bias_added_5_4_V_empty_n;
wire   [17:0] bias_added_5_5_V_dout;
wire    bias_added_5_5_V_empty_n;
wire   [17:0] bias_added_5_6_V_dout;
wire    bias_added_5_6_V_empty_n;
wire   [17:0] bias_added_5_7_V_dout;
wire    bias_added_5_7_V_empty_n;
wire   [17:0] bias_added_5_8_V_dout;
wire    bias_added_5_8_V_empty_n;
wire   [17:0] bias_added_5_9_V_dout;
wire    bias_added_5_9_V_empty_n;
wire   [17:0] bias_added_5_10_V_dout;
wire    bias_added_5_10_V_empty_n;
wire   [17:0] bias_added_5_11_V_dout;
wire    bias_added_5_11_V_empty_n;
wire   [17:0] bias_added_5_12_V_dout;
wire    bias_added_5_12_V_empty_n;
wire   [17:0] bias_added_5_13_V_dout;
wire    bias_added_5_13_V_empty_n;
wire   [17:0] bias_added_5_14_V_dout;
wire    bias_added_5_14_V_empty_n;
wire   [17:0] bias_added_5_15_V_dout;
wire    bias_added_5_15_V_empty_n;
wire   [17:0] bias_added_5_16_V_dout;
wire    bias_added_5_16_V_empty_n;
wire   [17:0] bias_added_5_17_V_dout;
wire    bias_added_5_17_V_empty_n;
wire   [17:0] bias_added_5_18_V_dout;
wire    bias_added_5_18_V_empty_n;
wire   [17:0] bias_added_5_19_V_dout;
wire    bias_added_5_19_V_empty_n;
wire   [17:0] bias_added_5_20_V_dout;
wire    bias_added_5_20_V_empty_n;
wire   [17:0] bias_added_5_21_V_dout;
wire    bias_added_5_21_V_empty_n;
wire   [17:0] bias_added_5_22_V_dout;
wire    bias_added_5_22_V_empty_n;
wire   [17:0] bias_added_5_23_V_dout;
wire    bias_added_5_23_V_empty_n;
wire   [17:0] bias_added_5_24_V_dout;
wire    bias_added_5_24_V_empty_n;
wire   [17:0] bias_added_5_25_V_dout;
wire    bias_added_5_25_V_empty_n;
wire   [17:0] bias_added_6_0_V_dout;
wire    bias_added_6_0_V_empty_n;
wire   [17:0] bias_added_6_1_V_dout;
wire    bias_added_6_1_V_empty_n;
wire   [17:0] bias_added_6_2_V_dout;
wire    bias_added_6_2_V_empty_n;
wire   [17:0] bias_added_6_3_V_dout;
wire    bias_added_6_3_V_empty_n;
wire   [17:0] bias_added_6_4_V_dout;
wire    bias_added_6_4_V_empty_n;
wire   [17:0] bias_added_6_5_V_dout;
wire    bias_added_6_5_V_empty_n;
wire   [17:0] bias_added_6_6_V_dout;
wire    bias_added_6_6_V_empty_n;
wire   [17:0] bias_added_6_7_V_dout;
wire    bias_added_6_7_V_empty_n;
wire   [17:0] bias_added_6_8_V_dout;
wire    bias_added_6_8_V_empty_n;
wire   [17:0] bias_added_6_9_V_dout;
wire    bias_added_6_9_V_empty_n;
wire   [17:0] bias_added_6_10_V_dout;
wire    bias_added_6_10_V_empty_n;
wire   [17:0] bias_added_6_11_V_dout;
wire    bias_added_6_11_V_empty_n;
wire   [17:0] bias_added_6_12_V_dout;
wire    bias_added_6_12_V_empty_n;
wire   [17:0] bias_added_6_13_V_dout;
wire    bias_added_6_13_V_empty_n;
wire   [17:0] bias_added_6_14_V_dout;
wire    bias_added_6_14_V_empty_n;
wire   [17:0] bias_added_6_15_V_dout;
wire    bias_added_6_15_V_empty_n;
wire   [17:0] bias_added_6_16_V_dout;
wire    bias_added_6_16_V_empty_n;
wire   [17:0] bias_added_6_17_V_dout;
wire    bias_added_6_17_V_empty_n;
wire   [17:0] bias_added_6_18_V_dout;
wire    bias_added_6_18_V_empty_n;
wire   [17:0] bias_added_6_19_V_dout;
wire    bias_added_6_19_V_empty_n;
wire   [17:0] bias_added_6_20_V_dout;
wire    bias_added_6_20_V_empty_n;
wire   [17:0] bias_added_6_21_V_dout;
wire    bias_added_6_21_V_empty_n;
wire   [17:0] bias_added_6_22_V_dout;
wire    bias_added_6_22_V_empty_n;
wire   [17:0] bias_added_6_23_V_dout;
wire    bias_added_6_23_V_empty_n;
wire   [17:0] bias_added_6_24_V_dout;
wire    bias_added_6_24_V_empty_n;
wire   [17:0] bias_added_6_25_V_dout;
wire    bias_added_6_25_V_empty_n;
wire   [17:0] bias_added_7_0_V_dout;
wire    bias_added_7_0_V_empty_n;
wire   [17:0] bias_added_7_1_V_dout;
wire    bias_added_7_1_V_empty_n;
wire   [17:0] bias_added_7_2_V_dout;
wire    bias_added_7_2_V_empty_n;
wire   [17:0] bias_added_7_3_V_dout;
wire    bias_added_7_3_V_empty_n;
wire   [17:0] bias_added_7_4_V_dout;
wire    bias_added_7_4_V_empty_n;
wire   [17:0] bias_added_7_5_V_dout;
wire    bias_added_7_5_V_empty_n;
wire   [17:0] bias_added_7_6_V_dout;
wire    bias_added_7_6_V_empty_n;
wire   [17:0] bias_added_7_7_V_dout;
wire    bias_added_7_7_V_empty_n;
wire   [17:0] bias_added_7_8_V_dout;
wire    bias_added_7_8_V_empty_n;
wire   [17:0] bias_added_7_9_V_dout;
wire    bias_added_7_9_V_empty_n;
wire   [17:0] bias_added_7_10_V_dout;
wire    bias_added_7_10_V_empty_n;
wire   [17:0] bias_added_7_11_V_dout;
wire    bias_added_7_11_V_empty_n;
wire   [17:0] bias_added_7_12_V_dout;
wire    bias_added_7_12_V_empty_n;
wire   [17:0] bias_added_7_13_V_dout;
wire    bias_added_7_13_V_empty_n;
wire   [17:0] bias_added_7_14_V_dout;
wire    bias_added_7_14_V_empty_n;
wire   [17:0] bias_added_7_15_V_dout;
wire    bias_added_7_15_V_empty_n;
wire   [17:0] bias_added_7_16_V_dout;
wire    bias_added_7_16_V_empty_n;
wire   [17:0] bias_added_7_17_V_dout;
wire    bias_added_7_17_V_empty_n;
wire   [17:0] bias_added_7_18_V_dout;
wire    bias_added_7_18_V_empty_n;
wire   [17:0] bias_added_7_19_V_dout;
wire    bias_added_7_19_V_empty_n;
wire   [17:0] bias_added_7_20_V_dout;
wire    bias_added_7_20_V_empty_n;
wire   [17:0] bias_added_7_21_V_dout;
wire    bias_added_7_21_V_empty_n;
wire   [17:0] bias_added_7_22_V_dout;
wire    bias_added_7_22_V_empty_n;
wire   [17:0] bias_added_7_23_V_dout;
wire    bias_added_7_23_V_empty_n;
wire   [17:0] bias_added_7_24_V_dout;
wire    bias_added_7_24_V_empty_n;
wire   [17:0] bias_added_7_25_V_dout;
wire    bias_added_7_25_V_empty_n;
wire   [17:0] bias_added_8_0_V_dout;
wire    bias_added_8_0_V_empty_n;
wire   [17:0] bias_added_8_1_V_dout;
wire    bias_added_8_1_V_empty_n;
wire   [17:0] bias_added_8_2_V_dout;
wire    bias_added_8_2_V_empty_n;
wire   [17:0] bias_added_8_3_V_dout;
wire    bias_added_8_3_V_empty_n;
wire   [17:0] bias_added_8_4_V_dout;
wire    bias_added_8_4_V_empty_n;
wire   [17:0] bias_added_8_5_V_dout;
wire    bias_added_8_5_V_empty_n;
wire   [17:0] bias_added_8_6_V_dout;
wire    bias_added_8_6_V_empty_n;
wire   [17:0] bias_added_8_7_V_dout;
wire    bias_added_8_7_V_empty_n;
wire   [17:0] bias_added_8_8_V_dout;
wire    bias_added_8_8_V_empty_n;
wire   [17:0] bias_added_8_9_V_dout;
wire    bias_added_8_9_V_empty_n;
wire   [17:0] bias_added_8_10_V_dout;
wire    bias_added_8_10_V_empty_n;
wire   [17:0] bias_added_8_11_V_dout;
wire    bias_added_8_11_V_empty_n;
wire   [17:0] bias_added_8_12_V_dout;
wire    bias_added_8_12_V_empty_n;
wire   [17:0] bias_added_8_13_V_dout;
wire    bias_added_8_13_V_empty_n;
wire   [17:0] bias_added_8_14_V_dout;
wire    bias_added_8_14_V_empty_n;
wire   [17:0] bias_added_8_15_V_dout;
wire    bias_added_8_15_V_empty_n;
wire   [17:0] bias_added_8_16_V_dout;
wire    bias_added_8_16_V_empty_n;
wire   [17:0] bias_added_8_17_V_dout;
wire    bias_added_8_17_V_empty_n;
wire   [17:0] bias_added_8_18_V_dout;
wire    bias_added_8_18_V_empty_n;
wire   [17:0] bias_added_8_19_V_dout;
wire    bias_added_8_19_V_empty_n;
wire   [17:0] bias_added_8_20_V_dout;
wire    bias_added_8_20_V_empty_n;
wire   [17:0] bias_added_8_21_V_dout;
wire    bias_added_8_21_V_empty_n;
wire   [17:0] bias_added_8_22_V_dout;
wire    bias_added_8_22_V_empty_n;
wire   [17:0] bias_added_8_23_V_dout;
wire    bias_added_8_23_V_empty_n;
wire   [17:0] bias_added_8_24_V_dout;
wire    bias_added_8_24_V_empty_n;
wire   [17:0] bias_added_8_25_V_dout;
wire    bias_added_8_25_V_empty_n;
wire   [17:0] bias_added_9_0_V_dout;
wire    bias_added_9_0_V_empty_n;
wire   [17:0] bias_added_9_1_V_dout;
wire    bias_added_9_1_V_empty_n;
wire   [17:0] bias_added_9_2_V_dout;
wire    bias_added_9_2_V_empty_n;
wire   [17:0] bias_added_9_3_V_dout;
wire    bias_added_9_3_V_empty_n;
wire   [17:0] bias_added_9_4_V_dout;
wire    bias_added_9_4_V_empty_n;
wire   [17:0] bias_added_9_5_V_dout;
wire    bias_added_9_5_V_empty_n;
wire   [17:0] bias_added_9_6_V_dout;
wire    bias_added_9_6_V_empty_n;
wire   [17:0] bias_added_9_7_V_dout;
wire    bias_added_9_7_V_empty_n;
wire   [17:0] bias_added_9_8_V_dout;
wire    bias_added_9_8_V_empty_n;
wire   [17:0] bias_added_9_9_V_dout;
wire    bias_added_9_9_V_empty_n;
wire   [17:0] bias_added_9_10_V_dout;
wire    bias_added_9_10_V_empty_n;
wire   [17:0] bias_added_9_11_V_dout;
wire    bias_added_9_11_V_empty_n;
wire   [17:0] bias_added_9_12_V_dout;
wire    bias_added_9_12_V_empty_n;
wire   [17:0] bias_added_9_13_V_dout;
wire    bias_added_9_13_V_empty_n;
wire   [17:0] bias_added_9_14_V_dout;
wire    bias_added_9_14_V_empty_n;
wire   [17:0] bias_added_9_15_V_dout;
wire    bias_added_9_15_V_empty_n;
wire   [17:0] bias_added_9_16_V_dout;
wire    bias_added_9_16_V_empty_n;
wire   [17:0] bias_added_9_17_V_dout;
wire    bias_added_9_17_V_empty_n;
wire   [17:0] bias_added_9_18_V_dout;
wire    bias_added_9_18_V_empty_n;
wire   [17:0] bias_added_9_19_V_dout;
wire    bias_added_9_19_V_empty_n;
wire   [17:0] bias_added_9_20_V_dout;
wire    bias_added_9_20_V_empty_n;
wire   [17:0] bias_added_9_21_V_dout;
wire    bias_added_9_21_V_empty_n;
wire   [17:0] bias_added_9_22_V_dout;
wire    bias_added_9_22_V_empty_n;
wire   [17:0] bias_added_9_23_V_dout;
wire    bias_added_9_23_V_empty_n;
wire   [17:0] bias_added_9_24_V_dout;
wire    bias_added_9_24_V_empty_n;
wire   [17:0] bias_added_9_25_V_dout;
wire    bias_added_9_25_V_empty_n;
wire   [17:0] bias_added_10_0_V_dout;
wire    bias_added_10_0_V_empty_n;
wire   [17:0] bias_added_10_1_V_dout;
wire    bias_added_10_1_V_empty_n;
wire   [17:0] bias_added_10_2_V_dout;
wire    bias_added_10_2_V_empty_n;
wire   [17:0] bias_added_10_3_V_dout;
wire    bias_added_10_3_V_empty_n;
wire   [17:0] bias_added_10_4_V_dout;
wire    bias_added_10_4_V_empty_n;
wire   [17:0] bias_added_10_5_V_dout;
wire    bias_added_10_5_V_empty_n;
wire   [17:0] bias_added_10_6_V_dout;
wire    bias_added_10_6_V_empty_n;
wire   [17:0] bias_added_10_7_V_dout;
wire    bias_added_10_7_V_empty_n;
wire   [17:0] bias_added_10_8_V_dout;
wire    bias_added_10_8_V_empty_n;
wire   [17:0] bias_added_10_9_V_dout;
wire    bias_added_10_9_V_empty_n;
wire   [17:0] bias_added_10_10_V_dout;
wire    bias_added_10_10_V_empty_n;
wire   [17:0] bias_added_10_11_V_dout;
wire    bias_added_10_11_V_empty_n;
wire   [17:0] bias_added_10_12_V_dout;
wire    bias_added_10_12_V_empty_n;
wire   [17:0] bias_added_10_13_V_dout;
wire    bias_added_10_13_V_empty_n;
wire   [17:0] bias_added_10_14_V_dout;
wire    bias_added_10_14_V_empty_n;
wire   [17:0] bias_added_10_15_V_dout;
wire    bias_added_10_15_V_empty_n;
wire   [17:0] bias_added_10_16_V_dout;
wire    bias_added_10_16_V_empty_n;
wire   [17:0] bias_added_10_17_V_dout;
wire    bias_added_10_17_V_empty_n;
wire   [17:0] bias_added_10_18_V_dout;
wire    bias_added_10_18_V_empty_n;
wire   [17:0] bias_added_10_19_V_dout;
wire    bias_added_10_19_V_empty_n;
wire   [17:0] bias_added_10_20_V_dout;
wire    bias_added_10_20_V_empty_n;
wire   [17:0] bias_added_10_21_V_dout;
wire    bias_added_10_21_V_empty_n;
wire   [17:0] bias_added_10_22_V_dout;
wire    bias_added_10_22_V_empty_n;
wire   [17:0] bias_added_10_23_V_dout;
wire    bias_added_10_23_V_empty_n;
wire   [17:0] bias_added_10_24_V_dout;
wire    bias_added_10_24_V_empty_n;
wire   [17:0] bias_added_10_25_V_dout;
wire    bias_added_10_25_V_empty_n;
wire   [17:0] bias_added_11_0_V_dout;
wire    bias_added_11_0_V_empty_n;
wire   [17:0] bias_added_11_1_V_dout;
wire    bias_added_11_1_V_empty_n;
wire   [17:0] bias_added_11_2_V_dout;
wire    bias_added_11_2_V_empty_n;
wire   [17:0] bias_added_11_3_V_dout;
wire    bias_added_11_3_V_empty_n;
wire   [17:0] bias_added_11_4_V_dout;
wire    bias_added_11_4_V_empty_n;
wire   [17:0] bias_added_11_5_V_dout;
wire    bias_added_11_5_V_empty_n;
wire   [17:0] bias_added_11_6_V_dout;
wire    bias_added_11_6_V_empty_n;
wire   [17:0] bias_added_11_7_V_dout;
wire    bias_added_11_7_V_empty_n;
wire   [17:0] bias_added_11_8_V_dout;
wire    bias_added_11_8_V_empty_n;
wire   [17:0] bias_added_11_9_V_dout;
wire    bias_added_11_9_V_empty_n;
wire   [17:0] bias_added_11_10_V_dout;
wire    bias_added_11_10_V_empty_n;
wire   [17:0] bias_added_11_11_V_dout;
wire    bias_added_11_11_V_empty_n;
wire   [17:0] bias_added_11_12_V_dout;
wire    bias_added_11_12_V_empty_n;
wire   [17:0] bias_added_11_13_V_dout;
wire    bias_added_11_13_V_empty_n;
wire   [17:0] bias_added_11_14_V_dout;
wire    bias_added_11_14_V_empty_n;
wire   [17:0] bias_added_11_15_V_dout;
wire    bias_added_11_15_V_empty_n;
wire   [17:0] bias_added_11_16_V_dout;
wire    bias_added_11_16_V_empty_n;
wire   [17:0] bias_added_11_17_V_dout;
wire    bias_added_11_17_V_empty_n;
wire   [17:0] bias_added_11_18_V_dout;
wire    bias_added_11_18_V_empty_n;
wire   [17:0] bias_added_11_19_V_dout;
wire    bias_added_11_19_V_empty_n;
wire   [17:0] bias_added_11_20_V_dout;
wire    bias_added_11_20_V_empty_n;
wire   [17:0] bias_added_11_21_V_dout;
wire    bias_added_11_21_V_empty_n;
wire   [17:0] bias_added_11_22_V_dout;
wire    bias_added_11_22_V_empty_n;
wire   [17:0] bias_added_11_23_V_dout;
wire    bias_added_11_23_V_empty_n;
wire   [17:0] bias_added_11_24_V_dout;
wire    bias_added_11_24_V_empty_n;
wire   [17:0] bias_added_11_25_V_dout;
wire    bias_added_11_25_V_empty_n;
wire   [17:0] bias_added_12_0_V_dout;
wire    bias_added_12_0_V_empty_n;
wire   [17:0] bias_added_12_1_V_dout;
wire    bias_added_12_1_V_empty_n;
wire   [17:0] bias_added_12_2_V_dout;
wire    bias_added_12_2_V_empty_n;
wire   [17:0] bias_added_12_3_V_dout;
wire    bias_added_12_3_V_empty_n;
wire   [17:0] bias_added_12_4_V_dout;
wire    bias_added_12_4_V_empty_n;
wire   [17:0] bias_added_12_5_V_dout;
wire    bias_added_12_5_V_empty_n;
wire   [17:0] bias_added_12_6_V_dout;
wire    bias_added_12_6_V_empty_n;
wire   [17:0] bias_added_12_7_V_dout;
wire    bias_added_12_7_V_empty_n;
wire   [17:0] bias_added_12_8_V_dout;
wire    bias_added_12_8_V_empty_n;
wire   [17:0] bias_added_12_9_V_dout;
wire    bias_added_12_9_V_empty_n;
wire   [17:0] bias_added_12_10_V_dout;
wire    bias_added_12_10_V_empty_n;
wire   [17:0] bias_added_12_11_V_dout;
wire    bias_added_12_11_V_empty_n;
wire   [17:0] bias_added_12_12_V_dout;
wire    bias_added_12_12_V_empty_n;
wire   [17:0] bias_added_12_13_V_dout;
wire    bias_added_12_13_V_empty_n;
wire   [17:0] bias_added_12_14_V_dout;
wire    bias_added_12_14_V_empty_n;
wire   [17:0] bias_added_12_15_V_dout;
wire    bias_added_12_15_V_empty_n;
wire   [17:0] bias_added_12_16_V_dout;
wire    bias_added_12_16_V_empty_n;
wire   [17:0] bias_added_12_17_V_dout;
wire    bias_added_12_17_V_empty_n;
wire   [17:0] bias_added_12_18_V_dout;
wire    bias_added_12_18_V_empty_n;
wire   [17:0] bias_added_12_19_V_dout;
wire    bias_added_12_19_V_empty_n;
wire   [17:0] bias_added_12_20_V_dout;
wire    bias_added_12_20_V_empty_n;
wire   [17:0] bias_added_12_21_V_dout;
wire    bias_added_12_21_V_empty_n;
wire   [17:0] bias_added_12_22_V_dout;
wire    bias_added_12_22_V_empty_n;
wire   [17:0] bias_added_12_23_V_dout;
wire    bias_added_12_23_V_empty_n;
wire   [17:0] bias_added_12_24_V_dout;
wire    bias_added_12_24_V_empty_n;
wire   [17:0] bias_added_12_25_V_dout;
wire    bias_added_12_25_V_empty_n;
wire   [17:0] bias_added_13_0_V_dout;
wire    bias_added_13_0_V_empty_n;
wire   [17:0] bias_added_13_1_V_dout;
wire    bias_added_13_1_V_empty_n;
wire   [17:0] bias_added_13_2_V_dout;
wire    bias_added_13_2_V_empty_n;
wire   [17:0] bias_added_13_3_V_dout;
wire    bias_added_13_3_V_empty_n;
wire   [17:0] bias_added_13_4_V_dout;
wire    bias_added_13_4_V_empty_n;
wire   [17:0] bias_added_13_5_V_dout;
wire    bias_added_13_5_V_empty_n;
wire   [17:0] bias_added_13_6_V_dout;
wire    bias_added_13_6_V_empty_n;
wire   [17:0] bias_added_13_7_V_dout;
wire    bias_added_13_7_V_empty_n;
wire   [17:0] bias_added_13_8_V_dout;
wire    bias_added_13_8_V_empty_n;
wire   [17:0] bias_added_13_9_V_dout;
wire    bias_added_13_9_V_empty_n;
wire   [17:0] bias_added_13_10_V_dout;
wire    bias_added_13_10_V_empty_n;
wire   [17:0] bias_added_13_11_V_dout;
wire    bias_added_13_11_V_empty_n;
wire   [17:0] bias_added_13_12_V_dout;
wire    bias_added_13_12_V_empty_n;
wire   [17:0] bias_added_13_13_V_dout;
wire    bias_added_13_13_V_empty_n;
wire   [17:0] bias_added_13_14_V_dout;
wire    bias_added_13_14_V_empty_n;
wire   [17:0] bias_added_13_15_V_dout;
wire    bias_added_13_15_V_empty_n;
wire   [17:0] bias_added_13_16_V_dout;
wire    bias_added_13_16_V_empty_n;
wire   [17:0] bias_added_13_17_V_dout;
wire    bias_added_13_17_V_empty_n;
wire   [17:0] bias_added_13_18_V_dout;
wire    bias_added_13_18_V_empty_n;
wire   [17:0] bias_added_13_19_V_dout;
wire    bias_added_13_19_V_empty_n;
wire   [17:0] bias_added_13_20_V_dout;
wire    bias_added_13_20_V_empty_n;
wire   [17:0] bias_added_13_21_V_dout;
wire    bias_added_13_21_V_empty_n;
wire   [17:0] bias_added_13_22_V_dout;
wire    bias_added_13_22_V_empty_n;
wire   [17:0] bias_added_13_23_V_dout;
wire    bias_added_13_23_V_empty_n;
wire   [17:0] bias_added_13_24_V_dout;
wire    bias_added_13_24_V_empty_n;
wire   [17:0] bias_added_13_25_V_dout;
wire    bias_added_13_25_V_empty_n;
wire   [17:0] bias_added_14_0_V_dout;
wire    bias_added_14_0_V_empty_n;
wire   [17:0] bias_added_14_1_V_dout;
wire    bias_added_14_1_V_empty_n;
wire   [17:0] bias_added_14_2_V_dout;
wire    bias_added_14_2_V_empty_n;
wire   [17:0] bias_added_14_3_V_dout;
wire    bias_added_14_3_V_empty_n;
wire   [17:0] bias_added_14_4_V_dout;
wire    bias_added_14_4_V_empty_n;
wire   [17:0] bias_added_14_5_V_dout;
wire    bias_added_14_5_V_empty_n;
wire   [17:0] bias_added_14_6_V_dout;
wire    bias_added_14_6_V_empty_n;
wire   [17:0] bias_added_14_7_V_dout;
wire    bias_added_14_7_V_empty_n;
wire   [17:0] bias_added_14_8_V_dout;
wire    bias_added_14_8_V_empty_n;
wire   [17:0] bias_added_14_9_V_dout;
wire    bias_added_14_9_V_empty_n;
wire   [17:0] bias_added_14_10_V_dout;
wire    bias_added_14_10_V_empty_n;
wire   [17:0] bias_added_14_11_V_dout;
wire    bias_added_14_11_V_empty_n;
wire   [17:0] bias_added_14_12_V_dout;
wire    bias_added_14_12_V_empty_n;
wire   [17:0] bias_added_14_13_V_dout;
wire    bias_added_14_13_V_empty_n;
wire   [17:0] bias_added_14_14_V_dout;
wire    bias_added_14_14_V_empty_n;
wire   [17:0] bias_added_14_15_V_dout;
wire    bias_added_14_15_V_empty_n;
wire   [17:0] bias_added_14_16_V_dout;
wire    bias_added_14_16_V_empty_n;
wire   [17:0] bias_added_14_17_V_dout;
wire    bias_added_14_17_V_empty_n;
wire   [17:0] bias_added_14_18_V_dout;
wire    bias_added_14_18_V_empty_n;
wire   [17:0] bias_added_14_19_V_dout;
wire    bias_added_14_19_V_empty_n;
wire   [17:0] bias_added_14_20_V_dout;
wire    bias_added_14_20_V_empty_n;
wire   [17:0] bias_added_14_21_V_dout;
wire    bias_added_14_21_V_empty_n;
wire   [17:0] bias_added_14_22_V_dout;
wire    bias_added_14_22_V_empty_n;
wire   [17:0] bias_added_14_23_V_dout;
wire    bias_added_14_23_V_empty_n;
wire   [17:0] bias_added_14_24_V_dout;
wire    bias_added_14_24_V_empty_n;
wire   [17:0] bias_added_14_25_V_dout;
wire    bias_added_14_25_V_empty_n;
wire   [17:0] bias_added_15_0_V_dout;
wire    bias_added_15_0_V_empty_n;
wire   [17:0] bias_added_15_1_V_dout;
wire    bias_added_15_1_V_empty_n;
wire   [17:0] bias_added_15_2_V_dout;
wire    bias_added_15_2_V_empty_n;
wire   [17:0] bias_added_15_3_V_dout;
wire    bias_added_15_3_V_empty_n;
wire   [17:0] bias_added_15_4_V_dout;
wire    bias_added_15_4_V_empty_n;
wire   [17:0] bias_added_15_5_V_dout;
wire    bias_added_15_5_V_empty_n;
wire   [17:0] bias_added_15_6_V_dout;
wire    bias_added_15_6_V_empty_n;
wire   [17:0] bias_added_15_7_V_dout;
wire    bias_added_15_7_V_empty_n;
wire   [17:0] bias_added_15_8_V_dout;
wire    bias_added_15_8_V_empty_n;
wire   [17:0] bias_added_15_9_V_dout;
wire    bias_added_15_9_V_empty_n;
wire   [17:0] bias_added_15_10_V_dout;
wire    bias_added_15_10_V_empty_n;
wire   [31:0] digit_dout;
wire    digit_empty_n;
wire   [31:0] digit_load_loc_chann_dout;
wire    digit_load_loc_chann_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_mvprod_layer_1_U0_ap_ready;
wire    ap_sync_mvprod_layer_1_U0_ap_ready;
reg   [1:0] mvprod_layer_1_U0_ap_ready_count;
reg    ap_sync_reg_mvprod_layer_2_U0_ap_ready;
wire    ap_sync_mvprod_layer_2_U0_ap_ready;
reg   [1:0] mvprod_layer_2_U0_ap_ready_count;
reg    ap_sync_reg_add_bias_pre_L1_U0_ap_ready;
wire    ap_sync_add_bias_pre_L1_U0_ap_ready;
reg   [1:0] add_bias_pre_L1_U0_ap_ready_count;
wire    add_bias_pre_L1_U0_start_full_n;
wire    add_bias_pre_L1_U0_start_write;
wire    mvprod_layer_1_U0_start_full_n;
wire    mvprod_layer_1_U0_start_write;
wire    sigmoid_activation_L_1_U0_start_full_n;
wire    sigmoid_activation_L_1_U0_start_write;
wire    add_bias_pre_L2_U0_start_full_n;
wire    add_bias_pre_L2_U0_start_write;
wire    mvprod_layer_2_U0_start_full_n;
wire    mvprod_layer_2_U0_start_write;
wire    sigmoid_activation_L_U0_start_full_n;
wire    sigmoid_activation_L_U0_start_write;
wire    classify_U0_start_full_n;
wire    classify_U0_start_write;
wire    Block_arrayctor_loop_U0_start_full_n;
wire    Block_arrayctor_loop_U0_start_write;
wire    p_src_mlp_cpp_lin_U0_start_full_n;
wire    p_src_mlp_cpp_lin_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_bias_added_15_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_15_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_14_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_13_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_12_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_11_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_10_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_9_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_8_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_7_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_6_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_5_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_4_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_3_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_2_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_1_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_1_0_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_25_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_24_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_23_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_22_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_21_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_20_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_19_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_18_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_17_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_16_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_15_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_14_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_13_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_12_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_11_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_10_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_9_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_8_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_7_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_6_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_5_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_4_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_3_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_2_V = 1'b0;
#0 ap_sync_reg_channel_write_bias_added_0_1_V = 1'b0;
#0 ap_sync_reg_mvprod_layer_1_U0_ap_ready = 1'b0;
#0 mvprod_layer_1_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_mvprod_layer_2_U0_ap_ready = 1'b0;
#0 mvprod_layer_2_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_add_bias_pre_L1_U0_ap_ready = 1'b0;
#0 add_bias_pre_L1_U0_ap_ready_count = 2'd0;
end

mlp_L1_no_activ_V #(
    .DataWidth( 18 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
L1_no_activ_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(mvprod_layer_1_U0_result_V_address0),
    .i_ce0(mvprod_layer_1_U0_result_V_ce0),
    .i_we0(mvprod_layer_1_U0_result_V_we0),
    .i_d0(mvprod_layer_1_U0_result_V_d0),
    .i_q0(L1_no_activ_V_i_q0),
    .t_address0(sigmoid_activation_L_1_U0_input_V_address0),
    .t_ce0(sigmoid_activation_L_1_U0_input_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(L1_no_activ_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(L1_no_activ_V_i_full_n),
    .i_write(mvprod_layer_1_U0_ap_done),
    .t_empty_n(L1_no_activ_V_t_empty_n),
    .t_read(sigmoid_activation_L_1_U0_ap_ready)
);

mlp_L1_no_activ_V #(
    .DataWidth( 18 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
L1_activ_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(sigmoid_activation_L_1_U0_result_V_address0),
    .i_ce0(sigmoid_activation_L_1_U0_result_V_ce0),
    .i_we0(sigmoid_activation_L_1_U0_result_V_we0),
    .i_d0(sigmoid_activation_L_1_U0_result_V_d0),
    .i_q0(L1_activ_V_i_q0),
    .t_address0(add_bias_pre_L2_U0_input_V_address0),
    .t_ce0(add_bias_pre_L2_U0_input_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(L1_activ_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(L1_activ_V_i_full_n),
    .i_write(sigmoid_activation_L_1_U0_ap_done),
    .t_empty_n(L1_activ_V_t_empty_n),
    .t_read(add_bias_pre_L2_U0_ap_ready)
);

mlp_L2_bias_added_V #(
    .DataWidth( 18 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
L2_bias_added_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(add_bias_pre_L2_U0_result_V_address0),
    .i_ce0(add_bias_pre_L2_U0_result_V_ce0),
    .i_we0(add_bias_pre_L2_U0_result_V_we0),
    .i_d0(add_bias_pre_L2_U0_result_V_d0),
    .i_q0(L2_bias_added_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(L2_bias_added_V_i_q1),
    .t_address0(mvprod_layer_2_U0_input_V_address0),
    .t_ce0(mvprod_layer_2_U0_input_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(L2_bias_added_V_t_q0),
    .t_address1(mvprod_layer_2_U0_input_V_address1),
    .t_ce1(mvprod_layer_2_U0_input_V_ce1),
    .t_q1(L2_bias_added_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(L2_bias_added_V_i_full_n),
    .i_write(add_bias_pre_L2_U0_ap_done),
    .t_empty_n(L2_bias_added_V_t_empty_n),
    .t_read(mvprod_layer_2_U0_ap_ready)
);

mlp_L2_out_V #(
    .DataWidth( 18 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
L2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(mvprod_layer_2_U0_result_V_address0),
    .i_ce0(mvprod_layer_2_U0_result_V_ce0),
    .i_we0(mvprod_layer_2_U0_result_V_we0),
    .i_d0(mvprod_layer_2_U0_result_V_d0),
    .i_q0(L2_out_V_i_q0),
    .t_address0(sigmoid_activation_L_U0_input_V_address0),
    .t_ce0(sigmoid_activation_L_U0_input_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(L2_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(L2_out_V_i_full_n),
    .i_write(mvprod_layer_2_U0_ap_done),
    .t_empty_n(L2_out_V_t_empty_n),
    .t_read(sigmoid_activation_L_U0_ap_ready)
);

mlp_L2_out_V #(
    .DataWidth( 18 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
L2_out_activ_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(sigmoid_activation_L_U0_result_V_address0),
    .i_ce0(sigmoid_activation_L_U0_result_V_ce0),
    .i_we0(sigmoid_activation_L_U0_result_V_we0),
    .i_d0(sigmoid_activation_L_U0_result_V_d0),
    .i_q0(L2_out_activ_V_i_q0),
    .t_address0(classify_U0_activated_L2_V_address0),
    .t_ce0(classify_U0_activated_L2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(L2_out_activ_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(L2_out_activ_V_i_full_n),
    .i_write(sigmoid_activation_L_U0_ap_done),
    .t_empty_n(L2_out_activ_V_t_empty_n),
    .t_read(classify_U0_ap_ready)
);

add_bias_pre_L1 add_bias_pre_L1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(add_bias_pre_L1_U0_ap_start),
    .ap_done(add_bias_pre_L1_U0_ap_done),
    .ap_continue(add_bias_pre_L1_U0_ap_continue),
    .ap_idle(add_bias_pre_L1_U0_ap_idle),
    .ap_ready(add_bias_pre_L1_U0_ap_ready),
    .input_0_V_address0(add_bias_pre_L1_U0_input_0_V_address0),
    .input_0_V_ce0(add_bias_pre_L1_U0_input_0_V_ce0),
    .input_0_V_q0(input_0_V_q0),
    .input_0_V_address1(add_bias_pre_L1_U0_input_0_V_address1),
    .input_0_V_ce1(add_bias_pre_L1_U0_input_0_V_ce1),
    .input_0_V_q1(input_0_V_q1),
    .input_1_V_address0(add_bias_pre_L1_U0_input_1_V_address0),
    .input_1_V_ce0(add_bias_pre_L1_U0_input_1_V_ce0),
    .input_1_V_q0(input_1_V_q0),
    .input_1_V_address1(add_bias_pre_L1_U0_input_1_V_address1),
    .input_1_V_ce1(add_bias_pre_L1_U0_input_1_V_ce1),
    .input_1_V_q1(input_1_V_q1),
    .input_2_V_address0(add_bias_pre_L1_U0_input_2_V_address0),
    .input_2_V_ce0(add_bias_pre_L1_U0_input_2_V_ce0),
    .input_2_V_q0(input_2_V_q0),
    .input_2_V_address1(add_bias_pre_L1_U0_input_2_V_address1),
    .input_2_V_ce1(add_bias_pre_L1_U0_input_2_V_ce1),
    .input_2_V_q1(input_2_V_q1),
    .input_3_V_address0(add_bias_pre_L1_U0_input_3_V_address0),
    .input_3_V_ce0(add_bias_pre_L1_U0_input_3_V_ce0),
    .input_3_V_q0(input_3_V_q0),
    .input_3_V_address1(add_bias_pre_L1_U0_input_3_V_address1),
    .input_3_V_ce1(add_bias_pre_L1_U0_input_3_V_ce1),
    .input_3_V_q1(input_3_V_q1),
    .input_4_V_address0(add_bias_pre_L1_U0_input_4_V_address0),
    .input_4_V_ce0(add_bias_pre_L1_U0_input_4_V_ce0),
    .input_4_V_q0(input_4_V_q0),
    .input_4_V_address1(add_bias_pre_L1_U0_input_4_V_address1),
    .input_4_V_ce1(add_bias_pre_L1_U0_input_4_V_ce1),
    .input_4_V_q1(input_4_V_q1),
    .input_5_V_address0(add_bias_pre_L1_U0_input_5_V_address0),
    .input_5_V_ce0(add_bias_pre_L1_U0_input_5_V_ce0),
    .input_5_V_q0(input_5_V_q0),
    .input_5_V_address1(add_bias_pre_L1_U0_input_5_V_address1),
    .input_5_V_ce1(add_bias_pre_L1_U0_input_5_V_ce1),
    .input_5_V_q1(input_5_V_q1),
    .input_6_V_address0(add_bias_pre_L1_U0_input_6_V_address0),
    .input_6_V_ce0(add_bias_pre_L1_U0_input_6_V_ce0),
    .input_6_V_q0(input_6_V_q0),
    .input_6_V_address1(add_bias_pre_L1_U0_input_6_V_address1),
    .input_6_V_ce1(add_bias_pre_L1_U0_input_6_V_ce1),
    .input_6_V_q1(input_6_V_q1),
    .input_7_V_address0(add_bias_pre_L1_U0_input_7_V_address0),
    .input_7_V_ce0(add_bias_pre_L1_U0_input_7_V_ce0),
    .input_7_V_q0(input_7_V_q0),
    .input_7_V_address1(add_bias_pre_L1_U0_input_7_V_address1),
    .input_7_V_ce1(add_bias_pre_L1_U0_input_7_V_ce1),
    .input_7_V_q1(input_7_V_q1),
    .input_8_V_address0(add_bias_pre_L1_U0_input_8_V_address0),
    .input_8_V_ce0(add_bias_pre_L1_U0_input_8_V_ce0),
    .input_8_V_q0(input_8_V_q0),
    .input_8_V_address1(add_bias_pre_L1_U0_input_8_V_address1),
    .input_8_V_ce1(add_bias_pre_L1_U0_input_8_V_ce1),
    .input_8_V_q1(input_8_V_q1),
    .input_9_V_address0(add_bias_pre_L1_U0_input_9_V_address0),
    .input_9_V_ce0(add_bias_pre_L1_U0_input_9_V_ce0),
    .input_9_V_q0(input_9_V_q0),
    .input_9_V_address1(add_bias_pre_L1_U0_input_9_V_address1),
    .input_9_V_ce1(add_bias_pre_L1_U0_input_9_V_ce1),
    .input_9_V_q1(input_9_V_q1),
    .input_10_V_address0(add_bias_pre_L1_U0_input_10_V_address0),
    .input_10_V_ce0(add_bias_pre_L1_U0_input_10_V_ce0),
    .input_10_V_q0(input_10_V_q0),
    .input_10_V_address1(add_bias_pre_L1_U0_input_10_V_address1),
    .input_10_V_ce1(add_bias_pre_L1_U0_input_10_V_ce1),
    .input_10_V_q1(input_10_V_q1),
    .input_11_V_address0(add_bias_pre_L1_U0_input_11_V_address0),
    .input_11_V_ce0(add_bias_pre_L1_U0_input_11_V_ce0),
    .input_11_V_q0(input_11_V_q0),
    .input_11_V_address1(add_bias_pre_L1_U0_input_11_V_address1),
    .input_11_V_ce1(add_bias_pre_L1_U0_input_11_V_ce1),
    .input_11_V_q1(input_11_V_q1),
    .input_12_V_address0(add_bias_pre_L1_U0_input_12_V_address0),
    .input_12_V_ce0(add_bias_pre_L1_U0_input_12_V_ce0),
    .input_12_V_q0(input_12_V_q0),
    .input_12_V_address1(add_bias_pre_L1_U0_input_12_V_address1),
    .input_12_V_ce1(add_bias_pre_L1_U0_input_12_V_ce1),
    .input_12_V_q1(input_12_V_q1),
    .input_13_V_address0(add_bias_pre_L1_U0_input_13_V_address0),
    .input_13_V_ce0(add_bias_pre_L1_U0_input_13_V_ce0),
    .input_13_V_q0(input_13_V_q0),
    .input_13_V_address1(add_bias_pre_L1_U0_input_13_V_address1),
    .input_13_V_ce1(add_bias_pre_L1_U0_input_13_V_ce1),
    .input_13_V_q1(input_13_V_q1),
    .input_14_V_address0(add_bias_pre_L1_U0_input_14_V_address0),
    .input_14_V_ce0(add_bias_pre_L1_U0_input_14_V_ce0),
    .input_14_V_q0(input_14_V_q0),
    .input_14_V_address1(add_bias_pre_L1_U0_input_14_V_address1),
    .input_14_V_ce1(add_bias_pre_L1_U0_input_14_V_ce1),
    .input_14_V_q1(input_14_V_q1),
    .input_15_V_address0(add_bias_pre_L1_U0_input_15_V_address0),
    .input_15_V_ce0(add_bias_pre_L1_U0_input_15_V_ce0),
    .input_15_V_q0(input_15_V_q0),
    .input_15_V_address1(add_bias_pre_L1_U0_input_15_V_address1),
    .input_15_V_ce1(add_bias_pre_L1_U0_input_15_V_ce1),
    .input_15_V_q1(input_15_V_q1),
    .ap_return_0(add_bias_pre_L1_U0_ap_return_0),
    .ap_return_1(add_bias_pre_L1_U0_ap_return_1),
    .ap_return_2(add_bias_pre_L1_U0_ap_return_2),
    .ap_return_3(add_bias_pre_L1_U0_ap_return_3),
    .ap_return_4(add_bias_pre_L1_U0_ap_return_4),
    .ap_return_5(add_bias_pre_L1_U0_ap_return_5),
    .ap_return_6(add_bias_pre_L1_U0_ap_return_6),
    .ap_return_7(add_bias_pre_L1_U0_ap_return_7),
    .ap_return_8(add_bias_pre_L1_U0_ap_return_8),
    .ap_return_9(add_bias_pre_L1_U0_ap_return_9),
    .ap_return_10(add_bias_pre_L1_U0_ap_return_10),
    .ap_return_11(add_bias_pre_L1_U0_ap_return_11),
    .ap_return_12(add_bias_pre_L1_U0_ap_return_12),
    .ap_return_13(add_bias_pre_L1_U0_ap_return_13),
    .ap_return_14(add_bias_pre_L1_U0_ap_return_14),
    .ap_return_15(add_bias_pre_L1_U0_ap_return_15),
    .ap_return_16(add_bias_pre_L1_U0_ap_return_16),
    .ap_return_17(add_bias_pre_L1_U0_ap_return_17),
    .ap_return_18(add_bias_pre_L1_U0_ap_return_18),
    .ap_return_19(add_bias_pre_L1_U0_ap_return_19),
    .ap_return_20(add_bias_pre_L1_U0_ap_return_20),
    .ap_return_21(add_bias_pre_L1_U0_ap_return_21),
    .ap_return_22(add_bias_pre_L1_U0_ap_return_22),
    .ap_return_23(add_bias_pre_L1_U0_ap_return_23),
    .ap_return_24(add_bias_pre_L1_U0_ap_return_24),
    .ap_return_25(add_bias_pre_L1_U0_ap_return_25),
    .ap_return_26(add_bias_pre_L1_U0_ap_return_26),
    .ap_return_27(add_bias_pre_L1_U0_ap_return_27),
    .ap_return_28(add_bias_pre_L1_U0_ap_return_28),
    .ap_return_29(add_bias_pre_L1_U0_ap_return_29),
    .ap_return_30(add_bias_pre_L1_U0_ap_return_30),
    .ap_return_31(add_bias_pre_L1_U0_ap_return_31),
    .ap_return_32(add_bias_pre_L1_U0_ap_return_32),
    .ap_return_33(add_bias_pre_L1_U0_ap_return_33),
    .ap_return_34(add_bias_pre_L1_U0_ap_return_34),
    .ap_return_35(add_bias_pre_L1_U0_ap_return_35),
    .ap_return_36(add_bias_pre_L1_U0_ap_return_36),
    .ap_return_37(add_bias_pre_L1_U0_ap_return_37),
    .ap_return_38(add_bias_pre_L1_U0_ap_return_38),
    .ap_return_39(add_bias_pre_L1_U0_ap_return_39),
    .ap_return_40(add_bias_pre_L1_U0_ap_return_40),
    .ap_return_41(add_bias_pre_L1_U0_ap_return_41),
    .ap_return_42(add_bias_pre_L1_U0_ap_return_42),
    .ap_return_43(add_bias_pre_L1_U0_ap_return_43),
    .ap_return_44(add_bias_pre_L1_U0_ap_return_44),
    .ap_return_45(add_bias_pre_L1_U0_ap_return_45),
    .ap_return_46(add_bias_pre_L1_U0_ap_return_46),
    .ap_return_47(add_bias_pre_L1_U0_ap_return_47),
    .ap_return_48(add_bias_pre_L1_U0_ap_return_48),
    .ap_return_49(add_bias_pre_L1_U0_ap_return_49),
    .ap_return_50(add_bias_pre_L1_U0_ap_return_50),
    .ap_return_51(add_bias_pre_L1_U0_ap_return_51),
    .ap_return_52(add_bias_pre_L1_U0_ap_return_52),
    .ap_return_53(add_bias_pre_L1_U0_ap_return_53),
    .ap_return_54(add_bias_pre_L1_U0_ap_return_54),
    .ap_return_55(add_bias_pre_L1_U0_ap_return_55),
    .ap_return_56(add_bias_pre_L1_U0_ap_return_56),
    .ap_return_57(add_bias_pre_L1_U0_ap_return_57),
    .ap_return_58(add_bias_pre_L1_U0_ap_return_58),
    .ap_return_59(add_bias_pre_L1_U0_ap_return_59),
    .ap_return_60(add_bias_pre_L1_U0_ap_return_60),
    .ap_return_61(add_bias_pre_L1_U0_ap_return_61),
    .ap_return_62(add_bias_pre_L1_U0_ap_return_62),
    .ap_return_63(add_bias_pre_L1_U0_ap_return_63),
    .ap_return_64(add_bias_pre_L1_U0_ap_return_64),
    .ap_return_65(add_bias_pre_L1_U0_ap_return_65),
    .ap_return_66(add_bias_pre_L1_U0_ap_return_66),
    .ap_return_67(add_bias_pre_L1_U0_ap_return_67),
    .ap_return_68(add_bias_pre_L1_U0_ap_return_68),
    .ap_return_69(add_bias_pre_L1_U0_ap_return_69),
    .ap_return_70(add_bias_pre_L1_U0_ap_return_70),
    .ap_return_71(add_bias_pre_L1_U0_ap_return_71),
    .ap_return_72(add_bias_pre_L1_U0_ap_return_72),
    .ap_return_73(add_bias_pre_L1_U0_ap_return_73),
    .ap_return_74(add_bias_pre_L1_U0_ap_return_74),
    .ap_return_75(add_bias_pre_L1_U0_ap_return_75),
    .ap_return_76(add_bias_pre_L1_U0_ap_return_76),
    .ap_return_77(add_bias_pre_L1_U0_ap_return_77),
    .ap_return_78(add_bias_pre_L1_U0_ap_return_78),
    .ap_return_79(add_bias_pre_L1_U0_ap_return_79),
    .ap_return_80(add_bias_pre_L1_U0_ap_return_80),
    .ap_return_81(add_bias_pre_L1_U0_ap_return_81),
    .ap_return_82(add_bias_pre_L1_U0_ap_return_82),
    .ap_return_83(add_bias_pre_L1_U0_ap_return_83),
    .ap_return_84(add_bias_pre_L1_U0_ap_return_84),
    .ap_return_85(add_bias_pre_L1_U0_ap_return_85),
    .ap_return_86(add_bias_pre_L1_U0_ap_return_86),
    .ap_return_87(add_bias_pre_L1_U0_ap_return_87),
    .ap_return_88(add_bias_pre_L1_U0_ap_return_88),
    .ap_return_89(add_bias_pre_L1_U0_ap_return_89),
    .ap_return_90(add_bias_pre_L1_U0_ap_return_90),
    .ap_return_91(add_bias_pre_L1_U0_ap_return_91),
    .ap_return_92(add_bias_pre_L1_U0_ap_return_92),
    .ap_return_93(add_bias_pre_L1_U0_ap_return_93),
    .ap_return_94(add_bias_pre_L1_U0_ap_return_94),
    .ap_return_95(add_bias_pre_L1_U0_ap_return_95),
    .ap_return_96(add_bias_pre_L1_U0_ap_return_96),
    .ap_return_97(add_bias_pre_L1_U0_ap_return_97),
    .ap_return_98(add_bias_pre_L1_U0_ap_return_98),
    .ap_return_99(add_bias_pre_L1_U0_ap_return_99),
    .ap_return_100(add_bias_pre_L1_U0_ap_return_100),
    .ap_return_101(add_bias_pre_L1_U0_ap_return_101),
    .ap_return_102(add_bias_pre_L1_U0_ap_return_102),
    .ap_return_103(add_bias_pre_L1_U0_ap_return_103),
    .ap_return_104(add_bias_pre_L1_U0_ap_return_104),
    .ap_return_105(add_bias_pre_L1_U0_ap_return_105),
    .ap_return_106(add_bias_pre_L1_U0_ap_return_106),
    .ap_return_107(add_bias_pre_L1_U0_ap_return_107),
    .ap_return_108(add_bias_pre_L1_U0_ap_return_108),
    .ap_return_109(add_bias_pre_L1_U0_ap_return_109),
    .ap_return_110(add_bias_pre_L1_U0_ap_return_110),
    .ap_return_111(add_bias_pre_L1_U0_ap_return_111),
    .ap_return_112(add_bias_pre_L1_U0_ap_return_112),
    .ap_return_113(add_bias_pre_L1_U0_ap_return_113),
    .ap_return_114(add_bias_pre_L1_U0_ap_return_114),
    .ap_return_115(add_bias_pre_L1_U0_ap_return_115),
    .ap_return_116(add_bias_pre_L1_U0_ap_return_116),
    .ap_return_117(add_bias_pre_L1_U0_ap_return_117),
    .ap_return_118(add_bias_pre_L1_U0_ap_return_118),
    .ap_return_119(add_bias_pre_L1_U0_ap_return_119),
    .ap_return_120(add_bias_pre_L1_U0_ap_return_120),
    .ap_return_121(add_bias_pre_L1_U0_ap_return_121),
    .ap_return_122(add_bias_pre_L1_U0_ap_return_122),
    .ap_return_123(add_bias_pre_L1_U0_ap_return_123),
    .ap_return_124(add_bias_pre_L1_U0_ap_return_124),
    .ap_return_125(add_bias_pre_L1_U0_ap_return_125),
    .ap_return_126(add_bias_pre_L1_U0_ap_return_126),
    .ap_return_127(add_bias_pre_L1_U0_ap_return_127),
    .ap_return_128(add_bias_pre_L1_U0_ap_return_128),
    .ap_return_129(add_bias_pre_L1_U0_ap_return_129),
    .ap_return_130(add_bias_pre_L1_U0_ap_return_130),
    .ap_return_131(add_bias_pre_L1_U0_ap_return_131),
    .ap_return_132(add_bias_pre_L1_U0_ap_return_132),
    .ap_return_133(add_bias_pre_L1_U0_ap_return_133),
    .ap_return_134(add_bias_pre_L1_U0_ap_return_134),
    .ap_return_135(add_bias_pre_L1_U0_ap_return_135),
    .ap_return_136(add_bias_pre_L1_U0_ap_return_136),
    .ap_return_137(add_bias_pre_L1_U0_ap_return_137),
    .ap_return_138(add_bias_pre_L1_U0_ap_return_138),
    .ap_return_139(add_bias_pre_L1_U0_ap_return_139),
    .ap_return_140(add_bias_pre_L1_U0_ap_return_140),
    .ap_return_141(add_bias_pre_L1_U0_ap_return_141),
    .ap_return_142(add_bias_pre_L1_U0_ap_return_142),
    .ap_return_143(add_bias_pre_L1_U0_ap_return_143),
    .ap_return_144(add_bias_pre_L1_U0_ap_return_144),
    .ap_return_145(add_bias_pre_L1_U0_ap_return_145),
    .ap_return_146(add_bias_pre_L1_U0_ap_return_146),
    .ap_return_147(add_bias_pre_L1_U0_ap_return_147),
    .ap_return_148(add_bias_pre_L1_U0_ap_return_148),
    .ap_return_149(add_bias_pre_L1_U0_ap_return_149),
    .ap_return_150(add_bias_pre_L1_U0_ap_return_150),
    .ap_return_151(add_bias_pre_L1_U0_ap_return_151),
    .ap_return_152(add_bias_pre_L1_U0_ap_return_152),
    .ap_return_153(add_bias_pre_L1_U0_ap_return_153),
    .ap_return_154(add_bias_pre_L1_U0_ap_return_154),
    .ap_return_155(add_bias_pre_L1_U0_ap_return_155),
    .ap_return_156(add_bias_pre_L1_U0_ap_return_156),
    .ap_return_157(add_bias_pre_L1_U0_ap_return_157),
    .ap_return_158(add_bias_pre_L1_U0_ap_return_158),
    .ap_return_159(add_bias_pre_L1_U0_ap_return_159),
    .ap_return_160(add_bias_pre_L1_U0_ap_return_160),
    .ap_return_161(add_bias_pre_L1_U0_ap_return_161),
    .ap_return_162(add_bias_pre_L1_U0_ap_return_162),
    .ap_return_163(add_bias_pre_L1_U0_ap_return_163),
    .ap_return_164(add_bias_pre_L1_U0_ap_return_164),
    .ap_return_165(add_bias_pre_L1_U0_ap_return_165),
    .ap_return_166(add_bias_pre_L1_U0_ap_return_166),
    .ap_return_167(add_bias_pre_L1_U0_ap_return_167),
    .ap_return_168(add_bias_pre_L1_U0_ap_return_168),
    .ap_return_169(add_bias_pre_L1_U0_ap_return_169),
    .ap_return_170(add_bias_pre_L1_U0_ap_return_170),
    .ap_return_171(add_bias_pre_L1_U0_ap_return_171),
    .ap_return_172(add_bias_pre_L1_U0_ap_return_172),
    .ap_return_173(add_bias_pre_L1_U0_ap_return_173),
    .ap_return_174(add_bias_pre_L1_U0_ap_return_174),
    .ap_return_175(add_bias_pre_L1_U0_ap_return_175),
    .ap_return_176(add_bias_pre_L1_U0_ap_return_176),
    .ap_return_177(add_bias_pre_L1_U0_ap_return_177),
    .ap_return_178(add_bias_pre_L1_U0_ap_return_178),
    .ap_return_179(add_bias_pre_L1_U0_ap_return_179),
    .ap_return_180(add_bias_pre_L1_U0_ap_return_180),
    .ap_return_181(add_bias_pre_L1_U0_ap_return_181),
    .ap_return_182(add_bias_pre_L1_U0_ap_return_182),
    .ap_return_183(add_bias_pre_L1_U0_ap_return_183),
    .ap_return_184(add_bias_pre_L1_U0_ap_return_184),
    .ap_return_185(add_bias_pre_L1_U0_ap_return_185),
    .ap_return_186(add_bias_pre_L1_U0_ap_return_186),
    .ap_return_187(add_bias_pre_L1_U0_ap_return_187),
    .ap_return_188(add_bias_pre_L1_U0_ap_return_188),
    .ap_return_189(add_bias_pre_L1_U0_ap_return_189),
    .ap_return_190(add_bias_pre_L1_U0_ap_return_190),
    .ap_return_191(add_bias_pre_L1_U0_ap_return_191),
    .ap_return_192(add_bias_pre_L1_U0_ap_return_192),
    .ap_return_193(add_bias_pre_L1_U0_ap_return_193),
    .ap_return_194(add_bias_pre_L1_U0_ap_return_194),
    .ap_return_195(add_bias_pre_L1_U0_ap_return_195),
    .ap_return_196(add_bias_pre_L1_U0_ap_return_196),
    .ap_return_197(add_bias_pre_L1_U0_ap_return_197),
    .ap_return_198(add_bias_pre_L1_U0_ap_return_198),
    .ap_return_199(add_bias_pre_L1_U0_ap_return_199),
    .ap_return_200(add_bias_pre_L1_U0_ap_return_200),
    .ap_return_201(add_bias_pre_L1_U0_ap_return_201),
    .ap_return_202(add_bias_pre_L1_U0_ap_return_202),
    .ap_return_203(add_bias_pre_L1_U0_ap_return_203),
    .ap_return_204(add_bias_pre_L1_U0_ap_return_204),
    .ap_return_205(add_bias_pre_L1_U0_ap_return_205),
    .ap_return_206(add_bias_pre_L1_U0_ap_return_206),
    .ap_return_207(add_bias_pre_L1_U0_ap_return_207),
    .ap_return_208(add_bias_pre_L1_U0_ap_return_208),
    .ap_return_209(add_bias_pre_L1_U0_ap_return_209),
    .ap_return_210(add_bias_pre_L1_U0_ap_return_210),
    .ap_return_211(add_bias_pre_L1_U0_ap_return_211),
    .ap_return_212(add_bias_pre_L1_U0_ap_return_212),
    .ap_return_213(add_bias_pre_L1_U0_ap_return_213),
    .ap_return_214(add_bias_pre_L1_U0_ap_return_214),
    .ap_return_215(add_bias_pre_L1_U0_ap_return_215),
    .ap_return_216(add_bias_pre_L1_U0_ap_return_216),
    .ap_return_217(add_bias_pre_L1_U0_ap_return_217),
    .ap_return_218(add_bias_pre_L1_U0_ap_return_218),
    .ap_return_219(add_bias_pre_L1_U0_ap_return_219),
    .ap_return_220(add_bias_pre_L1_U0_ap_return_220),
    .ap_return_221(add_bias_pre_L1_U0_ap_return_221),
    .ap_return_222(add_bias_pre_L1_U0_ap_return_222),
    .ap_return_223(add_bias_pre_L1_U0_ap_return_223),
    .ap_return_224(add_bias_pre_L1_U0_ap_return_224),
    .ap_return_225(add_bias_pre_L1_U0_ap_return_225),
    .ap_return_226(add_bias_pre_L1_U0_ap_return_226),
    .ap_return_227(add_bias_pre_L1_U0_ap_return_227),
    .ap_return_228(add_bias_pre_L1_U0_ap_return_228),
    .ap_return_229(add_bias_pre_L1_U0_ap_return_229),
    .ap_return_230(add_bias_pre_L1_U0_ap_return_230),
    .ap_return_231(add_bias_pre_L1_U0_ap_return_231),
    .ap_return_232(add_bias_pre_L1_U0_ap_return_232),
    .ap_return_233(add_bias_pre_L1_U0_ap_return_233),
    .ap_return_234(add_bias_pre_L1_U0_ap_return_234),
    .ap_return_235(add_bias_pre_L1_U0_ap_return_235),
    .ap_return_236(add_bias_pre_L1_U0_ap_return_236),
    .ap_return_237(add_bias_pre_L1_U0_ap_return_237),
    .ap_return_238(add_bias_pre_L1_U0_ap_return_238),
    .ap_return_239(add_bias_pre_L1_U0_ap_return_239),
    .ap_return_240(add_bias_pre_L1_U0_ap_return_240),
    .ap_return_241(add_bias_pre_L1_U0_ap_return_241),
    .ap_return_242(add_bias_pre_L1_U0_ap_return_242),
    .ap_return_243(add_bias_pre_L1_U0_ap_return_243),
    .ap_return_244(add_bias_pre_L1_U0_ap_return_244),
    .ap_return_245(add_bias_pre_L1_U0_ap_return_245),
    .ap_return_246(add_bias_pre_L1_U0_ap_return_246),
    .ap_return_247(add_bias_pre_L1_U0_ap_return_247),
    .ap_return_248(add_bias_pre_L1_U0_ap_return_248),
    .ap_return_249(add_bias_pre_L1_U0_ap_return_249),
    .ap_return_250(add_bias_pre_L1_U0_ap_return_250),
    .ap_return_251(add_bias_pre_L1_U0_ap_return_251),
    .ap_return_252(add_bias_pre_L1_U0_ap_return_252),
    .ap_return_253(add_bias_pre_L1_U0_ap_return_253),
    .ap_return_254(add_bias_pre_L1_U0_ap_return_254),
    .ap_return_255(add_bias_pre_L1_U0_ap_return_255),
    .ap_return_256(add_bias_pre_L1_U0_ap_return_256),
    .ap_return_257(add_bias_pre_L1_U0_ap_return_257),
    .ap_return_258(add_bias_pre_L1_U0_ap_return_258),
    .ap_return_259(add_bias_pre_L1_U0_ap_return_259),
    .ap_return_260(add_bias_pre_L1_U0_ap_return_260),
    .ap_return_261(add_bias_pre_L1_U0_ap_return_261),
    .ap_return_262(add_bias_pre_L1_U0_ap_return_262),
    .ap_return_263(add_bias_pre_L1_U0_ap_return_263),
    .ap_return_264(add_bias_pre_L1_U0_ap_return_264),
    .ap_return_265(add_bias_pre_L1_U0_ap_return_265),
    .ap_return_266(add_bias_pre_L1_U0_ap_return_266),
    .ap_return_267(add_bias_pre_L1_U0_ap_return_267),
    .ap_return_268(add_bias_pre_L1_U0_ap_return_268),
    .ap_return_269(add_bias_pre_L1_U0_ap_return_269),
    .ap_return_270(add_bias_pre_L1_U0_ap_return_270),
    .ap_return_271(add_bias_pre_L1_U0_ap_return_271),
    .ap_return_272(add_bias_pre_L1_U0_ap_return_272),
    .ap_return_273(add_bias_pre_L1_U0_ap_return_273),
    .ap_return_274(add_bias_pre_L1_U0_ap_return_274),
    .ap_return_275(add_bias_pre_L1_U0_ap_return_275),
    .ap_return_276(add_bias_pre_L1_U0_ap_return_276),
    .ap_return_277(add_bias_pre_L1_U0_ap_return_277),
    .ap_return_278(add_bias_pre_L1_U0_ap_return_278),
    .ap_return_279(add_bias_pre_L1_U0_ap_return_279),
    .ap_return_280(add_bias_pre_L1_U0_ap_return_280),
    .ap_return_281(add_bias_pre_L1_U0_ap_return_281),
    .ap_return_282(add_bias_pre_L1_U0_ap_return_282),
    .ap_return_283(add_bias_pre_L1_U0_ap_return_283),
    .ap_return_284(add_bias_pre_L1_U0_ap_return_284),
    .ap_return_285(add_bias_pre_L1_U0_ap_return_285),
    .ap_return_286(add_bias_pre_L1_U0_ap_return_286),
    .ap_return_287(add_bias_pre_L1_U0_ap_return_287),
    .ap_return_288(add_bias_pre_L1_U0_ap_return_288),
    .ap_return_289(add_bias_pre_L1_U0_ap_return_289),
    .ap_return_290(add_bias_pre_L1_U0_ap_return_290),
    .ap_return_291(add_bias_pre_L1_U0_ap_return_291),
    .ap_return_292(add_bias_pre_L1_U0_ap_return_292),
    .ap_return_293(add_bias_pre_L1_U0_ap_return_293),
    .ap_return_294(add_bias_pre_L1_U0_ap_return_294),
    .ap_return_295(add_bias_pre_L1_U0_ap_return_295),
    .ap_return_296(add_bias_pre_L1_U0_ap_return_296),
    .ap_return_297(add_bias_pre_L1_U0_ap_return_297),
    .ap_return_298(add_bias_pre_L1_U0_ap_return_298),
    .ap_return_299(add_bias_pre_L1_U0_ap_return_299),
    .ap_return_300(add_bias_pre_L1_U0_ap_return_300),
    .ap_return_301(add_bias_pre_L1_U0_ap_return_301),
    .ap_return_302(add_bias_pre_L1_U0_ap_return_302),
    .ap_return_303(add_bias_pre_L1_U0_ap_return_303),
    .ap_return_304(add_bias_pre_L1_U0_ap_return_304),
    .ap_return_305(add_bias_pre_L1_U0_ap_return_305),
    .ap_return_306(add_bias_pre_L1_U0_ap_return_306),
    .ap_return_307(add_bias_pre_L1_U0_ap_return_307),
    .ap_return_308(add_bias_pre_L1_U0_ap_return_308),
    .ap_return_309(add_bias_pre_L1_U0_ap_return_309),
    .ap_return_310(add_bias_pre_L1_U0_ap_return_310),
    .ap_return_311(add_bias_pre_L1_U0_ap_return_311),
    .ap_return_312(add_bias_pre_L1_U0_ap_return_312),
    .ap_return_313(add_bias_pre_L1_U0_ap_return_313),
    .ap_return_314(add_bias_pre_L1_U0_ap_return_314),
    .ap_return_315(add_bias_pre_L1_U0_ap_return_315),
    .ap_return_316(add_bias_pre_L1_U0_ap_return_316),
    .ap_return_317(add_bias_pre_L1_U0_ap_return_317),
    .ap_return_318(add_bias_pre_L1_U0_ap_return_318),
    .ap_return_319(add_bias_pre_L1_U0_ap_return_319),
    .ap_return_320(add_bias_pre_L1_U0_ap_return_320),
    .ap_return_321(add_bias_pre_L1_U0_ap_return_321),
    .ap_return_322(add_bias_pre_L1_U0_ap_return_322),
    .ap_return_323(add_bias_pre_L1_U0_ap_return_323),
    .ap_return_324(add_bias_pre_L1_U0_ap_return_324),
    .ap_return_325(add_bias_pre_L1_U0_ap_return_325),
    .ap_return_326(add_bias_pre_L1_U0_ap_return_326),
    .ap_return_327(add_bias_pre_L1_U0_ap_return_327),
    .ap_return_328(add_bias_pre_L1_U0_ap_return_328),
    .ap_return_329(add_bias_pre_L1_U0_ap_return_329),
    .ap_return_330(add_bias_pre_L1_U0_ap_return_330),
    .ap_return_331(add_bias_pre_L1_U0_ap_return_331),
    .ap_return_332(add_bias_pre_L1_U0_ap_return_332),
    .ap_return_333(add_bias_pre_L1_U0_ap_return_333),
    .ap_return_334(add_bias_pre_L1_U0_ap_return_334),
    .ap_return_335(add_bias_pre_L1_U0_ap_return_335),
    .ap_return_336(add_bias_pre_L1_U0_ap_return_336),
    .ap_return_337(add_bias_pre_L1_U0_ap_return_337),
    .ap_return_338(add_bias_pre_L1_U0_ap_return_338),
    .ap_return_339(add_bias_pre_L1_U0_ap_return_339),
    .ap_return_340(add_bias_pre_L1_U0_ap_return_340),
    .ap_return_341(add_bias_pre_L1_U0_ap_return_341),
    .ap_return_342(add_bias_pre_L1_U0_ap_return_342),
    .ap_return_343(add_bias_pre_L1_U0_ap_return_343),
    .ap_return_344(add_bias_pre_L1_U0_ap_return_344),
    .ap_return_345(add_bias_pre_L1_U0_ap_return_345),
    .ap_return_346(add_bias_pre_L1_U0_ap_return_346),
    .ap_return_347(add_bias_pre_L1_U0_ap_return_347),
    .ap_return_348(add_bias_pre_L1_U0_ap_return_348),
    .ap_return_349(add_bias_pre_L1_U0_ap_return_349),
    .ap_return_350(add_bias_pre_L1_U0_ap_return_350),
    .ap_return_351(add_bias_pre_L1_U0_ap_return_351),
    .ap_return_352(add_bias_pre_L1_U0_ap_return_352),
    .ap_return_353(add_bias_pre_L1_U0_ap_return_353),
    .ap_return_354(add_bias_pre_L1_U0_ap_return_354),
    .ap_return_355(add_bias_pre_L1_U0_ap_return_355),
    .ap_return_356(add_bias_pre_L1_U0_ap_return_356),
    .ap_return_357(add_bias_pre_L1_U0_ap_return_357),
    .ap_return_358(add_bias_pre_L1_U0_ap_return_358),
    .ap_return_359(add_bias_pre_L1_U0_ap_return_359),
    .ap_return_360(add_bias_pre_L1_U0_ap_return_360),
    .ap_return_361(add_bias_pre_L1_U0_ap_return_361),
    .ap_return_362(add_bias_pre_L1_U0_ap_return_362),
    .ap_return_363(add_bias_pre_L1_U0_ap_return_363),
    .ap_return_364(add_bias_pre_L1_U0_ap_return_364),
    .ap_return_365(add_bias_pre_L1_U0_ap_return_365),
    .ap_return_366(add_bias_pre_L1_U0_ap_return_366),
    .ap_return_367(add_bias_pre_L1_U0_ap_return_367),
    .ap_return_368(add_bias_pre_L1_U0_ap_return_368),
    .ap_return_369(add_bias_pre_L1_U0_ap_return_369),
    .ap_return_370(add_bias_pre_L1_U0_ap_return_370),
    .ap_return_371(add_bias_pre_L1_U0_ap_return_371),
    .ap_return_372(add_bias_pre_L1_U0_ap_return_372),
    .ap_return_373(add_bias_pre_L1_U0_ap_return_373),
    .ap_return_374(add_bias_pre_L1_U0_ap_return_374),
    .ap_return_375(add_bias_pre_L1_U0_ap_return_375),
    .ap_return_376(add_bias_pre_L1_U0_ap_return_376),
    .ap_return_377(add_bias_pre_L1_U0_ap_return_377),
    .ap_return_378(add_bias_pre_L1_U0_ap_return_378),
    .ap_return_379(add_bias_pre_L1_U0_ap_return_379),
    .ap_return_380(add_bias_pre_L1_U0_ap_return_380),
    .ap_return_381(add_bias_pre_L1_U0_ap_return_381),
    .ap_return_382(add_bias_pre_L1_U0_ap_return_382),
    .ap_return_383(add_bias_pre_L1_U0_ap_return_383),
    .ap_return_384(add_bias_pre_L1_U0_ap_return_384),
    .ap_return_385(add_bias_pre_L1_U0_ap_return_385),
    .ap_return_386(add_bias_pre_L1_U0_ap_return_386),
    .ap_return_387(add_bias_pre_L1_U0_ap_return_387),
    .ap_return_388(add_bias_pre_L1_U0_ap_return_388),
    .ap_return_389(add_bias_pre_L1_U0_ap_return_389),
    .ap_return_390(add_bias_pre_L1_U0_ap_return_390),
    .ap_return_391(add_bias_pre_L1_U0_ap_return_391),
    .ap_return_392(add_bias_pre_L1_U0_ap_return_392),
    .ap_return_393(add_bias_pre_L1_U0_ap_return_393),
    .ap_return_394(add_bias_pre_L1_U0_ap_return_394),
    .ap_return_395(add_bias_pre_L1_U0_ap_return_395),
    .ap_return_396(add_bias_pre_L1_U0_ap_return_396),
    .ap_return_397(add_bias_pre_L1_U0_ap_return_397),
    .ap_return_398(add_bias_pre_L1_U0_ap_return_398),
    .ap_return_399(add_bias_pre_L1_U0_ap_return_399)
);

mvprod_layer_1 mvprod_layer_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(mvprod_layer_1_U0_ap_start),
    .ap_done(mvprod_layer_1_U0_ap_done),
    .ap_continue(mvprod_layer_1_U0_ap_continue),
    .ap_idle(mvprod_layer_1_U0_ap_idle),
    .ap_ready(mvprod_layer_1_U0_ap_ready),
    .matrix_0_V_address0(mvprod_layer_1_U0_matrix_0_V_address0),
    .matrix_0_V_ce0(mvprod_layer_1_U0_matrix_0_V_ce0),
    .matrix_0_V_q0(weights_L1_0_V_q0),
    .matrix_0_V_address1(mvprod_layer_1_U0_matrix_0_V_address1),
    .matrix_0_V_ce1(mvprod_layer_1_U0_matrix_0_V_ce1),
    .matrix_0_V_q1(weights_L1_0_V_q1),
    .matrix_1_V_address0(mvprod_layer_1_U0_matrix_1_V_address0),
    .matrix_1_V_ce0(mvprod_layer_1_U0_matrix_1_V_ce0),
    .matrix_1_V_q0(weights_L1_1_V_q0),
    .matrix_1_V_address1(mvprod_layer_1_U0_matrix_1_V_address1),
    .matrix_1_V_ce1(mvprod_layer_1_U0_matrix_1_V_ce1),
    .matrix_1_V_q1(weights_L1_1_V_q1),
    .matrix_2_V_address0(mvprod_layer_1_U0_matrix_2_V_address0),
    .matrix_2_V_ce0(mvprod_layer_1_U0_matrix_2_V_ce0),
    .matrix_2_V_q0(weights_L1_2_V_q0),
    .matrix_2_V_address1(mvprod_layer_1_U0_matrix_2_V_address1),
    .matrix_2_V_ce1(mvprod_layer_1_U0_matrix_2_V_ce1),
    .matrix_2_V_q1(weights_L1_2_V_q1),
    .matrix_3_V_address0(mvprod_layer_1_U0_matrix_3_V_address0),
    .matrix_3_V_ce0(mvprod_layer_1_U0_matrix_3_V_ce0),
    .matrix_3_V_q0(weights_L1_3_V_q0),
    .matrix_3_V_address1(mvprod_layer_1_U0_matrix_3_V_address1),
    .matrix_3_V_ce1(mvprod_layer_1_U0_matrix_3_V_ce1),
    .matrix_3_V_q1(weights_L1_3_V_q1),
    .matrix_4_V_address0(mvprod_layer_1_U0_matrix_4_V_address0),
    .matrix_4_V_ce0(mvprod_layer_1_U0_matrix_4_V_ce0),
    .matrix_4_V_q0(weights_L1_4_V_q0),
    .matrix_4_V_address1(mvprod_layer_1_U0_matrix_4_V_address1),
    .matrix_4_V_ce1(mvprod_layer_1_U0_matrix_4_V_ce1),
    .matrix_4_V_q1(weights_L1_4_V_q1),
    .matrix_5_V_address0(mvprod_layer_1_U0_matrix_5_V_address0),
    .matrix_5_V_ce0(mvprod_layer_1_U0_matrix_5_V_ce0),
    .matrix_5_V_q0(weights_L1_5_V_q0),
    .matrix_5_V_address1(mvprod_layer_1_U0_matrix_5_V_address1),
    .matrix_5_V_ce1(mvprod_layer_1_U0_matrix_5_V_ce1),
    .matrix_5_V_q1(weights_L1_5_V_q1),
    .matrix_6_V_address0(mvprod_layer_1_U0_matrix_6_V_address0),
    .matrix_6_V_ce0(mvprod_layer_1_U0_matrix_6_V_ce0),
    .matrix_6_V_q0(weights_L1_6_V_q0),
    .matrix_6_V_address1(mvprod_layer_1_U0_matrix_6_V_address1),
    .matrix_6_V_ce1(mvprod_layer_1_U0_matrix_6_V_ce1),
    .matrix_6_V_q1(weights_L1_6_V_q1),
    .matrix_7_V_address0(mvprod_layer_1_U0_matrix_7_V_address0),
    .matrix_7_V_ce0(mvprod_layer_1_U0_matrix_7_V_ce0),
    .matrix_7_V_q0(weights_L1_7_V_q0),
    .matrix_7_V_address1(mvprod_layer_1_U0_matrix_7_V_address1),
    .matrix_7_V_ce1(mvprod_layer_1_U0_matrix_7_V_ce1),
    .matrix_7_V_q1(weights_L1_7_V_q1),
    .matrix_8_V_address0(mvprod_layer_1_U0_matrix_8_V_address0),
    .matrix_8_V_ce0(mvprod_layer_1_U0_matrix_8_V_ce0),
    .matrix_8_V_q0(weights_L1_8_V_q0),
    .matrix_8_V_address1(mvprod_layer_1_U0_matrix_8_V_address1),
    .matrix_8_V_ce1(mvprod_layer_1_U0_matrix_8_V_ce1),
    .matrix_8_V_q1(weights_L1_8_V_q1),
    .matrix_9_V_address0(mvprod_layer_1_U0_matrix_9_V_address0),
    .matrix_9_V_ce0(mvprod_layer_1_U0_matrix_9_V_ce0),
    .matrix_9_V_q0(weights_L1_9_V_q0),
    .matrix_9_V_address1(mvprod_layer_1_U0_matrix_9_V_address1),
    .matrix_9_V_ce1(mvprod_layer_1_U0_matrix_9_V_ce1),
    .matrix_9_V_q1(weights_L1_9_V_q1),
    .matrix_10_V_address0(mvprod_layer_1_U0_matrix_10_V_address0),
    .matrix_10_V_ce0(mvprod_layer_1_U0_matrix_10_V_ce0),
    .matrix_10_V_q0(weights_L1_10_V_q0),
    .matrix_10_V_address1(mvprod_layer_1_U0_matrix_10_V_address1),
    .matrix_10_V_ce1(mvprod_layer_1_U0_matrix_10_V_ce1),
    .matrix_10_V_q1(weights_L1_10_V_q1),
    .matrix_11_V_address0(mvprod_layer_1_U0_matrix_11_V_address0),
    .matrix_11_V_ce0(mvprod_layer_1_U0_matrix_11_V_ce0),
    .matrix_11_V_q0(weights_L1_11_V_q0),
    .matrix_11_V_address1(mvprod_layer_1_U0_matrix_11_V_address1),
    .matrix_11_V_ce1(mvprod_layer_1_U0_matrix_11_V_ce1),
    .matrix_11_V_q1(weights_L1_11_V_q1),
    .matrix_12_V_address0(mvprod_layer_1_U0_matrix_12_V_address0),
    .matrix_12_V_ce0(mvprod_layer_1_U0_matrix_12_V_ce0),
    .matrix_12_V_q0(weights_L1_12_V_q0),
    .matrix_12_V_address1(mvprod_layer_1_U0_matrix_12_V_address1),
    .matrix_12_V_ce1(mvprod_layer_1_U0_matrix_12_V_ce1),
    .matrix_12_V_q1(weights_L1_12_V_q1),
    .matrix_13_V_address0(mvprod_layer_1_U0_matrix_13_V_address0),
    .matrix_13_V_ce0(mvprod_layer_1_U0_matrix_13_V_ce0),
    .matrix_13_V_q0(weights_L1_13_V_q0),
    .matrix_13_V_address1(mvprod_layer_1_U0_matrix_13_V_address1),
    .matrix_13_V_ce1(mvprod_layer_1_U0_matrix_13_V_ce1),
    .matrix_13_V_q1(weights_L1_13_V_q1),
    .matrix_14_V_address0(mvprod_layer_1_U0_matrix_14_V_address0),
    .matrix_14_V_ce0(mvprod_layer_1_U0_matrix_14_V_ce0),
    .matrix_14_V_q0(weights_L1_14_V_q0),
    .matrix_14_V_address1(mvprod_layer_1_U0_matrix_14_V_address1),
    .matrix_14_V_ce1(mvprod_layer_1_U0_matrix_14_V_ce1),
    .matrix_14_V_q1(weights_L1_14_V_q1),
    .matrix_15_V_address0(mvprod_layer_1_U0_matrix_15_V_address0),
    .matrix_15_V_ce0(mvprod_layer_1_U0_matrix_15_V_ce0),
    .matrix_15_V_q0(weights_L1_15_V_q0),
    .matrix_15_V_address1(mvprod_layer_1_U0_matrix_15_V_address1),
    .matrix_15_V_ce1(mvprod_layer_1_U0_matrix_15_V_ce1),
    .matrix_15_V_q1(weights_L1_15_V_q1),
    .input_0_0_V_read(18'd65536),
    .input_0_1_V_read(bias_added_0_1_V_dout),
    .input_0_2_V_read(bias_added_0_2_V_dout),
    .input_0_3_V_read(bias_added_0_3_V_dout),
    .input_0_4_V_read(bias_added_0_4_V_dout),
    .input_0_5_V_read(bias_added_0_5_V_dout),
    .input_0_6_V_read(bias_added_0_6_V_dout),
    .input_0_7_V_read(bias_added_0_7_V_dout),
    .input_0_8_V_read(bias_added_0_8_V_dout),
    .input_0_9_V_read(bias_added_0_9_V_dout),
    .input_0_10_V_read(bias_added_0_10_V_dout),
    .input_0_11_V_read(bias_added_0_11_V_dout),
    .input_0_12_V_read(bias_added_0_12_V_dout),
    .input_0_13_V_read(bias_added_0_13_V_dout),
    .input_0_14_V_read(bias_added_0_14_V_dout),
    .input_0_15_V_read(bias_added_0_15_V_dout),
    .input_0_16_V_read(bias_added_0_16_V_dout),
    .input_0_17_V_read(bias_added_0_17_V_dout),
    .input_0_18_V_read(bias_added_0_18_V_dout),
    .input_0_19_V_read(bias_added_0_19_V_dout),
    .input_0_20_V_read(bias_added_0_20_V_dout),
    .input_0_21_V_read(bias_added_0_21_V_dout),
    .input_0_22_V_read(bias_added_0_22_V_dout),
    .input_0_23_V_read(bias_added_0_23_V_dout),
    .input_0_24_V_read(bias_added_0_24_V_dout),
    .input_0_25_V_read(bias_added_0_25_V_dout),
    .input_1_0_V_read(bias_added_1_0_V_dout),
    .input_1_1_V_read(bias_added_1_1_V_dout),
    .input_1_2_V_read(bias_added_1_2_V_dout),
    .input_1_3_V_read(bias_added_1_3_V_dout),
    .input_1_4_V_read(bias_added_1_4_V_dout),
    .input_1_5_V_read(bias_added_1_5_V_dout),
    .input_1_6_V_read(bias_added_1_6_V_dout),
    .input_1_7_V_read(bias_added_1_7_V_dout),
    .input_1_8_V_read(bias_added_1_8_V_dout),
    .input_1_9_V_read(bias_added_1_9_V_dout),
    .input_1_10_V_read(bias_added_1_10_V_dout),
    .input_1_11_V_read(bias_added_1_11_V_dout),
    .input_1_12_V_read(bias_added_1_12_V_dout),
    .input_1_13_V_read(bias_added_1_13_V_dout),
    .input_1_14_V_read(bias_added_1_14_V_dout),
    .input_1_15_V_read(bias_added_1_15_V_dout),
    .input_1_16_V_read(bias_added_1_16_V_dout),
    .input_1_17_V_read(bias_added_1_17_V_dout),
    .input_1_18_V_read(bias_added_1_18_V_dout),
    .input_1_19_V_read(bias_added_1_19_V_dout),
    .input_1_20_V_read(bias_added_1_20_V_dout),
    .input_1_21_V_read(bias_added_1_21_V_dout),
    .input_1_22_V_read(bias_added_1_22_V_dout),
    .input_1_23_V_read(bias_added_1_23_V_dout),
    .input_1_24_V_read(bias_added_1_24_V_dout),
    .input_1_25_V_read(bias_added_1_25_V_dout),
    .input_2_0_V_read(bias_added_2_0_V_dout),
    .input_2_1_V_read(bias_added_2_1_V_dout),
    .input_2_2_V_read(bias_added_2_2_V_dout),
    .input_2_3_V_read(bias_added_2_3_V_dout),
    .input_2_4_V_read(bias_added_2_4_V_dout),
    .input_2_5_V_read(bias_added_2_5_V_dout),
    .input_2_6_V_read(bias_added_2_6_V_dout),
    .input_2_7_V_read(bias_added_2_7_V_dout),
    .input_2_8_V_read(bias_added_2_8_V_dout),
    .input_2_9_V_read(bias_added_2_9_V_dout),
    .input_2_10_V_read(bias_added_2_10_V_dout),
    .input_2_11_V_read(bias_added_2_11_V_dout),
    .input_2_12_V_read(bias_added_2_12_V_dout),
    .input_2_13_V_read(bias_added_2_13_V_dout),
    .input_2_14_V_read(bias_added_2_14_V_dout),
    .input_2_15_V_read(bias_added_2_15_V_dout),
    .input_2_16_V_read(bias_added_2_16_V_dout),
    .input_2_17_V_read(bias_added_2_17_V_dout),
    .input_2_18_V_read(bias_added_2_18_V_dout),
    .input_2_19_V_read(bias_added_2_19_V_dout),
    .input_2_20_V_read(bias_added_2_20_V_dout),
    .input_2_21_V_read(bias_added_2_21_V_dout),
    .input_2_22_V_read(bias_added_2_22_V_dout),
    .input_2_23_V_read(bias_added_2_23_V_dout),
    .input_2_24_V_read(bias_added_2_24_V_dout),
    .input_2_25_V_read(bias_added_2_25_V_dout),
    .input_3_0_V_read(bias_added_3_0_V_dout),
    .input_3_1_V_read(bias_added_3_1_V_dout),
    .input_3_2_V_read(bias_added_3_2_V_dout),
    .input_3_3_V_read(bias_added_3_3_V_dout),
    .input_3_4_V_read(bias_added_3_4_V_dout),
    .input_3_5_V_read(bias_added_3_5_V_dout),
    .input_3_6_V_read(bias_added_3_6_V_dout),
    .input_3_7_V_read(bias_added_3_7_V_dout),
    .input_3_8_V_read(bias_added_3_8_V_dout),
    .input_3_9_V_read(bias_added_3_9_V_dout),
    .input_3_10_V_read(bias_added_3_10_V_dout),
    .input_3_11_V_read(bias_added_3_11_V_dout),
    .input_3_12_V_read(bias_added_3_12_V_dout),
    .input_3_13_V_read(bias_added_3_13_V_dout),
    .input_3_14_V_read(bias_added_3_14_V_dout),
    .input_3_15_V_read(bias_added_3_15_V_dout),
    .input_3_16_V_read(bias_added_3_16_V_dout),
    .input_3_17_V_read(bias_added_3_17_V_dout),
    .input_3_18_V_read(bias_added_3_18_V_dout),
    .input_3_19_V_read(bias_added_3_19_V_dout),
    .input_3_20_V_read(bias_added_3_20_V_dout),
    .input_3_21_V_read(bias_added_3_21_V_dout),
    .input_3_22_V_read(bias_added_3_22_V_dout),
    .input_3_23_V_read(bias_added_3_23_V_dout),
    .input_3_24_V_read(bias_added_3_24_V_dout),
    .input_3_25_V_read(bias_added_3_25_V_dout),
    .input_4_0_V_read(bias_added_4_0_V_dout),
    .input_4_1_V_read(bias_added_4_1_V_dout),
    .input_4_2_V_read(bias_added_4_2_V_dout),
    .input_4_3_V_read(bias_added_4_3_V_dout),
    .input_4_4_V_read(bias_added_4_4_V_dout),
    .input_4_5_V_read(bias_added_4_5_V_dout),
    .input_4_6_V_read(bias_added_4_6_V_dout),
    .input_4_7_V_read(bias_added_4_7_V_dout),
    .input_4_8_V_read(bias_added_4_8_V_dout),
    .input_4_9_V_read(bias_added_4_9_V_dout),
    .input_4_10_V_read(bias_added_4_10_V_dout),
    .input_4_11_V_read(bias_added_4_11_V_dout),
    .input_4_12_V_read(bias_added_4_12_V_dout),
    .input_4_13_V_read(bias_added_4_13_V_dout),
    .input_4_14_V_read(bias_added_4_14_V_dout),
    .input_4_15_V_read(bias_added_4_15_V_dout),
    .input_4_16_V_read(bias_added_4_16_V_dout),
    .input_4_17_V_read(bias_added_4_17_V_dout),
    .input_4_18_V_read(bias_added_4_18_V_dout),
    .input_4_19_V_read(bias_added_4_19_V_dout),
    .input_4_20_V_read(bias_added_4_20_V_dout),
    .input_4_21_V_read(bias_added_4_21_V_dout),
    .input_4_22_V_read(bias_added_4_22_V_dout),
    .input_4_23_V_read(bias_added_4_23_V_dout),
    .input_4_24_V_read(bias_added_4_24_V_dout),
    .input_4_25_V_read(bias_added_4_25_V_dout),
    .input_5_0_V_read(bias_added_5_0_V_dout),
    .input_5_1_V_read(bias_added_5_1_V_dout),
    .input_5_2_V_read(bias_added_5_2_V_dout),
    .input_5_3_V_read(bias_added_5_3_V_dout),
    .input_5_4_V_read(bias_added_5_4_V_dout),
    .input_5_5_V_read(bias_added_5_5_V_dout),
    .input_5_6_V_read(bias_added_5_6_V_dout),
    .input_5_7_V_read(bias_added_5_7_V_dout),
    .input_5_8_V_read(bias_added_5_8_V_dout),
    .input_5_9_V_read(bias_added_5_9_V_dout),
    .input_5_10_V_read(bias_added_5_10_V_dout),
    .input_5_11_V_read(bias_added_5_11_V_dout),
    .input_5_12_V_read(bias_added_5_12_V_dout),
    .input_5_13_V_read(bias_added_5_13_V_dout),
    .input_5_14_V_read(bias_added_5_14_V_dout),
    .input_5_15_V_read(bias_added_5_15_V_dout),
    .input_5_16_V_read(bias_added_5_16_V_dout),
    .input_5_17_V_read(bias_added_5_17_V_dout),
    .input_5_18_V_read(bias_added_5_18_V_dout),
    .input_5_19_V_read(bias_added_5_19_V_dout),
    .input_5_20_V_read(bias_added_5_20_V_dout),
    .input_5_21_V_read(bias_added_5_21_V_dout),
    .input_5_22_V_read(bias_added_5_22_V_dout),
    .input_5_23_V_read(bias_added_5_23_V_dout),
    .input_5_24_V_read(bias_added_5_24_V_dout),
    .input_5_25_V_read(bias_added_5_25_V_dout),
    .input_6_0_V_read(bias_added_6_0_V_dout),
    .input_6_1_V_read(bias_added_6_1_V_dout),
    .input_6_2_V_read(bias_added_6_2_V_dout),
    .input_6_3_V_read(bias_added_6_3_V_dout),
    .input_6_4_V_read(bias_added_6_4_V_dout),
    .input_6_5_V_read(bias_added_6_5_V_dout),
    .input_6_6_V_read(bias_added_6_6_V_dout),
    .input_6_7_V_read(bias_added_6_7_V_dout),
    .input_6_8_V_read(bias_added_6_8_V_dout),
    .input_6_9_V_read(bias_added_6_9_V_dout),
    .input_6_10_V_read(bias_added_6_10_V_dout),
    .input_6_11_V_read(bias_added_6_11_V_dout),
    .input_6_12_V_read(bias_added_6_12_V_dout),
    .input_6_13_V_read(bias_added_6_13_V_dout),
    .input_6_14_V_read(bias_added_6_14_V_dout),
    .input_6_15_V_read(bias_added_6_15_V_dout),
    .input_6_16_V_read(bias_added_6_16_V_dout),
    .input_6_17_V_read(bias_added_6_17_V_dout),
    .input_6_18_V_read(bias_added_6_18_V_dout),
    .input_6_19_V_read(bias_added_6_19_V_dout),
    .input_6_20_V_read(bias_added_6_20_V_dout),
    .input_6_21_V_read(bias_added_6_21_V_dout),
    .input_6_22_V_read(bias_added_6_22_V_dout),
    .input_6_23_V_read(bias_added_6_23_V_dout),
    .input_6_24_V_read(bias_added_6_24_V_dout),
    .input_6_25_V_read(bias_added_6_25_V_dout),
    .input_7_0_V_read(bias_added_7_0_V_dout),
    .input_7_1_V_read(bias_added_7_1_V_dout),
    .input_7_2_V_read(bias_added_7_2_V_dout),
    .input_7_3_V_read(bias_added_7_3_V_dout),
    .input_7_4_V_read(bias_added_7_4_V_dout),
    .input_7_5_V_read(bias_added_7_5_V_dout),
    .input_7_6_V_read(bias_added_7_6_V_dout),
    .input_7_7_V_read(bias_added_7_7_V_dout),
    .input_7_8_V_read(bias_added_7_8_V_dout),
    .input_7_9_V_read(bias_added_7_9_V_dout),
    .input_7_10_V_read(bias_added_7_10_V_dout),
    .input_7_11_V_read(bias_added_7_11_V_dout),
    .input_7_12_V_read(bias_added_7_12_V_dout),
    .input_7_13_V_read(bias_added_7_13_V_dout),
    .input_7_14_V_read(bias_added_7_14_V_dout),
    .input_7_15_V_read(bias_added_7_15_V_dout),
    .input_7_16_V_read(bias_added_7_16_V_dout),
    .input_7_17_V_read(bias_added_7_17_V_dout),
    .input_7_18_V_read(bias_added_7_18_V_dout),
    .input_7_19_V_read(bias_added_7_19_V_dout),
    .input_7_20_V_read(bias_added_7_20_V_dout),
    .input_7_21_V_read(bias_added_7_21_V_dout),
    .input_7_22_V_read(bias_added_7_22_V_dout),
    .input_7_23_V_read(bias_added_7_23_V_dout),
    .input_7_24_V_read(bias_added_7_24_V_dout),
    .input_7_25_V_read(bias_added_7_25_V_dout),
    .input_8_0_V_read(bias_added_8_0_V_dout),
    .input_8_1_V_read(bias_added_8_1_V_dout),
    .input_8_2_V_read(bias_added_8_2_V_dout),
    .input_8_3_V_read(bias_added_8_3_V_dout),
    .input_8_4_V_read(bias_added_8_4_V_dout),
    .input_8_5_V_read(bias_added_8_5_V_dout),
    .input_8_6_V_read(bias_added_8_6_V_dout),
    .input_8_7_V_read(bias_added_8_7_V_dout),
    .input_8_8_V_read(bias_added_8_8_V_dout),
    .input_8_9_V_read(bias_added_8_9_V_dout),
    .input_8_10_V_read(bias_added_8_10_V_dout),
    .input_8_11_V_read(bias_added_8_11_V_dout),
    .input_8_12_V_read(bias_added_8_12_V_dout),
    .input_8_13_V_read(bias_added_8_13_V_dout),
    .input_8_14_V_read(bias_added_8_14_V_dout),
    .input_8_15_V_read(bias_added_8_15_V_dout),
    .input_8_16_V_read(bias_added_8_16_V_dout),
    .input_8_17_V_read(bias_added_8_17_V_dout),
    .input_8_18_V_read(bias_added_8_18_V_dout),
    .input_8_19_V_read(bias_added_8_19_V_dout),
    .input_8_20_V_read(bias_added_8_20_V_dout),
    .input_8_21_V_read(bias_added_8_21_V_dout),
    .input_8_22_V_read(bias_added_8_22_V_dout),
    .input_8_23_V_read(bias_added_8_23_V_dout),
    .input_8_24_V_read(bias_added_8_24_V_dout),
    .input_8_25_V_read(bias_added_8_25_V_dout),
    .input_9_0_V_read(bias_added_9_0_V_dout),
    .input_9_1_V_read(bias_added_9_1_V_dout),
    .input_9_2_V_read(bias_added_9_2_V_dout),
    .input_9_3_V_read(bias_added_9_3_V_dout),
    .input_9_4_V_read(bias_added_9_4_V_dout),
    .input_9_5_V_read(bias_added_9_5_V_dout),
    .input_9_6_V_read(bias_added_9_6_V_dout),
    .input_9_7_V_read(bias_added_9_7_V_dout),
    .input_9_8_V_read(bias_added_9_8_V_dout),
    .input_9_9_V_read(bias_added_9_9_V_dout),
    .input_9_10_V_read(bias_added_9_10_V_dout),
    .input_9_11_V_read(bias_added_9_11_V_dout),
    .input_9_12_V_read(bias_added_9_12_V_dout),
    .input_9_13_V_read(bias_added_9_13_V_dout),
    .input_9_14_V_read(bias_added_9_14_V_dout),
    .input_9_15_V_read(bias_added_9_15_V_dout),
    .input_9_16_V_read(bias_added_9_16_V_dout),
    .input_9_17_V_read(bias_added_9_17_V_dout),
    .input_9_18_V_read(bias_added_9_18_V_dout),
    .input_9_19_V_read(bias_added_9_19_V_dout),
    .input_9_20_V_read(bias_added_9_20_V_dout),
    .input_9_21_V_read(bias_added_9_21_V_dout),
    .input_9_22_V_read(bias_added_9_22_V_dout),
    .input_9_23_V_read(bias_added_9_23_V_dout),
    .input_9_24_V_read(bias_added_9_24_V_dout),
    .input_9_25_V_read(bias_added_9_25_V_dout),
    .input_10_0_V_read(bias_added_10_0_V_dout),
    .input_10_1_V_read(bias_added_10_1_V_dout),
    .input_10_2_V_read(bias_added_10_2_V_dout),
    .input_10_3_V_read(bias_added_10_3_V_dout),
    .input_10_4_V_read(bias_added_10_4_V_dout),
    .input_10_5_V_read(bias_added_10_5_V_dout),
    .input_10_6_V_read(bias_added_10_6_V_dout),
    .input_10_7_V_read(bias_added_10_7_V_dout),
    .input_10_8_V_read(bias_added_10_8_V_dout),
    .input_10_9_V_read(bias_added_10_9_V_dout),
    .input_10_10_V_read(bias_added_10_10_V_dout),
    .input_10_11_V_read(bias_added_10_11_V_dout),
    .input_10_12_V_read(bias_added_10_12_V_dout),
    .input_10_13_V_read(bias_added_10_13_V_dout),
    .input_10_14_V_read(bias_added_10_14_V_dout),
    .input_10_15_V_read(bias_added_10_15_V_dout),
    .input_10_16_V_read(bias_added_10_16_V_dout),
    .input_10_17_V_read(bias_added_10_17_V_dout),
    .input_10_18_V_read(bias_added_10_18_V_dout),
    .input_10_19_V_read(bias_added_10_19_V_dout),
    .input_10_20_V_read(bias_added_10_20_V_dout),
    .input_10_21_V_read(bias_added_10_21_V_dout),
    .input_10_22_V_read(bias_added_10_22_V_dout),
    .input_10_23_V_read(bias_added_10_23_V_dout),
    .input_10_24_V_read(bias_added_10_24_V_dout),
    .input_10_25_V_read(bias_added_10_25_V_dout),
    .input_11_0_V_read(bias_added_11_0_V_dout),
    .input_11_1_V_read(bias_added_11_1_V_dout),
    .input_11_2_V_read(bias_added_11_2_V_dout),
    .input_11_3_V_read(bias_added_11_3_V_dout),
    .input_11_4_V_read(bias_added_11_4_V_dout),
    .input_11_5_V_read(bias_added_11_5_V_dout),
    .input_11_6_V_read(bias_added_11_6_V_dout),
    .input_11_7_V_read(bias_added_11_7_V_dout),
    .input_11_8_V_read(bias_added_11_8_V_dout),
    .input_11_9_V_read(bias_added_11_9_V_dout),
    .input_11_10_V_read(bias_added_11_10_V_dout),
    .input_11_11_V_read(bias_added_11_11_V_dout),
    .input_11_12_V_read(bias_added_11_12_V_dout),
    .input_11_13_V_read(bias_added_11_13_V_dout),
    .input_11_14_V_read(bias_added_11_14_V_dout),
    .input_11_15_V_read(bias_added_11_15_V_dout),
    .input_11_16_V_read(bias_added_11_16_V_dout),
    .input_11_17_V_read(bias_added_11_17_V_dout),
    .input_11_18_V_read(bias_added_11_18_V_dout),
    .input_11_19_V_read(bias_added_11_19_V_dout),
    .input_11_20_V_read(bias_added_11_20_V_dout),
    .input_11_21_V_read(bias_added_11_21_V_dout),
    .input_11_22_V_read(bias_added_11_22_V_dout),
    .input_11_23_V_read(bias_added_11_23_V_dout),
    .input_11_24_V_read(bias_added_11_24_V_dout),
    .input_11_25_V_read(bias_added_11_25_V_dout),
    .input_12_0_V_read(bias_added_12_0_V_dout),
    .input_12_1_V_read(bias_added_12_1_V_dout),
    .input_12_2_V_read(bias_added_12_2_V_dout),
    .input_12_3_V_read(bias_added_12_3_V_dout),
    .input_12_4_V_read(bias_added_12_4_V_dout),
    .input_12_5_V_read(bias_added_12_5_V_dout),
    .input_12_6_V_read(bias_added_12_6_V_dout),
    .input_12_7_V_read(bias_added_12_7_V_dout),
    .input_12_8_V_read(bias_added_12_8_V_dout),
    .input_12_9_V_read(bias_added_12_9_V_dout),
    .input_12_10_V_read(bias_added_12_10_V_dout),
    .input_12_11_V_read(bias_added_12_11_V_dout),
    .input_12_12_V_read(bias_added_12_12_V_dout),
    .input_12_13_V_read(bias_added_12_13_V_dout),
    .input_12_14_V_read(bias_added_12_14_V_dout),
    .input_12_15_V_read(bias_added_12_15_V_dout),
    .input_12_16_V_read(bias_added_12_16_V_dout),
    .input_12_17_V_read(bias_added_12_17_V_dout),
    .input_12_18_V_read(bias_added_12_18_V_dout),
    .input_12_19_V_read(bias_added_12_19_V_dout),
    .input_12_20_V_read(bias_added_12_20_V_dout),
    .input_12_21_V_read(bias_added_12_21_V_dout),
    .input_12_22_V_read(bias_added_12_22_V_dout),
    .input_12_23_V_read(bias_added_12_23_V_dout),
    .input_12_24_V_read(bias_added_12_24_V_dout),
    .input_12_25_V_read(bias_added_12_25_V_dout),
    .input_13_0_V_read(bias_added_13_0_V_dout),
    .input_13_1_V_read(bias_added_13_1_V_dout),
    .input_13_2_V_read(bias_added_13_2_V_dout),
    .input_13_3_V_read(bias_added_13_3_V_dout),
    .input_13_4_V_read(bias_added_13_4_V_dout),
    .input_13_5_V_read(bias_added_13_5_V_dout),
    .input_13_6_V_read(bias_added_13_6_V_dout),
    .input_13_7_V_read(bias_added_13_7_V_dout),
    .input_13_8_V_read(bias_added_13_8_V_dout),
    .input_13_9_V_read(bias_added_13_9_V_dout),
    .input_13_10_V_read(bias_added_13_10_V_dout),
    .input_13_11_V_read(bias_added_13_11_V_dout),
    .input_13_12_V_read(bias_added_13_12_V_dout),
    .input_13_13_V_read(bias_added_13_13_V_dout),
    .input_13_14_V_read(bias_added_13_14_V_dout),
    .input_13_15_V_read(bias_added_13_15_V_dout),
    .input_13_16_V_read(bias_added_13_16_V_dout),
    .input_13_17_V_read(bias_added_13_17_V_dout),
    .input_13_18_V_read(bias_added_13_18_V_dout),
    .input_13_19_V_read(bias_added_13_19_V_dout),
    .input_13_20_V_read(bias_added_13_20_V_dout),
    .input_13_21_V_read(bias_added_13_21_V_dout),
    .input_13_22_V_read(bias_added_13_22_V_dout),
    .input_13_23_V_read(bias_added_13_23_V_dout),
    .input_13_24_V_read(bias_added_13_24_V_dout),
    .input_13_25_V_read(bias_added_13_25_V_dout),
    .input_14_0_V_read(bias_added_14_0_V_dout),
    .input_14_1_V_read(bias_added_14_1_V_dout),
    .input_14_2_V_read(bias_added_14_2_V_dout),
    .input_14_3_V_read(bias_added_14_3_V_dout),
    .input_14_4_V_read(bias_added_14_4_V_dout),
    .input_14_5_V_read(bias_added_14_5_V_dout),
    .input_14_6_V_read(bias_added_14_6_V_dout),
    .input_14_7_V_read(bias_added_14_7_V_dout),
    .input_14_8_V_read(bias_added_14_8_V_dout),
    .input_14_9_V_read(bias_added_14_9_V_dout),
    .input_14_10_V_read(bias_added_14_10_V_dout),
    .input_14_11_V_read(bias_added_14_11_V_dout),
    .input_14_12_V_read(bias_added_14_12_V_dout),
    .input_14_13_V_read(bias_added_14_13_V_dout),
    .input_14_14_V_read(bias_added_14_14_V_dout),
    .input_14_15_V_read(bias_added_14_15_V_dout),
    .input_14_16_V_read(bias_added_14_16_V_dout),
    .input_14_17_V_read(bias_added_14_17_V_dout),
    .input_14_18_V_read(bias_added_14_18_V_dout),
    .input_14_19_V_read(bias_added_14_19_V_dout),
    .input_14_20_V_read(bias_added_14_20_V_dout),
    .input_14_21_V_read(bias_added_14_21_V_dout),
    .input_14_22_V_read(bias_added_14_22_V_dout),
    .input_14_23_V_read(bias_added_14_23_V_dout),
    .input_14_24_V_read(bias_added_14_24_V_dout),
    .input_14_25_V_read(bias_added_14_25_V_dout),
    .input_15_0_V_read(bias_added_15_0_V_dout),
    .input_15_1_V_read(bias_added_15_1_V_dout),
    .input_15_2_V_read(bias_added_15_2_V_dout),
    .input_15_3_V_read(bias_added_15_3_V_dout),
    .input_15_4_V_read(bias_added_15_4_V_dout),
    .input_15_5_V_read(bias_added_15_5_V_dout),
    .input_15_6_V_read(bias_added_15_6_V_dout),
    .input_15_7_V_read(bias_added_15_7_V_dout),
    .input_15_8_V_read(bias_added_15_8_V_dout),
    .input_15_9_V_read(bias_added_15_9_V_dout),
    .input_15_10_V_read(bias_added_15_10_V_dout),
    .result_V_address0(mvprod_layer_1_U0_result_V_address0),
    .result_V_ce0(mvprod_layer_1_U0_result_V_ce0),
    .result_V_we0(mvprod_layer_1_U0_result_V_we0),
    .result_V_d0(mvprod_layer_1_U0_result_V_d0)
);

sigmoid_activation_L_1 sigmoid_activation_L_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(sigmoid_activation_L_1_U0_ap_start),
    .ap_done(sigmoid_activation_L_1_U0_ap_done),
    .ap_continue(sigmoid_activation_L_1_U0_ap_continue),
    .ap_idle(sigmoid_activation_L_1_U0_ap_idle),
    .ap_ready(sigmoid_activation_L_1_U0_ap_ready),
    .input_V_address0(sigmoid_activation_L_1_U0_input_V_address0),
    .input_V_ce0(sigmoid_activation_L_1_U0_input_V_ce0),
    .input_V_q0(L1_no_activ_V_t_q0),
    .result_V_address0(sigmoid_activation_L_1_U0_result_V_address0),
    .result_V_ce0(sigmoid_activation_L_1_U0_result_V_ce0),
    .result_V_we0(sigmoid_activation_L_1_U0_result_V_we0),
    .result_V_d0(sigmoid_activation_L_1_U0_result_V_d0)
);

add_bias_pre_L2 add_bias_pre_L2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(add_bias_pre_L2_U0_ap_start),
    .ap_done(add_bias_pre_L2_U0_ap_done),
    .ap_continue(add_bias_pre_L2_U0_ap_continue),
    .ap_idle(add_bias_pre_L2_U0_ap_idle),
    .ap_ready(add_bias_pre_L2_U0_ap_ready),
    .input_V_address0(add_bias_pre_L2_U0_input_V_address0),
    .input_V_ce0(add_bias_pre_L2_U0_input_V_ce0),
    .input_V_q0(L1_activ_V_t_q0),
    .result_V_address0(add_bias_pre_L2_U0_result_V_address0),
    .result_V_ce0(add_bias_pre_L2_U0_result_V_ce0),
    .result_V_we0(add_bias_pre_L2_U0_result_V_we0),
    .result_V_d0(add_bias_pre_L2_U0_result_V_d0)
);

mvprod_layer_2 mvprod_layer_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(mvprod_layer_2_U0_ap_start),
    .ap_done(mvprod_layer_2_U0_ap_done),
    .ap_continue(mvprod_layer_2_U0_ap_continue),
    .ap_idle(mvprod_layer_2_U0_ap_idle),
    .ap_ready(mvprod_layer_2_U0_ap_ready),
    .matrix_V_address0(mvprod_layer_2_U0_matrix_V_address0),
    .matrix_V_ce0(mvprod_layer_2_U0_matrix_V_ce0),
    .matrix_V_q0(weights_L2_V_q0),
    .matrix_V_address1(mvprod_layer_2_U0_matrix_V_address1),
    .matrix_V_ce1(mvprod_layer_2_U0_matrix_V_ce1),
    .matrix_V_q1(weights_L2_V_q1),
    .input_V_address0(mvprod_layer_2_U0_input_V_address0),
    .input_V_ce0(mvprod_layer_2_U0_input_V_ce0),
    .input_V_q0(L2_bias_added_V_t_q0),
    .input_V_address1(mvprod_layer_2_U0_input_V_address1),
    .input_V_ce1(mvprod_layer_2_U0_input_V_ce1),
    .input_V_q1(L2_bias_added_V_t_q1),
    .result_V_address0(mvprod_layer_2_U0_result_V_address0),
    .result_V_ce0(mvprod_layer_2_U0_result_V_ce0),
    .result_V_we0(mvprod_layer_2_U0_result_V_we0),
    .result_V_d0(mvprod_layer_2_U0_result_V_d0)
);

sigmoid_activation_L sigmoid_activation_L_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(sigmoid_activation_L_U0_ap_start),
    .ap_done(sigmoid_activation_L_U0_ap_done),
    .ap_continue(sigmoid_activation_L_U0_ap_continue),
    .ap_idle(sigmoid_activation_L_U0_ap_idle),
    .ap_ready(sigmoid_activation_L_U0_ap_ready),
    .input_V_address0(sigmoid_activation_L_U0_input_V_address0),
    .input_V_ce0(sigmoid_activation_L_U0_input_V_ce0),
    .input_V_q0(L2_out_V_t_q0),
    .result_V_address0(sigmoid_activation_L_U0_result_V_address0),
    .result_V_ce0(sigmoid_activation_L_U0_result_V_ce0),
    .result_V_we0(sigmoid_activation_L_U0_result_V_we0),
    .result_V_d0(sigmoid_activation_L_U0_result_V_d0)
);

classify classify_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(classify_U0_ap_start),
    .ap_done(classify_U0_ap_done),
    .ap_continue(classify_U0_ap_continue),
    .ap_idle(classify_U0_ap_idle),
    .ap_ready(classify_U0_ap_ready),
    .activated_L2_V_address0(classify_U0_activated_L2_V_address0),
    .activated_L2_V_ce0(classify_U0_activated_L2_V_ce0),
    .activated_L2_V_q0(L2_out_activ_V_t_q0),
    .ap_return(classify_U0_ap_return)
);

Block_arrayctor_loop Block_arrayctor_loop_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_arrayctor_loop_U0_ap_start),
    .ap_done(Block_arrayctor_loop_U0_ap_done),
    .ap_continue(Block_arrayctor_loop_U0_ap_continue),
    .ap_idle(Block_arrayctor_loop_U0_ap_idle),
    .ap_ready(Block_arrayctor_loop_U0_ap_ready),
    .p_read(digit_dout),
    .ap_return(Block_arrayctor_loop_U0_ap_return)
);

p_src_mlp_cpp_lin p_src_mlp_cpp_lin_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(p_src_mlp_cpp_lin_U0_ap_start),
    .ap_done(p_src_mlp_cpp_lin_U0_ap_done),
    .ap_continue(p_src_mlp_cpp_lin_U0_ap_continue),
    .ap_idle(p_src_mlp_cpp_lin_U0_ap_idle),
    .ap_ready(p_src_mlp_cpp_lin_U0_ap_ready),
    .p_read(digit_load_loc_chann_dout),
    .ap_return(p_src_mlp_cpp_lin_U0_ap_return)
);

fifo_w18_d2_A bias_added_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_0),
    .if_full_n(bias_added_0_1_V_full_n),
    .if_write(ap_channel_done_bias_added_0_1_V),
    .if_dout(bias_added_0_1_V_dout),
    .if_empty_n(bias_added_0_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_1),
    .if_full_n(bias_added_0_2_V_full_n),
    .if_write(ap_channel_done_bias_added_0_2_V),
    .if_dout(bias_added_0_2_V_dout),
    .if_empty_n(bias_added_0_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_2),
    .if_full_n(bias_added_0_3_V_full_n),
    .if_write(ap_channel_done_bias_added_0_3_V),
    .if_dout(bias_added_0_3_V_dout),
    .if_empty_n(bias_added_0_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_3),
    .if_full_n(bias_added_0_4_V_full_n),
    .if_write(ap_channel_done_bias_added_0_4_V),
    .if_dout(bias_added_0_4_V_dout),
    .if_empty_n(bias_added_0_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_4),
    .if_full_n(bias_added_0_5_V_full_n),
    .if_write(ap_channel_done_bias_added_0_5_V),
    .if_dout(bias_added_0_5_V_dout),
    .if_empty_n(bias_added_0_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_5),
    .if_full_n(bias_added_0_6_V_full_n),
    .if_write(ap_channel_done_bias_added_0_6_V),
    .if_dout(bias_added_0_6_V_dout),
    .if_empty_n(bias_added_0_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_6),
    .if_full_n(bias_added_0_7_V_full_n),
    .if_write(ap_channel_done_bias_added_0_7_V),
    .if_dout(bias_added_0_7_V_dout),
    .if_empty_n(bias_added_0_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_7),
    .if_full_n(bias_added_0_8_V_full_n),
    .if_write(ap_channel_done_bias_added_0_8_V),
    .if_dout(bias_added_0_8_V_dout),
    .if_empty_n(bias_added_0_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_8),
    .if_full_n(bias_added_0_9_V_full_n),
    .if_write(ap_channel_done_bias_added_0_9_V),
    .if_dout(bias_added_0_9_V_dout),
    .if_empty_n(bias_added_0_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_9),
    .if_full_n(bias_added_0_10_V_full_n),
    .if_write(ap_channel_done_bias_added_0_10_V),
    .if_dout(bias_added_0_10_V_dout),
    .if_empty_n(bias_added_0_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_10),
    .if_full_n(bias_added_0_11_V_full_n),
    .if_write(ap_channel_done_bias_added_0_11_V),
    .if_dout(bias_added_0_11_V_dout),
    .if_empty_n(bias_added_0_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_11),
    .if_full_n(bias_added_0_12_V_full_n),
    .if_write(ap_channel_done_bias_added_0_12_V),
    .if_dout(bias_added_0_12_V_dout),
    .if_empty_n(bias_added_0_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_12),
    .if_full_n(bias_added_0_13_V_full_n),
    .if_write(ap_channel_done_bias_added_0_13_V),
    .if_dout(bias_added_0_13_V_dout),
    .if_empty_n(bias_added_0_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_13),
    .if_full_n(bias_added_0_14_V_full_n),
    .if_write(ap_channel_done_bias_added_0_14_V),
    .if_dout(bias_added_0_14_V_dout),
    .if_empty_n(bias_added_0_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_14),
    .if_full_n(bias_added_0_15_V_full_n),
    .if_write(ap_channel_done_bias_added_0_15_V),
    .if_dout(bias_added_0_15_V_dout),
    .if_empty_n(bias_added_0_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_15),
    .if_full_n(bias_added_0_16_V_full_n),
    .if_write(ap_channel_done_bias_added_0_16_V),
    .if_dout(bias_added_0_16_V_dout),
    .if_empty_n(bias_added_0_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_16),
    .if_full_n(bias_added_0_17_V_full_n),
    .if_write(ap_channel_done_bias_added_0_17_V),
    .if_dout(bias_added_0_17_V_dout),
    .if_empty_n(bias_added_0_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_17),
    .if_full_n(bias_added_0_18_V_full_n),
    .if_write(ap_channel_done_bias_added_0_18_V),
    .if_dout(bias_added_0_18_V_dout),
    .if_empty_n(bias_added_0_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_18),
    .if_full_n(bias_added_0_19_V_full_n),
    .if_write(ap_channel_done_bias_added_0_19_V),
    .if_dout(bias_added_0_19_V_dout),
    .if_empty_n(bias_added_0_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_19),
    .if_full_n(bias_added_0_20_V_full_n),
    .if_write(ap_channel_done_bias_added_0_20_V),
    .if_dout(bias_added_0_20_V_dout),
    .if_empty_n(bias_added_0_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_20),
    .if_full_n(bias_added_0_21_V_full_n),
    .if_write(ap_channel_done_bias_added_0_21_V),
    .if_dout(bias_added_0_21_V_dout),
    .if_empty_n(bias_added_0_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_21),
    .if_full_n(bias_added_0_22_V_full_n),
    .if_write(ap_channel_done_bias_added_0_22_V),
    .if_dout(bias_added_0_22_V_dout),
    .if_empty_n(bias_added_0_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_22),
    .if_full_n(bias_added_0_23_V_full_n),
    .if_write(ap_channel_done_bias_added_0_23_V),
    .if_dout(bias_added_0_23_V_dout),
    .if_empty_n(bias_added_0_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_23),
    .if_full_n(bias_added_0_24_V_full_n),
    .if_write(ap_channel_done_bias_added_0_24_V),
    .if_dout(bias_added_0_24_V_dout),
    .if_empty_n(bias_added_0_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_0_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_24),
    .if_full_n(bias_added_0_25_V_full_n),
    .if_write(ap_channel_done_bias_added_0_25_V),
    .if_dout(bias_added_0_25_V_dout),
    .if_empty_n(bias_added_0_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_25),
    .if_full_n(bias_added_1_0_V_full_n),
    .if_write(ap_channel_done_bias_added_1_0_V),
    .if_dout(bias_added_1_0_V_dout),
    .if_empty_n(bias_added_1_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_26),
    .if_full_n(bias_added_1_1_V_full_n),
    .if_write(ap_channel_done_bias_added_1_1_V),
    .if_dout(bias_added_1_1_V_dout),
    .if_empty_n(bias_added_1_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_27),
    .if_full_n(bias_added_1_2_V_full_n),
    .if_write(ap_channel_done_bias_added_1_2_V),
    .if_dout(bias_added_1_2_V_dout),
    .if_empty_n(bias_added_1_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_28),
    .if_full_n(bias_added_1_3_V_full_n),
    .if_write(ap_channel_done_bias_added_1_3_V),
    .if_dout(bias_added_1_3_V_dout),
    .if_empty_n(bias_added_1_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_29),
    .if_full_n(bias_added_1_4_V_full_n),
    .if_write(ap_channel_done_bias_added_1_4_V),
    .if_dout(bias_added_1_4_V_dout),
    .if_empty_n(bias_added_1_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_30),
    .if_full_n(bias_added_1_5_V_full_n),
    .if_write(ap_channel_done_bias_added_1_5_V),
    .if_dout(bias_added_1_5_V_dout),
    .if_empty_n(bias_added_1_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_31),
    .if_full_n(bias_added_1_6_V_full_n),
    .if_write(ap_channel_done_bias_added_1_6_V),
    .if_dout(bias_added_1_6_V_dout),
    .if_empty_n(bias_added_1_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_32),
    .if_full_n(bias_added_1_7_V_full_n),
    .if_write(ap_channel_done_bias_added_1_7_V),
    .if_dout(bias_added_1_7_V_dout),
    .if_empty_n(bias_added_1_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_33),
    .if_full_n(bias_added_1_8_V_full_n),
    .if_write(ap_channel_done_bias_added_1_8_V),
    .if_dout(bias_added_1_8_V_dout),
    .if_empty_n(bias_added_1_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_34),
    .if_full_n(bias_added_1_9_V_full_n),
    .if_write(ap_channel_done_bias_added_1_9_V),
    .if_dout(bias_added_1_9_V_dout),
    .if_empty_n(bias_added_1_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_35),
    .if_full_n(bias_added_1_10_V_full_n),
    .if_write(ap_channel_done_bias_added_1_10_V),
    .if_dout(bias_added_1_10_V_dout),
    .if_empty_n(bias_added_1_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_36),
    .if_full_n(bias_added_1_11_V_full_n),
    .if_write(ap_channel_done_bias_added_1_11_V),
    .if_dout(bias_added_1_11_V_dout),
    .if_empty_n(bias_added_1_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_37),
    .if_full_n(bias_added_1_12_V_full_n),
    .if_write(ap_channel_done_bias_added_1_12_V),
    .if_dout(bias_added_1_12_V_dout),
    .if_empty_n(bias_added_1_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_38),
    .if_full_n(bias_added_1_13_V_full_n),
    .if_write(ap_channel_done_bias_added_1_13_V),
    .if_dout(bias_added_1_13_V_dout),
    .if_empty_n(bias_added_1_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_39),
    .if_full_n(bias_added_1_14_V_full_n),
    .if_write(ap_channel_done_bias_added_1_14_V),
    .if_dout(bias_added_1_14_V_dout),
    .if_empty_n(bias_added_1_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_40),
    .if_full_n(bias_added_1_15_V_full_n),
    .if_write(ap_channel_done_bias_added_1_15_V),
    .if_dout(bias_added_1_15_V_dout),
    .if_empty_n(bias_added_1_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_41),
    .if_full_n(bias_added_1_16_V_full_n),
    .if_write(ap_channel_done_bias_added_1_16_V),
    .if_dout(bias_added_1_16_V_dout),
    .if_empty_n(bias_added_1_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_42),
    .if_full_n(bias_added_1_17_V_full_n),
    .if_write(ap_channel_done_bias_added_1_17_V),
    .if_dout(bias_added_1_17_V_dout),
    .if_empty_n(bias_added_1_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_43),
    .if_full_n(bias_added_1_18_V_full_n),
    .if_write(ap_channel_done_bias_added_1_18_V),
    .if_dout(bias_added_1_18_V_dout),
    .if_empty_n(bias_added_1_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_44),
    .if_full_n(bias_added_1_19_V_full_n),
    .if_write(ap_channel_done_bias_added_1_19_V),
    .if_dout(bias_added_1_19_V_dout),
    .if_empty_n(bias_added_1_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_45),
    .if_full_n(bias_added_1_20_V_full_n),
    .if_write(ap_channel_done_bias_added_1_20_V),
    .if_dout(bias_added_1_20_V_dout),
    .if_empty_n(bias_added_1_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_46),
    .if_full_n(bias_added_1_21_V_full_n),
    .if_write(ap_channel_done_bias_added_1_21_V),
    .if_dout(bias_added_1_21_V_dout),
    .if_empty_n(bias_added_1_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_47),
    .if_full_n(bias_added_1_22_V_full_n),
    .if_write(ap_channel_done_bias_added_1_22_V),
    .if_dout(bias_added_1_22_V_dout),
    .if_empty_n(bias_added_1_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_48),
    .if_full_n(bias_added_1_23_V_full_n),
    .if_write(ap_channel_done_bias_added_1_23_V),
    .if_dout(bias_added_1_23_V_dout),
    .if_empty_n(bias_added_1_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_49),
    .if_full_n(bias_added_1_24_V_full_n),
    .if_write(ap_channel_done_bias_added_1_24_V),
    .if_dout(bias_added_1_24_V_dout),
    .if_empty_n(bias_added_1_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_1_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_50),
    .if_full_n(bias_added_1_25_V_full_n),
    .if_write(ap_channel_done_bias_added_1_25_V),
    .if_dout(bias_added_1_25_V_dout),
    .if_empty_n(bias_added_1_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_51),
    .if_full_n(bias_added_2_0_V_full_n),
    .if_write(ap_channel_done_bias_added_2_0_V),
    .if_dout(bias_added_2_0_V_dout),
    .if_empty_n(bias_added_2_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_52),
    .if_full_n(bias_added_2_1_V_full_n),
    .if_write(ap_channel_done_bias_added_2_1_V),
    .if_dout(bias_added_2_1_V_dout),
    .if_empty_n(bias_added_2_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_53),
    .if_full_n(bias_added_2_2_V_full_n),
    .if_write(ap_channel_done_bias_added_2_2_V),
    .if_dout(bias_added_2_2_V_dout),
    .if_empty_n(bias_added_2_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_54),
    .if_full_n(bias_added_2_3_V_full_n),
    .if_write(ap_channel_done_bias_added_2_3_V),
    .if_dout(bias_added_2_3_V_dout),
    .if_empty_n(bias_added_2_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_55),
    .if_full_n(bias_added_2_4_V_full_n),
    .if_write(ap_channel_done_bias_added_2_4_V),
    .if_dout(bias_added_2_4_V_dout),
    .if_empty_n(bias_added_2_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_56),
    .if_full_n(bias_added_2_5_V_full_n),
    .if_write(ap_channel_done_bias_added_2_5_V),
    .if_dout(bias_added_2_5_V_dout),
    .if_empty_n(bias_added_2_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_57),
    .if_full_n(bias_added_2_6_V_full_n),
    .if_write(ap_channel_done_bias_added_2_6_V),
    .if_dout(bias_added_2_6_V_dout),
    .if_empty_n(bias_added_2_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_58),
    .if_full_n(bias_added_2_7_V_full_n),
    .if_write(ap_channel_done_bias_added_2_7_V),
    .if_dout(bias_added_2_7_V_dout),
    .if_empty_n(bias_added_2_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_59),
    .if_full_n(bias_added_2_8_V_full_n),
    .if_write(ap_channel_done_bias_added_2_8_V),
    .if_dout(bias_added_2_8_V_dout),
    .if_empty_n(bias_added_2_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_60),
    .if_full_n(bias_added_2_9_V_full_n),
    .if_write(ap_channel_done_bias_added_2_9_V),
    .if_dout(bias_added_2_9_V_dout),
    .if_empty_n(bias_added_2_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_61),
    .if_full_n(bias_added_2_10_V_full_n),
    .if_write(ap_channel_done_bias_added_2_10_V),
    .if_dout(bias_added_2_10_V_dout),
    .if_empty_n(bias_added_2_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_62),
    .if_full_n(bias_added_2_11_V_full_n),
    .if_write(ap_channel_done_bias_added_2_11_V),
    .if_dout(bias_added_2_11_V_dout),
    .if_empty_n(bias_added_2_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_63),
    .if_full_n(bias_added_2_12_V_full_n),
    .if_write(ap_channel_done_bias_added_2_12_V),
    .if_dout(bias_added_2_12_V_dout),
    .if_empty_n(bias_added_2_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_64),
    .if_full_n(bias_added_2_13_V_full_n),
    .if_write(ap_channel_done_bias_added_2_13_V),
    .if_dout(bias_added_2_13_V_dout),
    .if_empty_n(bias_added_2_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_65),
    .if_full_n(bias_added_2_14_V_full_n),
    .if_write(ap_channel_done_bias_added_2_14_V),
    .if_dout(bias_added_2_14_V_dout),
    .if_empty_n(bias_added_2_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_66),
    .if_full_n(bias_added_2_15_V_full_n),
    .if_write(ap_channel_done_bias_added_2_15_V),
    .if_dout(bias_added_2_15_V_dout),
    .if_empty_n(bias_added_2_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_67),
    .if_full_n(bias_added_2_16_V_full_n),
    .if_write(ap_channel_done_bias_added_2_16_V),
    .if_dout(bias_added_2_16_V_dout),
    .if_empty_n(bias_added_2_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_68),
    .if_full_n(bias_added_2_17_V_full_n),
    .if_write(ap_channel_done_bias_added_2_17_V),
    .if_dout(bias_added_2_17_V_dout),
    .if_empty_n(bias_added_2_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_69),
    .if_full_n(bias_added_2_18_V_full_n),
    .if_write(ap_channel_done_bias_added_2_18_V),
    .if_dout(bias_added_2_18_V_dout),
    .if_empty_n(bias_added_2_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_70),
    .if_full_n(bias_added_2_19_V_full_n),
    .if_write(ap_channel_done_bias_added_2_19_V),
    .if_dout(bias_added_2_19_V_dout),
    .if_empty_n(bias_added_2_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_71),
    .if_full_n(bias_added_2_20_V_full_n),
    .if_write(ap_channel_done_bias_added_2_20_V),
    .if_dout(bias_added_2_20_V_dout),
    .if_empty_n(bias_added_2_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_72),
    .if_full_n(bias_added_2_21_V_full_n),
    .if_write(ap_channel_done_bias_added_2_21_V),
    .if_dout(bias_added_2_21_V_dout),
    .if_empty_n(bias_added_2_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_73),
    .if_full_n(bias_added_2_22_V_full_n),
    .if_write(ap_channel_done_bias_added_2_22_V),
    .if_dout(bias_added_2_22_V_dout),
    .if_empty_n(bias_added_2_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_74),
    .if_full_n(bias_added_2_23_V_full_n),
    .if_write(ap_channel_done_bias_added_2_23_V),
    .if_dout(bias_added_2_23_V_dout),
    .if_empty_n(bias_added_2_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_75),
    .if_full_n(bias_added_2_24_V_full_n),
    .if_write(ap_channel_done_bias_added_2_24_V),
    .if_dout(bias_added_2_24_V_dout),
    .if_empty_n(bias_added_2_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_2_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_76),
    .if_full_n(bias_added_2_25_V_full_n),
    .if_write(ap_channel_done_bias_added_2_25_V),
    .if_dout(bias_added_2_25_V_dout),
    .if_empty_n(bias_added_2_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_77),
    .if_full_n(bias_added_3_0_V_full_n),
    .if_write(ap_channel_done_bias_added_3_0_V),
    .if_dout(bias_added_3_0_V_dout),
    .if_empty_n(bias_added_3_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_78),
    .if_full_n(bias_added_3_1_V_full_n),
    .if_write(ap_channel_done_bias_added_3_1_V),
    .if_dout(bias_added_3_1_V_dout),
    .if_empty_n(bias_added_3_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_79),
    .if_full_n(bias_added_3_2_V_full_n),
    .if_write(ap_channel_done_bias_added_3_2_V),
    .if_dout(bias_added_3_2_V_dout),
    .if_empty_n(bias_added_3_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_80),
    .if_full_n(bias_added_3_3_V_full_n),
    .if_write(ap_channel_done_bias_added_3_3_V),
    .if_dout(bias_added_3_3_V_dout),
    .if_empty_n(bias_added_3_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_81),
    .if_full_n(bias_added_3_4_V_full_n),
    .if_write(ap_channel_done_bias_added_3_4_V),
    .if_dout(bias_added_3_4_V_dout),
    .if_empty_n(bias_added_3_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_82),
    .if_full_n(bias_added_3_5_V_full_n),
    .if_write(ap_channel_done_bias_added_3_5_V),
    .if_dout(bias_added_3_5_V_dout),
    .if_empty_n(bias_added_3_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_83),
    .if_full_n(bias_added_3_6_V_full_n),
    .if_write(ap_channel_done_bias_added_3_6_V),
    .if_dout(bias_added_3_6_V_dout),
    .if_empty_n(bias_added_3_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_84),
    .if_full_n(bias_added_3_7_V_full_n),
    .if_write(ap_channel_done_bias_added_3_7_V),
    .if_dout(bias_added_3_7_V_dout),
    .if_empty_n(bias_added_3_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_85),
    .if_full_n(bias_added_3_8_V_full_n),
    .if_write(ap_channel_done_bias_added_3_8_V),
    .if_dout(bias_added_3_8_V_dout),
    .if_empty_n(bias_added_3_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_86),
    .if_full_n(bias_added_3_9_V_full_n),
    .if_write(ap_channel_done_bias_added_3_9_V),
    .if_dout(bias_added_3_9_V_dout),
    .if_empty_n(bias_added_3_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_87),
    .if_full_n(bias_added_3_10_V_full_n),
    .if_write(ap_channel_done_bias_added_3_10_V),
    .if_dout(bias_added_3_10_V_dout),
    .if_empty_n(bias_added_3_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_88),
    .if_full_n(bias_added_3_11_V_full_n),
    .if_write(ap_channel_done_bias_added_3_11_V),
    .if_dout(bias_added_3_11_V_dout),
    .if_empty_n(bias_added_3_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_89),
    .if_full_n(bias_added_3_12_V_full_n),
    .if_write(ap_channel_done_bias_added_3_12_V),
    .if_dout(bias_added_3_12_V_dout),
    .if_empty_n(bias_added_3_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_90),
    .if_full_n(bias_added_3_13_V_full_n),
    .if_write(ap_channel_done_bias_added_3_13_V),
    .if_dout(bias_added_3_13_V_dout),
    .if_empty_n(bias_added_3_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_91),
    .if_full_n(bias_added_3_14_V_full_n),
    .if_write(ap_channel_done_bias_added_3_14_V),
    .if_dout(bias_added_3_14_V_dout),
    .if_empty_n(bias_added_3_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_92),
    .if_full_n(bias_added_3_15_V_full_n),
    .if_write(ap_channel_done_bias_added_3_15_V),
    .if_dout(bias_added_3_15_V_dout),
    .if_empty_n(bias_added_3_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_93),
    .if_full_n(bias_added_3_16_V_full_n),
    .if_write(ap_channel_done_bias_added_3_16_V),
    .if_dout(bias_added_3_16_V_dout),
    .if_empty_n(bias_added_3_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_94),
    .if_full_n(bias_added_3_17_V_full_n),
    .if_write(ap_channel_done_bias_added_3_17_V),
    .if_dout(bias_added_3_17_V_dout),
    .if_empty_n(bias_added_3_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_95),
    .if_full_n(bias_added_3_18_V_full_n),
    .if_write(ap_channel_done_bias_added_3_18_V),
    .if_dout(bias_added_3_18_V_dout),
    .if_empty_n(bias_added_3_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_96),
    .if_full_n(bias_added_3_19_V_full_n),
    .if_write(ap_channel_done_bias_added_3_19_V),
    .if_dout(bias_added_3_19_V_dout),
    .if_empty_n(bias_added_3_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_97),
    .if_full_n(bias_added_3_20_V_full_n),
    .if_write(ap_channel_done_bias_added_3_20_V),
    .if_dout(bias_added_3_20_V_dout),
    .if_empty_n(bias_added_3_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_98),
    .if_full_n(bias_added_3_21_V_full_n),
    .if_write(ap_channel_done_bias_added_3_21_V),
    .if_dout(bias_added_3_21_V_dout),
    .if_empty_n(bias_added_3_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_99),
    .if_full_n(bias_added_3_22_V_full_n),
    .if_write(ap_channel_done_bias_added_3_22_V),
    .if_dout(bias_added_3_22_V_dout),
    .if_empty_n(bias_added_3_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_100),
    .if_full_n(bias_added_3_23_V_full_n),
    .if_write(ap_channel_done_bias_added_3_23_V),
    .if_dout(bias_added_3_23_V_dout),
    .if_empty_n(bias_added_3_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_101),
    .if_full_n(bias_added_3_24_V_full_n),
    .if_write(ap_channel_done_bias_added_3_24_V),
    .if_dout(bias_added_3_24_V_dout),
    .if_empty_n(bias_added_3_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_3_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_102),
    .if_full_n(bias_added_3_25_V_full_n),
    .if_write(ap_channel_done_bias_added_3_25_V),
    .if_dout(bias_added_3_25_V_dout),
    .if_empty_n(bias_added_3_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_103),
    .if_full_n(bias_added_4_0_V_full_n),
    .if_write(ap_channel_done_bias_added_4_0_V),
    .if_dout(bias_added_4_0_V_dout),
    .if_empty_n(bias_added_4_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_104),
    .if_full_n(bias_added_4_1_V_full_n),
    .if_write(ap_channel_done_bias_added_4_1_V),
    .if_dout(bias_added_4_1_V_dout),
    .if_empty_n(bias_added_4_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_105),
    .if_full_n(bias_added_4_2_V_full_n),
    .if_write(ap_channel_done_bias_added_4_2_V),
    .if_dout(bias_added_4_2_V_dout),
    .if_empty_n(bias_added_4_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_106),
    .if_full_n(bias_added_4_3_V_full_n),
    .if_write(ap_channel_done_bias_added_4_3_V),
    .if_dout(bias_added_4_3_V_dout),
    .if_empty_n(bias_added_4_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_107),
    .if_full_n(bias_added_4_4_V_full_n),
    .if_write(ap_channel_done_bias_added_4_4_V),
    .if_dout(bias_added_4_4_V_dout),
    .if_empty_n(bias_added_4_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_108),
    .if_full_n(bias_added_4_5_V_full_n),
    .if_write(ap_channel_done_bias_added_4_5_V),
    .if_dout(bias_added_4_5_V_dout),
    .if_empty_n(bias_added_4_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_109),
    .if_full_n(bias_added_4_6_V_full_n),
    .if_write(ap_channel_done_bias_added_4_6_V),
    .if_dout(bias_added_4_6_V_dout),
    .if_empty_n(bias_added_4_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_110),
    .if_full_n(bias_added_4_7_V_full_n),
    .if_write(ap_channel_done_bias_added_4_7_V),
    .if_dout(bias_added_4_7_V_dout),
    .if_empty_n(bias_added_4_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_111),
    .if_full_n(bias_added_4_8_V_full_n),
    .if_write(ap_channel_done_bias_added_4_8_V),
    .if_dout(bias_added_4_8_V_dout),
    .if_empty_n(bias_added_4_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_112),
    .if_full_n(bias_added_4_9_V_full_n),
    .if_write(ap_channel_done_bias_added_4_9_V),
    .if_dout(bias_added_4_9_V_dout),
    .if_empty_n(bias_added_4_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_113),
    .if_full_n(bias_added_4_10_V_full_n),
    .if_write(ap_channel_done_bias_added_4_10_V),
    .if_dout(bias_added_4_10_V_dout),
    .if_empty_n(bias_added_4_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_114),
    .if_full_n(bias_added_4_11_V_full_n),
    .if_write(ap_channel_done_bias_added_4_11_V),
    .if_dout(bias_added_4_11_V_dout),
    .if_empty_n(bias_added_4_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_115),
    .if_full_n(bias_added_4_12_V_full_n),
    .if_write(ap_channel_done_bias_added_4_12_V),
    .if_dout(bias_added_4_12_V_dout),
    .if_empty_n(bias_added_4_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_116),
    .if_full_n(bias_added_4_13_V_full_n),
    .if_write(ap_channel_done_bias_added_4_13_V),
    .if_dout(bias_added_4_13_V_dout),
    .if_empty_n(bias_added_4_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_117),
    .if_full_n(bias_added_4_14_V_full_n),
    .if_write(ap_channel_done_bias_added_4_14_V),
    .if_dout(bias_added_4_14_V_dout),
    .if_empty_n(bias_added_4_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_118),
    .if_full_n(bias_added_4_15_V_full_n),
    .if_write(ap_channel_done_bias_added_4_15_V),
    .if_dout(bias_added_4_15_V_dout),
    .if_empty_n(bias_added_4_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_119),
    .if_full_n(bias_added_4_16_V_full_n),
    .if_write(ap_channel_done_bias_added_4_16_V),
    .if_dout(bias_added_4_16_V_dout),
    .if_empty_n(bias_added_4_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_120),
    .if_full_n(bias_added_4_17_V_full_n),
    .if_write(ap_channel_done_bias_added_4_17_V),
    .if_dout(bias_added_4_17_V_dout),
    .if_empty_n(bias_added_4_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_121),
    .if_full_n(bias_added_4_18_V_full_n),
    .if_write(ap_channel_done_bias_added_4_18_V),
    .if_dout(bias_added_4_18_V_dout),
    .if_empty_n(bias_added_4_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_122),
    .if_full_n(bias_added_4_19_V_full_n),
    .if_write(ap_channel_done_bias_added_4_19_V),
    .if_dout(bias_added_4_19_V_dout),
    .if_empty_n(bias_added_4_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_123),
    .if_full_n(bias_added_4_20_V_full_n),
    .if_write(ap_channel_done_bias_added_4_20_V),
    .if_dout(bias_added_4_20_V_dout),
    .if_empty_n(bias_added_4_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_124),
    .if_full_n(bias_added_4_21_V_full_n),
    .if_write(ap_channel_done_bias_added_4_21_V),
    .if_dout(bias_added_4_21_V_dout),
    .if_empty_n(bias_added_4_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_125),
    .if_full_n(bias_added_4_22_V_full_n),
    .if_write(ap_channel_done_bias_added_4_22_V),
    .if_dout(bias_added_4_22_V_dout),
    .if_empty_n(bias_added_4_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_126),
    .if_full_n(bias_added_4_23_V_full_n),
    .if_write(ap_channel_done_bias_added_4_23_V),
    .if_dout(bias_added_4_23_V_dout),
    .if_empty_n(bias_added_4_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_127),
    .if_full_n(bias_added_4_24_V_full_n),
    .if_write(ap_channel_done_bias_added_4_24_V),
    .if_dout(bias_added_4_24_V_dout),
    .if_empty_n(bias_added_4_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_4_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_128),
    .if_full_n(bias_added_4_25_V_full_n),
    .if_write(ap_channel_done_bias_added_4_25_V),
    .if_dout(bias_added_4_25_V_dout),
    .if_empty_n(bias_added_4_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_129),
    .if_full_n(bias_added_5_0_V_full_n),
    .if_write(ap_channel_done_bias_added_5_0_V),
    .if_dout(bias_added_5_0_V_dout),
    .if_empty_n(bias_added_5_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_130),
    .if_full_n(bias_added_5_1_V_full_n),
    .if_write(ap_channel_done_bias_added_5_1_V),
    .if_dout(bias_added_5_1_V_dout),
    .if_empty_n(bias_added_5_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_131),
    .if_full_n(bias_added_5_2_V_full_n),
    .if_write(ap_channel_done_bias_added_5_2_V),
    .if_dout(bias_added_5_2_V_dout),
    .if_empty_n(bias_added_5_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_132),
    .if_full_n(bias_added_5_3_V_full_n),
    .if_write(ap_channel_done_bias_added_5_3_V),
    .if_dout(bias_added_5_3_V_dout),
    .if_empty_n(bias_added_5_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_133),
    .if_full_n(bias_added_5_4_V_full_n),
    .if_write(ap_channel_done_bias_added_5_4_V),
    .if_dout(bias_added_5_4_V_dout),
    .if_empty_n(bias_added_5_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_134),
    .if_full_n(bias_added_5_5_V_full_n),
    .if_write(ap_channel_done_bias_added_5_5_V),
    .if_dout(bias_added_5_5_V_dout),
    .if_empty_n(bias_added_5_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_135),
    .if_full_n(bias_added_5_6_V_full_n),
    .if_write(ap_channel_done_bias_added_5_6_V),
    .if_dout(bias_added_5_6_V_dout),
    .if_empty_n(bias_added_5_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_136),
    .if_full_n(bias_added_5_7_V_full_n),
    .if_write(ap_channel_done_bias_added_5_7_V),
    .if_dout(bias_added_5_7_V_dout),
    .if_empty_n(bias_added_5_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_137),
    .if_full_n(bias_added_5_8_V_full_n),
    .if_write(ap_channel_done_bias_added_5_8_V),
    .if_dout(bias_added_5_8_V_dout),
    .if_empty_n(bias_added_5_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_138),
    .if_full_n(bias_added_5_9_V_full_n),
    .if_write(ap_channel_done_bias_added_5_9_V),
    .if_dout(bias_added_5_9_V_dout),
    .if_empty_n(bias_added_5_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_139),
    .if_full_n(bias_added_5_10_V_full_n),
    .if_write(ap_channel_done_bias_added_5_10_V),
    .if_dout(bias_added_5_10_V_dout),
    .if_empty_n(bias_added_5_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_140),
    .if_full_n(bias_added_5_11_V_full_n),
    .if_write(ap_channel_done_bias_added_5_11_V),
    .if_dout(bias_added_5_11_V_dout),
    .if_empty_n(bias_added_5_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_141),
    .if_full_n(bias_added_5_12_V_full_n),
    .if_write(ap_channel_done_bias_added_5_12_V),
    .if_dout(bias_added_5_12_V_dout),
    .if_empty_n(bias_added_5_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_142),
    .if_full_n(bias_added_5_13_V_full_n),
    .if_write(ap_channel_done_bias_added_5_13_V),
    .if_dout(bias_added_5_13_V_dout),
    .if_empty_n(bias_added_5_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_143),
    .if_full_n(bias_added_5_14_V_full_n),
    .if_write(ap_channel_done_bias_added_5_14_V),
    .if_dout(bias_added_5_14_V_dout),
    .if_empty_n(bias_added_5_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_144),
    .if_full_n(bias_added_5_15_V_full_n),
    .if_write(ap_channel_done_bias_added_5_15_V),
    .if_dout(bias_added_5_15_V_dout),
    .if_empty_n(bias_added_5_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_145),
    .if_full_n(bias_added_5_16_V_full_n),
    .if_write(ap_channel_done_bias_added_5_16_V),
    .if_dout(bias_added_5_16_V_dout),
    .if_empty_n(bias_added_5_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_146),
    .if_full_n(bias_added_5_17_V_full_n),
    .if_write(ap_channel_done_bias_added_5_17_V),
    .if_dout(bias_added_5_17_V_dout),
    .if_empty_n(bias_added_5_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_147),
    .if_full_n(bias_added_5_18_V_full_n),
    .if_write(ap_channel_done_bias_added_5_18_V),
    .if_dout(bias_added_5_18_V_dout),
    .if_empty_n(bias_added_5_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_148),
    .if_full_n(bias_added_5_19_V_full_n),
    .if_write(ap_channel_done_bias_added_5_19_V),
    .if_dout(bias_added_5_19_V_dout),
    .if_empty_n(bias_added_5_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_149),
    .if_full_n(bias_added_5_20_V_full_n),
    .if_write(ap_channel_done_bias_added_5_20_V),
    .if_dout(bias_added_5_20_V_dout),
    .if_empty_n(bias_added_5_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_150),
    .if_full_n(bias_added_5_21_V_full_n),
    .if_write(ap_channel_done_bias_added_5_21_V),
    .if_dout(bias_added_5_21_V_dout),
    .if_empty_n(bias_added_5_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_151),
    .if_full_n(bias_added_5_22_V_full_n),
    .if_write(ap_channel_done_bias_added_5_22_V),
    .if_dout(bias_added_5_22_V_dout),
    .if_empty_n(bias_added_5_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_152),
    .if_full_n(bias_added_5_23_V_full_n),
    .if_write(ap_channel_done_bias_added_5_23_V),
    .if_dout(bias_added_5_23_V_dout),
    .if_empty_n(bias_added_5_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_153),
    .if_full_n(bias_added_5_24_V_full_n),
    .if_write(ap_channel_done_bias_added_5_24_V),
    .if_dout(bias_added_5_24_V_dout),
    .if_empty_n(bias_added_5_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_5_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_154),
    .if_full_n(bias_added_5_25_V_full_n),
    .if_write(ap_channel_done_bias_added_5_25_V),
    .if_dout(bias_added_5_25_V_dout),
    .if_empty_n(bias_added_5_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_155),
    .if_full_n(bias_added_6_0_V_full_n),
    .if_write(ap_channel_done_bias_added_6_0_V),
    .if_dout(bias_added_6_0_V_dout),
    .if_empty_n(bias_added_6_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_156),
    .if_full_n(bias_added_6_1_V_full_n),
    .if_write(ap_channel_done_bias_added_6_1_V),
    .if_dout(bias_added_6_1_V_dout),
    .if_empty_n(bias_added_6_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_157),
    .if_full_n(bias_added_6_2_V_full_n),
    .if_write(ap_channel_done_bias_added_6_2_V),
    .if_dout(bias_added_6_2_V_dout),
    .if_empty_n(bias_added_6_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_158),
    .if_full_n(bias_added_6_3_V_full_n),
    .if_write(ap_channel_done_bias_added_6_3_V),
    .if_dout(bias_added_6_3_V_dout),
    .if_empty_n(bias_added_6_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_159),
    .if_full_n(bias_added_6_4_V_full_n),
    .if_write(ap_channel_done_bias_added_6_4_V),
    .if_dout(bias_added_6_4_V_dout),
    .if_empty_n(bias_added_6_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_160),
    .if_full_n(bias_added_6_5_V_full_n),
    .if_write(ap_channel_done_bias_added_6_5_V),
    .if_dout(bias_added_6_5_V_dout),
    .if_empty_n(bias_added_6_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_161),
    .if_full_n(bias_added_6_6_V_full_n),
    .if_write(ap_channel_done_bias_added_6_6_V),
    .if_dout(bias_added_6_6_V_dout),
    .if_empty_n(bias_added_6_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_162),
    .if_full_n(bias_added_6_7_V_full_n),
    .if_write(ap_channel_done_bias_added_6_7_V),
    .if_dout(bias_added_6_7_V_dout),
    .if_empty_n(bias_added_6_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_163),
    .if_full_n(bias_added_6_8_V_full_n),
    .if_write(ap_channel_done_bias_added_6_8_V),
    .if_dout(bias_added_6_8_V_dout),
    .if_empty_n(bias_added_6_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_164),
    .if_full_n(bias_added_6_9_V_full_n),
    .if_write(ap_channel_done_bias_added_6_9_V),
    .if_dout(bias_added_6_9_V_dout),
    .if_empty_n(bias_added_6_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_165),
    .if_full_n(bias_added_6_10_V_full_n),
    .if_write(ap_channel_done_bias_added_6_10_V),
    .if_dout(bias_added_6_10_V_dout),
    .if_empty_n(bias_added_6_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_166),
    .if_full_n(bias_added_6_11_V_full_n),
    .if_write(ap_channel_done_bias_added_6_11_V),
    .if_dout(bias_added_6_11_V_dout),
    .if_empty_n(bias_added_6_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_167),
    .if_full_n(bias_added_6_12_V_full_n),
    .if_write(ap_channel_done_bias_added_6_12_V),
    .if_dout(bias_added_6_12_V_dout),
    .if_empty_n(bias_added_6_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_168),
    .if_full_n(bias_added_6_13_V_full_n),
    .if_write(ap_channel_done_bias_added_6_13_V),
    .if_dout(bias_added_6_13_V_dout),
    .if_empty_n(bias_added_6_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_169),
    .if_full_n(bias_added_6_14_V_full_n),
    .if_write(ap_channel_done_bias_added_6_14_V),
    .if_dout(bias_added_6_14_V_dout),
    .if_empty_n(bias_added_6_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_170),
    .if_full_n(bias_added_6_15_V_full_n),
    .if_write(ap_channel_done_bias_added_6_15_V),
    .if_dout(bias_added_6_15_V_dout),
    .if_empty_n(bias_added_6_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_171),
    .if_full_n(bias_added_6_16_V_full_n),
    .if_write(ap_channel_done_bias_added_6_16_V),
    .if_dout(bias_added_6_16_V_dout),
    .if_empty_n(bias_added_6_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_172),
    .if_full_n(bias_added_6_17_V_full_n),
    .if_write(ap_channel_done_bias_added_6_17_V),
    .if_dout(bias_added_6_17_V_dout),
    .if_empty_n(bias_added_6_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_173),
    .if_full_n(bias_added_6_18_V_full_n),
    .if_write(ap_channel_done_bias_added_6_18_V),
    .if_dout(bias_added_6_18_V_dout),
    .if_empty_n(bias_added_6_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_174),
    .if_full_n(bias_added_6_19_V_full_n),
    .if_write(ap_channel_done_bias_added_6_19_V),
    .if_dout(bias_added_6_19_V_dout),
    .if_empty_n(bias_added_6_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_175),
    .if_full_n(bias_added_6_20_V_full_n),
    .if_write(ap_channel_done_bias_added_6_20_V),
    .if_dout(bias_added_6_20_V_dout),
    .if_empty_n(bias_added_6_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_176),
    .if_full_n(bias_added_6_21_V_full_n),
    .if_write(ap_channel_done_bias_added_6_21_V),
    .if_dout(bias_added_6_21_V_dout),
    .if_empty_n(bias_added_6_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_177),
    .if_full_n(bias_added_6_22_V_full_n),
    .if_write(ap_channel_done_bias_added_6_22_V),
    .if_dout(bias_added_6_22_V_dout),
    .if_empty_n(bias_added_6_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_178),
    .if_full_n(bias_added_6_23_V_full_n),
    .if_write(ap_channel_done_bias_added_6_23_V),
    .if_dout(bias_added_6_23_V_dout),
    .if_empty_n(bias_added_6_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_179),
    .if_full_n(bias_added_6_24_V_full_n),
    .if_write(ap_channel_done_bias_added_6_24_V),
    .if_dout(bias_added_6_24_V_dout),
    .if_empty_n(bias_added_6_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_6_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_180),
    .if_full_n(bias_added_6_25_V_full_n),
    .if_write(ap_channel_done_bias_added_6_25_V),
    .if_dout(bias_added_6_25_V_dout),
    .if_empty_n(bias_added_6_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_181),
    .if_full_n(bias_added_7_0_V_full_n),
    .if_write(ap_channel_done_bias_added_7_0_V),
    .if_dout(bias_added_7_0_V_dout),
    .if_empty_n(bias_added_7_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_182),
    .if_full_n(bias_added_7_1_V_full_n),
    .if_write(ap_channel_done_bias_added_7_1_V),
    .if_dout(bias_added_7_1_V_dout),
    .if_empty_n(bias_added_7_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_183),
    .if_full_n(bias_added_7_2_V_full_n),
    .if_write(ap_channel_done_bias_added_7_2_V),
    .if_dout(bias_added_7_2_V_dout),
    .if_empty_n(bias_added_7_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_184),
    .if_full_n(bias_added_7_3_V_full_n),
    .if_write(ap_channel_done_bias_added_7_3_V),
    .if_dout(bias_added_7_3_V_dout),
    .if_empty_n(bias_added_7_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_185),
    .if_full_n(bias_added_7_4_V_full_n),
    .if_write(ap_channel_done_bias_added_7_4_V),
    .if_dout(bias_added_7_4_V_dout),
    .if_empty_n(bias_added_7_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_186),
    .if_full_n(bias_added_7_5_V_full_n),
    .if_write(ap_channel_done_bias_added_7_5_V),
    .if_dout(bias_added_7_5_V_dout),
    .if_empty_n(bias_added_7_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_187),
    .if_full_n(bias_added_7_6_V_full_n),
    .if_write(ap_channel_done_bias_added_7_6_V),
    .if_dout(bias_added_7_6_V_dout),
    .if_empty_n(bias_added_7_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_188),
    .if_full_n(bias_added_7_7_V_full_n),
    .if_write(ap_channel_done_bias_added_7_7_V),
    .if_dout(bias_added_7_7_V_dout),
    .if_empty_n(bias_added_7_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_189),
    .if_full_n(bias_added_7_8_V_full_n),
    .if_write(ap_channel_done_bias_added_7_8_V),
    .if_dout(bias_added_7_8_V_dout),
    .if_empty_n(bias_added_7_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_190),
    .if_full_n(bias_added_7_9_V_full_n),
    .if_write(ap_channel_done_bias_added_7_9_V),
    .if_dout(bias_added_7_9_V_dout),
    .if_empty_n(bias_added_7_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_191),
    .if_full_n(bias_added_7_10_V_full_n),
    .if_write(ap_channel_done_bias_added_7_10_V),
    .if_dout(bias_added_7_10_V_dout),
    .if_empty_n(bias_added_7_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_192),
    .if_full_n(bias_added_7_11_V_full_n),
    .if_write(ap_channel_done_bias_added_7_11_V),
    .if_dout(bias_added_7_11_V_dout),
    .if_empty_n(bias_added_7_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_193),
    .if_full_n(bias_added_7_12_V_full_n),
    .if_write(ap_channel_done_bias_added_7_12_V),
    .if_dout(bias_added_7_12_V_dout),
    .if_empty_n(bias_added_7_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_194),
    .if_full_n(bias_added_7_13_V_full_n),
    .if_write(ap_channel_done_bias_added_7_13_V),
    .if_dout(bias_added_7_13_V_dout),
    .if_empty_n(bias_added_7_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_195),
    .if_full_n(bias_added_7_14_V_full_n),
    .if_write(ap_channel_done_bias_added_7_14_V),
    .if_dout(bias_added_7_14_V_dout),
    .if_empty_n(bias_added_7_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_196),
    .if_full_n(bias_added_7_15_V_full_n),
    .if_write(ap_channel_done_bias_added_7_15_V),
    .if_dout(bias_added_7_15_V_dout),
    .if_empty_n(bias_added_7_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_197),
    .if_full_n(bias_added_7_16_V_full_n),
    .if_write(ap_channel_done_bias_added_7_16_V),
    .if_dout(bias_added_7_16_V_dout),
    .if_empty_n(bias_added_7_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_198),
    .if_full_n(bias_added_7_17_V_full_n),
    .if_write(ap_channel_done_bias_added_7_17_V),
    .if_dout(bias_added_7_17_V_dout),
    .if_empty_n(bias_added_7_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_199),
    .if_full_n(bias_added_7_18_V_full_n),
    .if_write(ap_channel_done_bias_added_7_18_V),
    .if_dout(bias_added_7_18_V_dout),
    .if_empty_n(bias_added_7_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_200),
    .if_full_n(bias_added_7_19_V_full_n),
    .if_write(ap_channel_done_bias_added_7_19_V),
    .if_dout(bias_added_7_19_V_dout),
    .if_empty_n(bias_added_7_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_201),
    .if_full_n(bias_added_7_20_V_full_n),
    .if_write(ap_channel_done_bias_added_7_20_V),
    .if_dout(bias_added_7_20_V_dout),
    .if_empty_n(bias_added_7_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_202),
    .if_full_n(bias_added_7_21_V_full_n),
    .if_write(ap_channel_done_bias_added_7_21_V),
    .if_dout(bias_added_7_21_V_dout),
    .if_empty_n(bias_added_7_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_203),
    .if_full_n(bias_added_7_22_V_full_n),
    .if_write(ap_channel_done_bias_added_7_22_V),
    .if_dout(bias_added_7_22_V_dout),
    .if_empty_n(bias_added_7_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_204),
    .if_full_n(bias_added_7_23_V_full_n),
    .if_write(ap_channel_done_bias_added_7_23_V),
    .if_dout(bias_added_7_23_V_dout),
    .if_empty_n(bias_added_7_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_205),
    .if_full_n(bias_added_7_24_V_full_n),
    .if_write(ap_channel_done_bias_added_7_24_V),
    .if_dout(bias_added_7_24_V_dout),
    .if_empty_n(bias_added_7_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_7_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_206),
    .if_full_n(bias_added_7_25_V_full_n),
    .if_write(ap_channel_done_bias_added_7_25_V),
    .if_dout(bias_added_7_25_V_dout),
    .if_empty_n(bias_added_7_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_207),
    .if_full_n(bias_added_8_0_V_full_n),
    .if_write(ap_channel_done_bias_added_8_0_V),
    .if_dout(bias_added_8_0_V_dout),
    .if_empty_n(bias_added_8_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_208),
    .if_full_n(bias_added_8_1_V_full_n),
    .if_write(ap_channel_done_bias_added_8_1_V),
    .if_dout(bias_added_8_1_V_dout),
    .if_empty_n(bias_added_8_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_209),
    .if_full_n(bias_added_8_2_V_full_n),
    .if_write(ap_channel_done_bias_added_8_2_V),
    .if_dout(bias_added_8_2_V_dout),
    .if_empty_n(bias_added_8_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_210),
    .if_full_n(bias_added_8_3_V_full_n),
    .if_write(ap_channel_done_bias_added_8_3_V),
    .if_dout(bias_added_8_3_V_dout),
    .if_empty_n(bias_added_8_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_211),
    .if_full_n(bias_added_8_4_V_full_n),
    .if_write(ap_channel_done_bias_added_8_4_V),
    .if_dout(bias_added_8_4_V_dout),
    .if_empty_n(bias_added_8_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_212),
    .if_full_n(bias_added_8_5_V_full_n),
    .if_write(ap_channel_done_bias_added_8_5_V),
    .if_dout(bias_added_8_5_V_dout),
    .if_empty_n(bias_added_8_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_213),
    .if_full_n(bias_added_8_6_V_full_n),
    .if_write(ap_channel_done_bias_added_8_6_V),
    .if_dout(bias_added_8_6_V_dout),
    .if_empty_n(bias_added_8_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_214),
    .if_full_n(bias_added_8_7_V_full_n),
    .if_write(ap_channel_done_bias_added_8_7_V),
    .if_dout(bias_added_8_7_V_dout),
    .if_empty_n(bias_added_8_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_215),
    .if_full_n(bias_added_8_8_V_full_n),
    .if_write(ap_channel_done_bias_added_8_8_V),
    .if_dout(bias_added_8_8_V_dout),
    .if_empty_n(bias_added_8_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_216),
    .if_full_n(bias_added_8_9_V_full_n),
    .if_write(ap_channel_done_bias_added_8_9_V),
    .if_dout(bias_added_8_9_V_dout),
    .if_empty_n(bias_added_8_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_217),
    .if_full_n(bias_added_8_10_V_full_n),
    .if_write(ap_channel_done_bias_added_8_10_V),
    .if_dout(bias_added_8_10_V_dout),
    .if_empty_n(bias_added_8_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_218),
    .if_full_n(bias_added_8_11_V_full_n),
    .if_write(ap_channel_done_bias_added_8_11_V),
    .if_dout(bias_added_8_11_V_dout),
    .if_empty_n(bias_added_8_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_219),
    .if_full_n(bias_added_8_12_V_full_n),
    .if_write(ap_channel_done_bias_added_8_12_V),
    .if_dout(bias_added_8_12_V_dout),
    .if_empty_n(bias_added_8_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_220),
    .if_full_n(bias_added_8_13_V_full_n),
    .if_write(ap_channel_done_bias_added_8_13_V),
    .if_dout(bias_added_8_13_V_dout),
    .if_empty_n(bias_added_8_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_221),
    .if_full_n(bias_added_8_14_V_full_n),
    .if_write(ap_channel_done_bias_added_8_14_V),
    .if_dout(bias_added_8_14_V_dout),
    .if_empty_n(bias_added_8_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_222),
    .if_full_n(bias_added_8_15_V_full_n),
    .if_write(ap_channel_done_bias_added_8_15_V),
    .if_dout(bias_added_8_15_V_dout),
    .if_empty_n(bias_added_8_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_223),
    .if_full_n(bias_added_8_16_V_full_n),
    .if_write(ap_channel_done_bias_added_8_16_V),
    .if_dout(bias_added_8_16_V_dout),
    .if_empty_n(bias_added_8_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_224),
    .if_full_n(bias_added_8_17_V_full_n),
    .if_write(ap_channel_done_bias_added_8_17_V),
    .if_dout(bias_added_8_17_V_dout),
    .if_empty_n(bias_added_8_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_225),
    .if_full_n(bias_added_8_18_V_full_n),
    .if_write(ap_channel_done_bias_added_8_18_V),
    .if_dout(bias_added_8_18_V_dout),
    .if_empty_n(bias_added_8_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_226),
    .if_full_n(bias_added_8_19_V_full_n),
    .if_write(ap_channel_done_bias_added_8_19_V),
    .if_dout(bias_added_8_19_V_dout),
    .if_empty_n(bias_added_8_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_227),
    .if_full_n(bias_added_8_20_V_full_n),
    .if_write(ap_channel_done_bias_added_8_20_V),
    .if_dout(bias_added_8_20_V_dout),
    .if_empty_n(bias_added_8_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_228),
    .if_full_n(bias_added_8_21_V_full_n),
    .if_write(ap_channel_done_bias_added_8_21_V),
    .if_dout(bias_added_8_21_V_dout),
    .if_empty_n(bias_added_8_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_229),
    .if_full_n(bias_added_8_22_V_full_n),
    .if_write(ap_channel_done_bias_added_8_22_V),
    .if_dout(bias_added_8_22_V_dout),
    .if_empty_n(bias_added_8_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_230),
    .if_full_n(bias_added_8_23_V_full_n),
    .if_write(ap_channel_done_bias_added_8_23_V),
    .if_dout(bias_added_8_23_V_dout),
    .if_empty_n(bias_added_8_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_231),
    .if_full_n(bias_added_8_24_V_full_n),
    .if_write(ap_channel_done_bias_added_8_24_V),
    .if_dout(bias_added_8_24_V_dout),
    .if_empty_n(bias_added_8_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_8_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_232),
    .if_full_n(bias_added_8_25_V_full_n),
    .if_write(ap_channel_done_bias_added_8_25_V),
    .if_dout(bias_added_8_25_V_dout),
    .if_empty_n(bias_added_8_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_233),
    .if_full_n(bias_added_9_0_V_full_n),
    .if_write(ap_channel_done_bias_added_9_0_V),
    .if_dout(bias_added_9_0_V_dout),
    .if_empty_n(bias_added_9_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_234),
    .if_full_n(bias_added_9_1_V_full_n),
    .if_write(ap_channel_done_bias_added_9_1_V),
    .if_dout(bias_added_9_1_V_dout),
    .if_empty_n(bias_added_9_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_235),
    .if_full_n(bias_added_9_2_V_full_n),
    .if_write(ap_channel_done_bias_added_9_2_V),
    .if_dout(bias_added_9_2_V_dout),
    .if_empty_n(bias_added_9_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_236),
    .if_full_n(bias_added_9_3_V_full_n),
    .if_write(ap_channel_done_bias_added_9_3_V),
    .if_dout(bias_added_9_3_V_dout),
    .if_empty_n(bias_added_9_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_237),
    .if_full_n(bias_added_9_4_V_full_n),
    .if_write(ap_channel_done_bias_added_9_4_V),
    .if_dout(bias_added_9_4_V_dout),
    .if_empty_n(bias_added_9_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_238),
    .if_full_n(bias_added_9_5_V_full_n),
    .if_write(ap_channel_done_bias_added_9_5_V),
    .if_dout(bias_added_9_5_V_dout),
    .if_empty_n(bias_added_9_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_239),
    .if_full_n(bias_added_9_6_V_full_n),
    .if_write(ap_channel_done_bias_added_9_6_V),
    .if_dout(bias_added_9_6_V_dout),
    .if_empty_n(bias_added_9_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_240),
    .if_full_n(bias_added_9_7_V_full_n),
    .if_write(ap_channel_done_bias_added_9_7_V),
    .if_dout(bias_added_9_7_V_dout),
    .if_empty_n(bias_added_9_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_241),
    .if_full_n(bias_added_9_8_V_full_n),
    .if_write(ap_channel_done_bias_added_9_8_V),
    .if_dout(bias_added_9_8_V_dout),
    .if_empty_n(bias_added_9_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_242),
    .if_full_n(bias_added_9_9_V_full_n),
    .if_write(ap_channel_done_bias_added_9_9_V),
    .if_dout(bias_added_9_9_V_dout),
    .if_empty_n(bias_added_9_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_243),
    .if_full_n(bias_added_9_10_V_full_n),
    .if_write(ap_channel_done_bias_added_9_10_V),
    .if_dout(bias_added_9_10_V_dout),
    .if_empty_n(bias_added_9_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_244),
    .if_full_n(bias_added_9_11_V_full_n),
    .if_write(ap_channel_done_bias_added_9_11_V),
    .if_dout(bias_added_9_11_V_dout),
    .if_empty_n(bias_added_9_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_245),
    .if_full_n(bias_added_9_12_V_full_n),
    .if_write(ap_channel_done_bias_added_9_12_V),
    .if_dout(bias_added_9_12_V_dout),
    .if_empty_n(bias_added_9_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_246),
    .if_full_n(bias_added_9_13_V_full_n),
    .if_write(ap_channel_done_bias_added_9_13_V),
    .if_dout(bias_added_9_13_V_dout),
    .if_empty_n(bias_added_9_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_247),
    .if_full_n(bias_added_9_14_V_full_n),
    .if_write(ap_channel_done_bias_added_9_14_V),
    .if_dout(bias_added_9_14_V_dout),
    .if_empty_n(bias_added_9_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_248),
    .if_full_n(bias_added_9_15_V_full_n),
    .if_write(ap_channel_done_bias_added_9_15_V),
    .if_dout(bias_added_9_15_V_dout),
    .if_empty_n(bias_added_9_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_249),
    .if_full_n(bias_added_9_16_V_full_n),
    .if_write(ap_channel_done_bias_added_9_16_V),
    .if_dout(bias_added_9_16_V_dout),
    .if_empty_n(bias_added_9_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_250),
    .if_full_n(bias_added_9_17_V_full_n),
    .if_write(ap_channel_done_bias_added_9_17_V),
    .if_dout(bias_added_9_17_V_dout),
    .if_empty_n(bias_added_9_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_251),
    .if_full_n(bias_added_9_18_V_full_n),
    .if_write(ap_channel_done_bias_added_9_18_V),
    .if_dout(bias_added_9_18_V_dout),
    .if_empty_n(bias_added_9_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_252),
    .if_full_n(bias_added_9_19_V_full_n),
    .if_write(ap_channel_done_bias_added_9_19_V),
    .if_dout(bias_added_9_19_V_dout),
    .if_empty_n(bias_added_9_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_253),
    .if_full_n(bias_added_9_20_V_full_n),
    .if_write(ap_channel_done_bias_added_9_20_V),
    .if_dout(bias_added_9_20_V_dout),
    .if_empty_n(bias_added_9_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_254),
    .if_full_n(bias_added_9_21_V_full_n),
    .if_write(ap_channel_done_bias_added_9_21_V),
    .if_dout(bias_added_9_21_V_dout),
    .if_empty_n(bias_added_9_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_255),
    .if_full_n(bias_added_9_22_V_full_n),
    .if_write(ap_channel_done_bias_added_9_22_V),
    .if_dout(bias_added_9_22_V_dout),
    .if_empty_n(bias_added_9_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_256),
    .if_full_n(bias_added_9_23_V_full_n),
    .if_write(ap_channel_done_bias_added_9_23_V),
    .if_dout(bias_added_9_23_V_dout),
    .if_empty_n(bias_added_9_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_257),
    .if_full_n(bias_added_9_24_V_full_n),
    .if_write(ap_channel_done_bias_added_9_24_V),
    .if_dout(bias_added_9_24_V_dout),
    .if_empty_n(bias_added_9_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_9_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_258),
    .if_full_n(bias_added_9_25_V_full_n),
    .if_write(ap_channel_done_bias_added_9_25_V),
    .if_dout(bias_added_9_25_V_dout),
    .if_empty_n(bias_added_9_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_259),
    .if_full_n(bias_added_10_0_V_full_n),
    .if_write(ap_channel_done_bias_added_10_0_V),
    .if_dout(bias_added_10_0_V_dout),
    .if_empty_n(bias_added_10_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_260),
    .if_full_n(bias_added_10_1_V_full_n),
    .if_write(ap_channel_done_bias_added_10_1_V),
    .if_dout(bias_added_10_1_V_dout),
    .if_empty_n(bias_added_10_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_261),
    .if_full_n(bias_added_10_2_V_full_n),
    .if_write(ap_channel_done_bias_added_10_2_V),
    .if_dout(bias_added_10_2_V_dout),
    .if_empty_n(bias_added_10_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_262),
    .if_full_n(bias_added_10_3_V_full_n),
    .if_write(ap_channel_done_bias_added_10_3_V),
    .if_dout(bias_added_10_3_V_dout),
    .if_empty_n(bias_added_10_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_263),
    .if_full_n(bias_added_10_4_V_full_n),
    .if_write(ap_channel_done_bias_added_10_4_V),
    .if_dout(bias_added_10_4_V_dout),
    .if_empty_n(bias_added_10_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_264),
    .if_full_n(bias_added_10_5_V_full_n),
    .if_write(ap_channel_done_bias_added_10_5_V),
    .if_dout(bias_added_10_5_V_dout),
    .if_empty_n(bias_added_10_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_265),
    .if_full_n(bias_added_10_6_V_full_n),
    .if_write(ap_channel_done_bias_added_10_6_V),
    .if_dout(bias_added_10_6_V_dout),
    .if_empty_n(bias_added_10_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_266),
    .if_full_n(bias_added_10_7_V_full_n),
    .if_write(ap_channel_done_bias_added_10_7_V),
    .if_dout(bias_added_10_7_V_dout),
    .if_empty_n(bias_added_10_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_267),
    .if_full_n(bias_added_10_8_V_full_n),
    .if_write(ap_channel_done_bias_added_10_8_V),
    .if_dout(bias_added_10_8_V_dout),
    .if_empty_n(bias_added_10_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_268),
    .if_full_n(bias_added_10_9_V_full_n),
    .if_write(ap_channel_done_bias_added_10_9_V),
    .if_dout(bias_added_10_9_V_dout),
    .if_empty_n(bias_added_10_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_269),
    .if_full_n(bias_added_10_10_V_full_n),
    .if_write(ap_channel_done_bias_added_10_10_V),
    .if_dout(bias_added_10_10_V_dout),
    .if_empty_n(bias_added_10_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_270),
    .if_full_n(bias_added_10_11_V_full_n),
    .if_write(ap_channel_done_bias_added_10_11_V),
    .if_dout(bias_added_10_11_V_dout),
    .if_empty_n(bias_added_10_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_271),
    .if_full_n(bias_added_10_12_V_full_n),
    .if_write(ap_channel_done_bias_added_10_12_V),
    .if_dout(bias_added_10_12_V_dout),
    .if_empty_n(bias_added_10_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_272),
    .if_full_n(bias_added_10_13_V_full_n),
    .if_write(ap_channel_done_bias_added_10_13_V),
    .if_dout(bias_added_10_13_V_dout),
    .if_empty_n(bias_added_10_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_273),
    .if_full_n(bias_added_10_14_V_full_n),
    .if_write(ap_channel_done_bias_added_10_14_V),
    .if_dout(bias_added_10_14_V_dout),
    .if_empty_n(bias_added_10_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_274),
    .if_full_n(bias_added_10_15_V_full_n),
    .if_write(ap_channel_done_bias_added_10_15_V),
    .if_dout(bias_added_10_15_V_dout),
    .if_empty_n(bias_added_10_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_275),
    .if_full_n(bias_added_10_16_V_full_n),
    .if_write(ap_channel_done_bias_added_10_16_V),
    .if_dout(bias_added_10_16_V_dout),
    .if_empty_n(bias_added_10_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_276),
    .if_full_n(bias_added_10_17_V_full_n),
    .if_write(ap_channel_done_bias_added_10_17_V),
    .if_dout(bias_added_10_17_V_dout),
    .if_empty_n(bias_added_10_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_277),
    .if_full_n(bias_added_10_18_V_full_n),
    .if_write(ap_channel_done_bias_added_10_18_V),
    .if_dout(bias_added_10_18_V_dout),
    .if_empty_n(bias_added_10_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_278),
    .if_full_n(bias_added_10_19_V_full_n),
    .if_write(ap_channel_done_bias_added_10_19_V),
    .if_dout(bias_added_10_19_V_dout),
    .if_empty_n(bias_added_10_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_279),
    .if_full_n(bias_added_10_20_V_full_n),
    .if_write(ap_channel_done_bias_added_10_20_V),
    .if_dout(bias_added_10_20_V_dout),
    .if_empty_n(bias_added_10_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_280),
    .if_full_n(bias_added_10_21_V_full_n),
    .if_write(ap_channel_done_bias_added_10_21_V),
    .if_dout(bias_added_10_21_V_dout),
    .if_empty_n(bias_added_10_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_281),
    .if_full_n(bias_added_10_22_V_full_n),
    .if_write(ap_channel_done_bias_added_10_22_V),
    .if_dout(bias_added_10_22_V_dout),
    .if_empty_n(bias_added_10_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_282),
    .if_full_n(bias_added_10_23_V_full_n),
    .if_write(ap_channel_done_bias_added_10_23_V),
    .if_dout(bias_added_10_23_V_dout),
    .if_empty_n(bias_added_10_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_283),
    .if_full_n(bias_added_10_24_V_full_n),
    .if_write(ap_channel_done_bias_added_10_24_V),
    .if_dout(bias_added_10_24_V_dout),
    .if_empty_n(bias_added_10_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_10_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_284),
    .if_full_n(bias_added_10_25_V_full_n),
    .if_write(ap_channel_done_bias_added_10_25_V),
    .if_dout(bias_added_10_25_V_dout),
    .if_empty_n(bias_added_10_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_285),
    .if_full_n(bias_added_11_0_V_full_n),
    .if_write(ap_channel_done_bias_added_11_0_V),
    .if_dout(bias_added_11_0_V_dout),
    .if_empty_n(bias_added_11_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_286),
    .if_full_n(bias_added_11_1_V_full_n),
    .if_write(ap_channel_done_bias_added_11_1_V),
    .if_dout(bias_added_11_1_V_dout),
    .if_empty_n(bias_added_11_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_287),
    .if_full_n(bias_added_11_2_V_full_n),
    .if_write(ap_channel_done_bias_added_11_2_V),
    .if_dout(bias_added_11_2_V_dout),
    .if_empty_n(bias_added_11_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_288),
    .if_full_n(bias_added_11_3_V_full_n),
    .if_write(ap_channel_done_bias_added_11_3_V),
    .if_dout(bias_added_11_3_V_dout),
    .if_empty_n(bias_added_11_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_289),
    .if_full_n(bias_added_11_4_V_full_n),
    .if_write(ap_channel_done_bias_added_11_4_V),
    .if_dout(bias_added_11_4_V_dout),
    .if_empty_n(bias_added_11_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_290),
    .if_full_n(bias_added_11_5_V_full_n),
    .if_write(ap_channel_done_bias_added_11_5_V),
    .if_dout(bias_added_11_5_V_dout),
    .if_empty_n(bias_added_11_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_291),
    .if_full_n(bias_added_11_6_V_full_n),
    .if_write(ap_channel_done_bias_added_11_6_V),
    .if_dout(bias_added_11_6_V_dout),
    .if_empty_n(bias_added_11_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_292),
    .if_full_n(bias_added_11_7_V_full_n),
    .if_write(ap_channel_done_bias_added_11_7_V),
    .if_dout(bias_added_11_7_V_dout),
    .if_empty_n(bias_added_11_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_293),
    .if_full_n(bias_added_11_8_V_full_n),
    .if_write(ap_channel_done_bias_added_11_8_V),
    .if_dout(bias_added_11_8_V_dout),
    .if_empty_n(bias_added_11_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_294),
    .if_full_n(bias_added_11_9_V_full_n),
    .if_write(ap_channel_done_bias_added_11_9_V),
    .if_dout(bias_added_11_9_V_dout),
    .if_empty_n(bias_added_11_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_295),
    .if_full_n(bias_added_11_10_V_full_n),
    .if_write(ap_channel_done_bias_added_11_10_V),
    .if_dout(bias_added_11_10_V_dout),
    .if_empty_n(bias_added_11_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_296),
    .if_full_n(bias_added_11_11_V_full_n),
    .if_write(ap_channel_done_bias_added_11_11_V),
    .if_dout(bias_added_11_11_V_dout),
    .if_empty_n(bias_added_11_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_297),
    .if_full_n(bias_added_11_12_V_full_n),
    .if_write(ap_channel_done_bias_added_11_12_V),
    .if_dout(bias_added_11_12_V_dout),
    .if_empty_n(bias_added_11_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_298),
    .if_full_n(bias_added_11_13_V_full_n),
    .if_write(ap_channel_done_bias_added_11_13_V),
    .if_dout(bias_added_11_13_V_dout),
    .if_empty_n(bias_added_11_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_299),
    .if_full_n(bias_added_11_14_V_full_n),
    .if_write(ap_channel_done_bias_added_11_14_V),
    .if_dout(bias_added_11_14_V_dout),
    .if_empty_n(bias_added_11_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_300),
    .if_full_n(bias_added_11_15_V_full_n),
    .if_write(ap_channel_done_bias_added_11_15_V),
    .if_dout(bias_added_11_15_V_dout),
    .if_empty_n(bias_added_11_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_301),
    .if_full_n(bias_added_11_16_V_full_n),
    .if_write(ap_channel_done_bias_added_11_16_V),
    .if_dout(bias_added_11_16_V_dout),
    .if_empty_n(bias_added_11_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_302),
    .if_full_n(bias_added_11_17_V_full_n),
    .if_write(ap_channel_done_bias_added_11_17_V),
    .if_dout(bias_added_11_17_V_dout),
    .if_empty_n(bias_added_11_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_303),
    .if_full_n(bias_added_11_18_V_full_n),
    .if_write(ap_channel_done_bias_added_11_18_V),
    .if_dout(bias_added_11_18_V_dout),
    .if_empty_n(bias_added_11_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_304),
    .if_full_n(bias_added_11_19_V_full_n),
    .if_write(ap_channel_done_bias_added_11_19_V),
    .if_dout(bias_added_11_19_V_dout),
    .if_empty_n(bias_added_11_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_305),
    .if_full_n(bias_added_11_20_V_full_n),
    .if_write(ap_channel_done_bias_added_11_20_V),
    .if_dout(bias_added_11_20_V_dout),
    .if_empty_n(bias_added_11_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_306),
    .if_full_n(bias_added_11_21_V_full_n),
    .if_write(ap_channel_done_bias_added_11_21_V),
    .if_dout(bias_added_11_21_V_dout),
    .if_empty_n(bias_added_11_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_307),
    .if_full_n(bias_added_11_22_V_full_n),
    .if_write(ap_channel_done_bias_added_11_22_V),
    .if_dout(bias_added_11_22_V_dout),
    .if_empty_n(bias_added_11_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_308),
    .if_full_n(bias_added_11_23_V_full_n),
    .if_write(ap_channel_done_bias_added_11_23_V),
    .if_dout(bias_added_11_23_V_dout),
    .if_empty_n(bias_added_11_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_309),
    .if_full_n(bias_added_11_24_V_full_n),
    .if_write(ap_channel_done_bias_added_11_24_V),
    .if_dout(bias_added_11_24_V_dout),
    .if_empty_n(bias_added_11_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_11_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_310),
    .if_full_n(bias_added_11_25_V_full_n),
    .if_write(ap_channel_done_bias_added_11_25_V),
    .if_dout(bias_added_11_25_V_dout),
    .if_empty_n(bias_added_11_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_311),
    .if_full_n(bias_added_12_0_V_full_n),
    .if_write(ap_channel_done_bias_added_12_0_V),
    .if_dout(bias_added_12_0_V_dout),
    .if_empty_n(bias_added_12_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_312),
    .if_full_n(bias_added_12_1_V_full_n),
    .if_write(ap_channel_done_bias_added_12_1_V),
    .if_dout(bias_added_12_1_V_dout),
    .if_empty_n(bias_added_12_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_313),
    .if_full_n(bias_added_12_2_V_full_n),
    .if_write(ap_channel_done_bias_added_12_2_V),
    .if_dout(bias_added_12_2_V_dout),
    .if_empty_n(bias_added_12_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_314),
    .if_full_n(bias_added_12_3_V_full_n),
    .if_write(ap_channel_done_bias_added_12_3_V),
    .if_dout(bias_added_12_3_V_dout),
    .if_empty_n(bias_added_12_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_315),
    .if_full_n(bias_added_12_4_V_full_n),
    .if_write(ap_channel_done_bias_added_12_4_V),
    .if_dout(bias_added_12_4_V_dout),
    .if_empty_n(bias_added_12_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_316),
    .if_full_n(bias_added_12_5_V_full_n),
    .if_write(ap_channel_done_bias_added_12_5_V),
    .if_dout(bias_added_12_5_V_dout),
    .if_empty_n(bias_added_12_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_317),
    .if_full_n(bias_added_12_6_V_full_n),
    .if_write(ap_channel_done_bias_added_12_6_V),
    .if_dout(bias_added_12_6_V_dout),
    .if_empty_n(bias_added_12_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_318),
    .if_full_n(bias_added_12_7_V_full_n),
    .if_write(ap_channel_done_bias_added_12_7_V),
    .if_dout(bias_added_12_7_V_dout),
    .if_empty_n(bias_added_12_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_319),
    .if_full_n(bias_added_12_8_V_full_n),
    .if_write(ap_channel_done_bias_added_12_8_V),
    .if_dout(bias_added_12_8_V_dout),
    .if_empty_n(bias_added_12_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_320),
    .if_full_n(bias_added_12_9_V_full_n),
    .if_write(ap_channel_done_bias_added_12_9_V),
    .if_dout(bias_added_12_9_V_dout),
    .if_empty_n(bias_added_12_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_321),
    .if_full_n(bias_added_12_10_V_full_n),
    .if_write(ap_channel_done_bias_added_12_10_V),
    .if_dout(bias_added_12_10_V_dout),
    .if_empty_n(bias_added_12_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_322),
    .if_full_n(bias_added_12_11_V_full_n),
    .if_write(ap_channel_done_bias_added_12_11_V),
    .if_dout(bias_added_12_11_V_dout),
    .if_empty_n(bias_added_12_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_323),
    .if_full_n(bias_added_12_12_V_full_n),
    .if_write(ap_channel_done_bias_added_12_12_V),
    .if_dout(bias_added_12_12_V_dout),
    .if_empty_n(bias_added_12_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_324),
    .if_full_n(bias_added_12_13_V_full_n),
    .if_write(ap_channel_done_bias_added_12_13_V),
    .if_dout(bias_added_12_13_V_dout),
    .if_empty_n(bias_added_12_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_325),
    .if_full_n(bias_added_12_14_V_full_n),
    .if_write(ap_channel_done_bias_added_12_14_V),
    .if_dout(bias_added_12_14_V_dout),
    .if_empty_n(bias_added_12_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_326),
    .if_full_n(bias_added_12_15_V_full_n),
    .if_write(ap_channel_done_bias_added_12_15_V),
    .if_dout(bias_added_12_15_V_dout),
    .if_empty_n(bias_added_12_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_327),
    .if_full_n(bias_added_12_16_V_full_n),
    .if_write(ap_channel_done_bias_added_12_16_V),
    .if_dout(bias_added_12_16_V_dout),
    .if_empty_n(bias_added_12_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_328),
    .if_full_n(bias_added_12_17_V_full_n),
    .if_write(ap_channel_done_bias_added_12_17_V),
    .if_dout(bias_added_12_17_V_dout),
    .if_empty_n(bias_added_12_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_329),
    .if_full_n(bias_added_12_18_V_full_n),
    .if_write(ap_channel_done_bias_added_12_18_V),
    .if_dout(bias_added_12_18_V_dout),
    .if_empty_n(bias_added_12_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_330),
    .if_full_n(bias_added_12_19_V_full_n),
    .if_write(ap_channel_done_bias_added_12_19_V),
    .if_dout(bias_added_12_19_V_dout),
    .if_empty_n(bias_added_12_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_331),
    .if_full_n(bias_added_12_20_V_full_n),
    .if_write(ap_channel_done_bias_added_12_20_V),
    .if_dout(bias_added_12_20_V_dout),
    .if_empty_n(bias_added_12_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_332),
    .if_full_n(bias_added_12_21_V_full_n),
    .if_write(ap_channel_done_bias_added_12_21_V),
    .if_dout(bias_added_12_21_V_dout),
    .if_empty_n(bias_added_12_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_333),
    .if_full_n(bias_added_12_22_V_full_n),
    .if_write(ap_channel_done_bias_added_12_22_V),
    .if_dout(bias_added_12_22_V_dout),
    .if_empty_n(bias_added_12_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_334),
    .if_full_n(bias_added_12_23_V_full_n),
    .if_write(ap_channel_done_bias_added_12_23_V),
    .if_dout(bias_added_12_23_V_dout),
    .if_empty_n(bias_added_12_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_335),
    .if_full_n(bias_added_12_24_V_full_n),
    .if_write(ap_channel_done_bias_added_12_24_V),
    .if_dout(bias_added_12_24_V_dout),
    .if_empty_n(bias_added_12_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_12_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_336),
    .if_full_n(bias_added_12_25_V_full_n),
    .if_write(ap_channel_done_bias_added_12_25_V),
    .if_dout(bias_added_12_25_V_dout),
    .if_empty_n(bias_added_12_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_337),
    .if_full_n(bias_added_13_0_V_full_n),
    .if_write(ap_channel_done_bias_added_13_0_V),
    .if_dout(bias_added_13_0_V_dout),
    .if_empty_n(bias_added_13_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_338),
    .if_full_n(bias_added_13_1_V_full_n),
    .if_write(ap_channel_done_bias_added_13_1_V),
    .if_dout(bias_added_13_1_V_dout),
    .if_empty_n(bias_added_13_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_339),
    .if_full_n(bias_added_13_2_V_full_n),
    .if_write(ap_channel_done_bias_added_13_2_V),
    .if_dout(bias_added_13_2_V_dout),
    .if_empty_n(bias_added_13_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_340),
    .if_full_n(bias_added_13_3_V_full_n),
    .if_write(ap_channel_done_bias_added_13_3_V),
    .if_dout(bias_added_13_3_V_dout),
    .if_empty_n(bias_added_13_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_341),
    .if_full_n(bias_added_13_4_V_full_n),
    .if_write(ap_channel_done_bias_added_13_4_V),
    .if_dout(bias_added_13_4_V_dout),
    .if_empty_n(bias_added_13_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_342),
    .if_full_n(bias_added_13_5_V_full_n),
    .if_write(ap_channel_done_bias_added_13_5_V),
    .if_dout(bias_added_13_5_V_dout),
    .if_empty_n(bias_added_13_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_343),
    .if_full_n(bias_added_13_6_V_full_n),
    .if_write(ap_channel_done_bias_added_13_6_V),
    .if_dout(bias_added_13_6_V_dout),
    .if_empty_n(bias_added_13_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_344),
    .if_full_n(bias_added_13_7_V_full_n),
    .if_write(ap_channel_done_bias_added_13_7_V),
    .if_dout(bias_added_13_7_V_dout),
    .if_empty_n(bias_added_13_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_345),
    .if_full_n(bias_added_13_8_V_full_n),
    .if_write(ap_channel_done_bias_added_13_8_V),
    .if_dout(bias_added_13_8_V_dout),
    .if_empty_n(bias_added_13_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_346),
    .if_full_n(bias_added_13_9_V_full_n),
    .if_write(ap_channel_done_bias_added_13_9_V),
    .if_dout(bias_added_13_9_V_dout),
    .if_empty_n(bias_added_13_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_347),
    .if_full_n(bias_added_13_10_V_full_n),
    .if_write(ap_channel_done_bias_added_13_10_V),
    .if_dout(bias_added_13_10_V_dout),
    .if_empty_n(bias_added_13_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_348),
    .if_full_n(bias_added_13_11_V_full_n),
    .if_write(ap_channel_done_bias_added_13_11_V),
    .if_dout(bias_added_13_11_V_dout),
    .if_empty_n(bias_added_13_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_349),
    .if_full_n(bias_added_13_12_V_full_n),
    .if_write(ap_channel_done_bias_added_13_12_V),
    .if_dout(bias_added_13_12_V_dout),
    .if_empty_n(bias_added_13_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_350),
    .if_full_n(bias_added_13_13_V_full_n),
    .if_write(ap_channel_done_bias_added_13_13_V),
    .if_dout(bias_added_13_13_V_dout),
    .if_empty_n(bias_added_13_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_351),
    .if_full_n(bias_added_13_14_V_full_n),
    .if_write(ap_channel_done_bias_added_13_14_V),
    .if_dout(bias_added_13_14_V_dout),
    .if_empty_n(bias_added_13_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_352),
    .if_full_n(bias_added_13_15_V_full_n),
    .if_write(ap_channel_done_bias_added_13_15_V),
    .if_dout(bias_added_13_15_V_dout),
    .if_empty_n(bias_added_13_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_353),
    .if_full_n(bias_added_13_16_V_full_n),
    .if_write(ap_channel_done_bias_added_13_16_V),
    .if_dout(bias_added_13_16_V_dout),
    .if_empty_n(bias_added_13_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_354),
    .if_full_n(bias_added_13_17_V_full_n),
    .if_write(ap_channel_done_bias_added_13_17_V),
    .if_dout(bias_added_13_17_V_dout),
    .if_empty_n(bias_added_13_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_355),
    .if_full_n(bias_added_13_18_V_full_n),
    .if_write(ap_channel_done_bias_added_13_18_V),
    .if_dout(bias_added_13_18_V_dout),
    .if_empty_n(bias_added_13_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_356),
    .if_full_n(bias_added_13_19_V_full_n),
    .if_write(ap_channel_done_bias_added_13_19_V),
    .if_dout(bias_added_13_19_V_dout),
    .if_empty_n(bias_added_13_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_357),
    .if_full_n(bias_added_13_20_V_full_n),
    .if_write(ap_channel_done_bias_added_13_20_V),
    .if_dout(bias_added_13_20_V_dout),
    .if_empty_n(bias_added_13_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_358),
    .if_full_n(bias_added_13_21_V_full_n),
    .if_write(ap_channel_done_bias_added_13_21_V),
    .if_dout(bias_added_13_21_V_dout),
    .if_empty_n(bias_added_13_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_359),
    .if_full_n(bias_added_13_22_V_full_n),
    .if_write(ap_channel_done_bias_added_13_22_V),
    .if_dout(bias_added_13_22_V_dout),
    .if_empty_n(bias_added_13_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_360),
    .if_full_n(bias_added_13_23_V_full_n),
    .if_write(ap_channel_done_bias_added_13_23_V),
    .if_dout(bias_added_13_23_V_dout),
    .if_empty_n(bias_added_13_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_361),
    .if_full_n(bias_added_13_24_V_full_n),
    .if_write(ap_channel_done_bias_added_13_24_V),
    .if_dout(bias_added_13_24_V_dout),
    .if_empty_n(bias_added_13_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_13_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_362),
    .if_full_n(bias_added_13_25_V_full_n),
    .if_write(ap_channel_done_bias_added_13_25_V),
    .if_dout(bias_added_13_25_V_dout),
    .if_empty_n(bias_added_13_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_363),
    .if_full_n(bias_added_14_0_V_full_n),
    .if_write(ap_channel_done_bias_added_14_0_V),
    .if_dout(bias_added_14_0_V_dout),
    .if_empty_n(bias_added_14_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_364),
    .if_full_n(bias_added_14_1_V_full_n),
    .if_write(ap_channel_done_bias_added_14_1_V),
    .if_dout(bias_added_14_1_V_dout),
    .if_empty_n(bias_added_14_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_365),
    .if_full_n(bias_added_14_2_V_full_n),
    .if_write(ap_channel_done_bias_added_14_2_V),
    .if_dout(bias_added_14_2_V_dout),
    .if_empty_n(bias_added_14_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_366),
    .if_full_n(bias_added_14_3_V_full_n),
    .if_write(ap_channel_done_bias_added_14_3_V),
    .if_dout(bias_added_14_3_V_dout),
    .if_empty_n(bias_added_14_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_367),
    .if_full_n(bias_added_14_4_V_full_n),
    .if_write(ap_channel_done_bias_added_14_4_V),
    .if_dout(bias_added_14_4_V_dout),
    .if_empty_n(bias_added_14_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_368),
    .if_full_n(bias_added_14_5_V_full_n),
    .if_write(ap_channel_done_bias_added_14_5_V),
    .if_dout(bias_added_14_5_V_dout),
    .if_empty_n(bias_added_14_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_369),
    .if_full_n(bias_added_14_6_V_full_n),
    .if_write(ap_channel_done_bias_added_14_6_V),
    .if_dout(bias_added_14_6_V_dout),
    .if_empty_n(bias_added_14_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_370),
    .if_full_n(bias_added_14_7_V_full_n),
    .if_write(ap_channel_done_bias_added_14_7_V),
    .if_dout(bias_added_14_7_V_dout),
    .if_empty_n(bias_added_14_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_371),
    .if_full_n(bias_added_14_8_V_full_n),
    .if_write(ap_channel_done_bias_added_14_8_V),
    .if_dout(bias_added_14_8_V_dout),
    .if_empty_n(bias_added_14_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_372),
    .if_full_n(bias_added_14_9_V_full_n),
    .if_write(ap_channel_done_bias_added_14_9_V),
    .if_dout(bias_added_14_9_V_dout),
    .if_empty_n(bias_added_14_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_373),
    .if_full_n(bias_added_14_10_V_full_n),
    .if_write(ap_channel_done_bias_added_14_10_V),
    .if_dout(bias_added_14_10_V_dout),
    .if_empty_n(bias_added_14_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_374),
    .if_full_n(bias_added_14_11_V_full_n),
    .if_write(ap_channel_done_bias_added_14_11_V),
    .if_dout(bias_added_14_11_V_dout),
    .if_empty_n(bias_added_14_11_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_375),
    .if_full_n(bias_added_14_12_V_full_n),
    .if_write(ap_channel_done_bias_added_14_12_V),
    .if_dout(bias_added_14_12_V_dout),
    .if_empty_n(bias_added_14_12_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_376),
    .if_full_n(bias_added_14_13_V_full_n),
    .if_write(ap_channel_done_bias_added_14_13_V),
    .if_dout(bias_added_14_13_V_dout),
    .if_empty_n(bias_added_14_13_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_377),
    .if_full_n(bias_added_14_14_V_full_n),
    .if_write(ap_channel_done_bias_added_14_14_V),
    .if_dout(bias_added_14_14_V_dout),
    .if_empty_n(bias_added_14_14_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_378),
    .if_full_n(bias_added_14_15_V_full_n),
    .if_write(ap_channel_done_bias_added_14_15_V),
    .if_dout(bias_added_14_15_V_dout),
    .if_empty_n(bias_added_14_15_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_379),
    .if_full_n(bias_added_14_16_V_full_n),
    .if_write(ap_channel_done_bias_added_14_16_V),
    .if_dout(bias_added_14_16_V_dout),
    .if_empty_n(bias_added_14_16_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_380),
    .if_full_n(bias_added_14_17_V_full_n),
    .if_write(ap_channel_done_bias_added_14_17_V),
    .if_dout(bias_added_14_17_V_dout),
    .if_empty_n(bias_added_14_17_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_381),
    .if_full_n(bias_added_14_18_V_full_n),
    .if_write(ap_channel_done_bias_added_14_18_V),
    .if_dout(bias_added_14_18_V_dout),
    .if_empty_n(bias_added_14_18_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_382),
    .if_full_n(bias_added_14_19_V_full_n),
    .if_write(ap_channel_done_bias_added_14_19_V),
    .if_dout(bias_added_14_19_V_dout),
    .if_empty_n(bias_added_14_19_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_383),
    .if_full_n(bias_added_14_20_V_full_n),
    .if_write(ap_channel_done_bias_added_14_20_V),
    .if_dout(bias_added_14_20_V_dout),
    .if_empty_n(bias_added_14_20_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_384),
    .if_full_n(bias_added_14_21_V_full_n),
    .if_write(ap_channel_done_bias_added_14_21_V),
    .if_dout(bias_added_14_21_V_dout),
    .if_empty_n(bias_added_14_21_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_385),
    .if_full_n(bias_added_14_22_V_full_n),
    .if_write(ap_channel_done_bias_added_14_22_V),
    .if_dout(bias_added_14_22_V_dout),
    .if_empty_n(bias_added_14_22_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_386),
    .if_full_n(bias_added_14_23_V_full_n),
    .if_write(ap_channel_done_bias_added_14_23_V),
    .if_dout(bias_added_14_23_V_dout),
    .if_empty_n(bias_added_14_23_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_387),
    .if_full_n(bias_added_14_24_V_full_n),
    .if_write(ap_channel_done_bias_added_14_24_V),
    .if_dout(bias_added_14_24_V_dout),
    .if_empty_n(bias_added_14_24_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_14_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_388),
    .if_full_n(bias_added_14_25_V_full_n),
    .if_write(ap_channel_done_bias_added_14_25_V),
    .if_dout(bias_added_14_25_V_dout),
    .if_empty_n(bias_added_14_25_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_389),
    .if_full_n(bias_added_15_0_V_full_n),
    .if_write(ap_channel_done_bias_added_15_0_V),
    .if_dout(bias_added_15_0_V_dout),
    .if_empty_n(bias_added_15_0_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_390),
    .if_full_n(bias_added_15_1_V_full_n),
    .if_write(ap_channel_done_bias_added_15_1_V),
    .if_dout(bias_added_15_1_V_dout),
    .if_empty_n(bias_added_15_1_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_391),
    .if_full_n(bias_added_15_2_V_full_n),
    .if_write(ap_channel_done_bias_added_15_2_V),
    .if_dout(bias_added_15_2_V_dout),
    .if_empty_n(bias_added_15_2_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_392),
    .if_full_n(bias_added_15_3_V_full_n),
    .if_write(ap_channel_done_bias_added_15_3_V),
    .if_dout(bias_added_15_3_V_dout),
    .if_empty_n(bias_added_15_3_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_393),
    .if_full_n(bias_added_15_4_V_full_n),
    .if_write(ap_channel_done_bias_added_15_4_V),
    .if_dout(bias_added_15_4_V_dout),
    .if_empty_n(bias_added_15_4_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_394),
    .if_full_n(bias_added_15_5_V_full_n),
    .if_write(ap_channel_done_bias_added_15_5_V),
    .if_dout(bias_added_15_5_V_dout),
    .if_empty_n(bias_added_15_5_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_395),
    .if_full_n(bias_added_15_6_V_full_n),
    .if_write(ap_channel_done_bias_added_15_6_V),
    .if_dout(bias_added_15_6_V_dout),
    .if_empty_n(bias_added_15_6_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_396),
    .if_full_n(bias_added_15_7_V_full_n),
    .if_write(ap_channel_done_bias_added_15_7_V),
    .if_dout(bias_added_15_7_V_dout),
    .if_empty_n(bias_added_15_7_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_397),
    .if_full_n(bias_added_15_8_V_full_n),
    .if_write(ap_channel_done_bias_added_15_8_V),
    .if_dout(bias_added_15_8_V_dout),
    .if_empty_n(bias_added_15_8_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_398),
    .if_full_n(bias_added_15_9_V_full_n),
    .if_write(ap_channel_done_bias_added_15_9_V),
    .if_dout(bias_added_15_9_V_dout),
    .if_empty_n(bias_added_15_9_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w18_d2_A bias_added_15_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_bias_pre_L1_U0_ap_return_399),
    .if_full_n(bias_added_15_10_V_full_n),
    .if_write(ap_channel_done_bias_added_15_10_V),
    .if_dout(bias_added_15_10_V_dout),
    .if_empty_n(bias_added_15_10_V_empty_n),
    .if_read(mvprod_layer_1_U0_ap_ready)
);

fifo_w32_d2_A digit_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(classify_U0_ap_return),
    .if_full_n(digit_full_n),
    .if_write(classify_U0_ap_done),
    .if_dout(digit_dout),
    .if_empty_n(digit_empty_n),
    .if_read(Block_arrayctor_loop_U0_ap_ready)
);

fifo_w32_d2_A digit_load_loc_chann_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_arrayctor_loop_U0_ap_return),
    .if_full_n(digit_load_loc_chann_full_n),
    .if_write(Block_arrayctor_loop_U0_ap_done),
    .if_dout(digit_load_loc_chann_dout),
    .if_empty_n(digit_load_loc_chann_empty_n),
    .if_read(p_src_mlp_cpp_lin_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_add_bias_pre_L1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_add_bias_pre_L1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_add_bias_pre_L1_U0_ap_ready <= ap_sync_add_bias_pre_L1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_10_V <= ap_sync_channel_write_bias_added_0_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_11_V <= ap_sync_channel_write_bias_added_0_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_12_V <= ap_sync_channel_write_bias_added_0_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_13_V <= ap_sync_channel_write_bias_added_0_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_14_V <= ap_sync_channel_write_bias_added_0_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_15_V <= ap_sync_channel_write_bias_added_0_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_16_V <= ap_sync_channel_write_bias_added_0_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_17_V <= ap_sync_channel_write_bias_added_0_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_18_V <= ap_sync_channel_write_bias_added_0_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_19_V <= ap_sync_channel_write_bias_added_0_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_1_V <= ap_sync_channel_write_bias_added_0_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_20_V <= ap_sync_channel_write_bias_added_0_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_21_V <= ap_sync_channel_write_bias_added_0_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_22_V <= ap_sync_channel_write_bias_added_0_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_23_V <= ap_sync_channel_write_bias_added_0_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_24_V <= ap_sync_channel_write_bias_added_0_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_25_V <= ap_sync_channel_write_bias_added_0_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_2_V <= ap_sync_channel_write_bias_added_0_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_3_V <= ap_sync_channel_write_bias_added_0_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_4_V <= ap_sync_channel_write_bias_added_0_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_5_V <= ap_sync_channel_write_bias_added_0_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_6_V <= ap_sync_channel_write_bias_added_0_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_7_V <= ap_sync_channel_write_bias_added_0_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_8_V <= ap_sync_channel_write_bias_added_0_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_0_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_0_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_0_9_V <= ap_sync_channel_write_bias_added_0_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_0_V <= ap_sync_channel_write_bias_added_10_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_10_V <= ap_sync_channel_write_bias_added_10_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_11_V <= ap_sync_channel_write_bias_added_10_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_12_V <= ap_sync_channel_write_bias_added_10_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_13_V <= ap_sync_channel_write_bias_added_10_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_14_V <= ap_sync_channel_write_bias_added_10_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_15_V <= ap_sync_channel_write_bias_added_10_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_16_V <= ap_sync_channel_write_bias_added_10_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_17_V <= ap_sync_channel_write_bias_added_10_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_18_V <= ap_sync_channel_write_bias_added_10_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_19_V <= ap_sync_channel_write_bias_added_10_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_1_V <= ap_sync_channel_write_bias_added_10_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_20_V <= ap_sync_channel_write_bias_added_10_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_21_V <= ap_sync_channel_write_bias_added_10_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_22_V <= ap_sync_channel_write_bias_added_10_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_23_V <= ap_sync_channel_write_bias_added_10_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_24_V <= ap_sync_channel_write_bias_added_10_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_25_V <= ap_sync_channel_write_bias_added_10_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_2_V <= ap_sync_channel_write_bias_added_10_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_3_V <= ap_sync_channel_write_bias_added_10_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_4_V <= ap_sync_channel_write_bias_added_10_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_5_V <= ap_sync_channel_write_bias_added_10_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_6_V <= ap_sync_channel_write_bias_added_10_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_7_V <= ap_sync_channel_write_bias_added_10_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_8_V <= ap_sync_channel_write_bias_added_10_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_10_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_10_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_10_9_V <= ap_sync_channel_write_bias_added_10_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_0_V <= ap_sync_channel_write_bias_added_11_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_10_V <= ap_sync_channel_write_bias_added_11_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_11_V <= ap_sync_channel_write_bias_added_11_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_12_V <= ap_sync_channel_write_bias_added_11_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_13_V <= ap_sync_channel_write_bias_added_11_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_14_V <= ap_sync_channel_write_bias_added_11_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_15_V <= ap_sync_channel_write_bias_added_11_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_16_V <= ap_sync_channel_write_bias_added_11_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_17_V <= ap_sync_channel_write_bias_added_11_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_18_V <= ap_sync_channel_write_bias_added_11_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_19_V <= ap_sync_channel_write_bias_added_11_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_1_V <= ap_sync_channel_write_bias_added_11_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_20_V <= ap_sync_channel_write_bias_added_11_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_21_V <= ap_sync_channel_write_bias_added_11_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_22_V <= ap_sync_channel_write_bias_added_11_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_23_V <= ap_sync_channel_write_bias_added_11_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_24_V <= ap_sync_channel_write_bias_added_11_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_25_V <= ap_sync_channel_write_bias_added_11_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_2_V <= ap_sync_channel_write_bias_added_11_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_3_V <= ap_sync_channel_write_bias_added_11_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_4_V <= ap_sync_channel_write_bias_added_11_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_5_V <= ap_sync_channel_write_bias_added_11_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_6_V <= ap_sync_channel_write_bias_added_11_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_7_V <= ap_sync_channel_write_bias_added_11_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_8_V <= ap_sync_channel_write_bias_added_11_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_11_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_11_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_11_9_V <= ap_sync_channel_write_bias_added_11_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_0_V <= ap_sync_channel_write_bias_added_12_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_10_V <= ap_sync_channel_write_bias_added_12_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_11_V <= ap_sync_channel_write_bias_added_12_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_12_V <= ap_sync_channel_write_bias_added_12_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_13_V <= ap_sync_channel_write_bias_added_12_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_14_V <= ap_sync_channel_write_bias_added_12_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_15_V <= ap_sync_channel_write_bias_added_12_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_16_V <= ap_sync_channel_write_bias_added_12_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_17_V <= ap_sync_channel_write_bias_added_12_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_18_V <= ap_sync_channel_write_bias_added_12_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_19_V <= ap_sync_channel_write_bias_added_12_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_1_V <= ap_sync_channel_write_bias_added_12_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_20_V <= ap_sync_channel_write_bias_added_12_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_21_V <= ap_sync_channel_write_bias_added_12_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_22_V <= ap_sync_channel_write_bias_added_12_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_23_V <= ap_sync_channel_write_bias_added_12_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_24_V <= ap_sync_channel_write_bias_added_12_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_25_V <= ap_sync_channel_write_bias_added_12_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_2_V <= ap_sync_channel_write_bias_added_12_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_3_V <= ap_sync_channel_write_bias_added_12_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_4_V <= ap_sync_channel_write_bias_added_12_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_5_V <= ap_sync_channel_write_bias_added_12_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_6_V <= ap_sync_channel_write_bias_added_12_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_7_V <= ap_sync_channel_write_bias_added_12_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_8_V <= ap_sync_channel_write_bias_added_12_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_12_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_12_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_12_9_V <= ap_sync_channel_write_bias_added_12_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_0_V <= ap_sync_channel_write_bias_added_13_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_10_V <= ap_sync_channel_write_bias_added_13_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_11_V <= ap_sync_channel_write_bias_added_13_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_12_V <= ap_sync_channel_write_bias_added_13_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_13_V <= ap_sync_channel_write_bias_added_13_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_14_V <= ap_sync_channel_write_bias_added_13_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_15_V <= ap_sync_channel_write_bias_added_13_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_16_V <= ap_sync_channel_write_bias_added_13_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_17_V <= ap_sync_channel_write_bias_added_13_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_18_V <= ap_sync_channel_write_bias_added_13_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_19_V <= ap_sync_channel_write_bias_added_13_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_1_V <= ap_sync_channel_write_bias_added_13_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_20_V <= ap_sync_channel_write_bias_added_13_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_21_V <= ap_sync_channel_write_bias_added_13_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_22_V <= ap_sync_channel_write_bias_added_13_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_23_V <= ap_sync_channel_write_bias_added_13_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_24_V <= ap_sync_channel_write_bias_added_13_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_25_V <= ap_sync_channel_write_bias_added_13_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_2_V <= ap_sync_channel_write_bias_added_13_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_3_V <= ap_sync_channel_write_bias_added_13_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_4_V <= ap_sync_channel_write_bias_added_13_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_5_V <= ap_sync_channel_write_bias_added_13_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_6_V <= ap_sync_channel_write_bias_added_13_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_7_V <= ap_sync_channel_write_bias_added_13_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_8_V <= ap_sync_channel_write_bias_added_13_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_13_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_13_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_13_9_V <= ap_sync_channel_write_bias_added_13_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_0_V <= ap_sync_channel_write_bias_added_14_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_10_V <= ap_sync_channel_write_bias_added_14_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_11_V <= ap_sync_channel_write_bias_added_14_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_12_V <= ap_sync_channel_write_bias_added_14_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_13_V <= ap_sync_channel_write_bias_added_14_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_14_V <= ap_sync_channel_write_bias_added_14_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_15_V <= ap_sync_channel_write_bias_added_14_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_16_V <= ap_sync_channel_write_bias_added_14_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_17_V <= ap_sync_channel_write_bias_added_14_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_18_V <= ap_sync_channel_write_bias_added_14_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_19_V <= ap_sync_channel_write_bias_added_14_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_1_V <= ap_sync_channel_write_bias_added_14_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_20_V <= ap_sync_channel_write_bias_added_14_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_21_V <= ap_sync_channel_write_bias_added_14_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_22_V <= ap_sync_channel_write_bias_added_14_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_23_V <= ap_sync_channel_write_bias_added_14_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_24_V <= ap_sync_channel_write_bias_added_14_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_25_V <= ap_sync_channel_write_bias_added_14_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_2_V <= ap_sync_channel_write_bias_added_14_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_3_V <= ap_sync_channel_write_bias_added_14_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_4_V <= ap_sync_channel_write_bias_added_14_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_5_V <= ap_sync_channel_write_bias_added_14_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_6_V <= ap_sync_channel_write_bias_added_14_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_7_V <= ap_sync_channel_write_bias_added_14_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_8_V <= ap_sync_channel_write_bias_added_14_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_14_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_14_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_14_9_V <= ap_sync_channel_write_bias_added_14_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_0_V <= ap_sync_channel_write_bias_added_15_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_10_V <= ap_sync_channel_write_bias_added_15_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_1_V <= ap_sync_channel_write_bias_added_15_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_2_V <= ap_sync_channel_write_bias_added_15_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_3_V <= ap_sync_channel_write_bias_added_15_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_4_V <= ap_sync_channel_write_bias_added_15_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_5_V <= ap_sync_channel_write_bias_added_15_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_6_V <= ap_sync_channel_write_bias_added_15_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_7_V <= ap_sync_channel_write_bias_added_15_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_8_V <= ap_sync_channel_write_bias_added_15_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_15_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_15_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_15_9_V <= ap_sync_channel_write_bias_added_15_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_0_V <= ap_sync_channel_write_bias_added_1_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_10_V <= ap_sync_channel_write_bias_added_1_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_11_V <= ap_sync_channel_write_bias_added_1_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_12_V <= ap_sync_channel_write_bias_added_1_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_13_V <= ap_sync_channel_write_bias_added_1_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_14_V <= ap_sync_channel_write_bias_added_1_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_15_V <= ap_sync_channel_write_bias_added_1_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_16_V <= ap_sync_channel_write_bias_added_1_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_17_V <= ap_sync_channel_write_bias_added_1_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_18_V <= ap_sync_channel_write_bias_added_1_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_19_V <= ap_sync_channel_write_bias_added_1_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_1_V <= ap_sync_channel_write_bias_added_1_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_20_V <= ap_sync_channel_write_bias_added_1_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_21_V <= ap_sync_channel_write_bias_added_1_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_22_V <= ap_sync_channel_write_bias_added_1_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_23_V <= ap_sync_channel_write_bias_added_1_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_24_V <= ap_sync_channel_write_bias_added_1_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_25_V <= ap_sync_channel_write_bias_added_1_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_2_V <= ap_sync_channel_write_bias_added_1_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_3_V <= ap_sync_channel_write_bias_added_1_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_4_V <= ap_sync_channel_write_bias_added_1_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_5_V <= ap_sync_channel_write_bias_added_1_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_6_V <= ap_sync_channel_write_bias_added_1_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_7_V <= ap_sync_channel_write_bias_added_1_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_8_V <= ap_sync_channel_write_bias_added_1_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_1_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_1_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_1_9_V <= ap_sync_channel_write_bias_added_1_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_0_V <= ap_sync_channel_write_bias_added_2_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_10_V <= ap_sync_channel_write_bias_added_2_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_11_V <= ap_sync_channel_write_bias_added_2_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_12_V <= ap_sync_channel_write_bias_added_2_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_13_V <= ap_sync_channel_write_bias_added_2_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_14_V <= ap_sync_channel_write_bias_added_2_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_15_V <= ap_sync_channel_write_bias_added_2_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_16_V <= ap_sync_channel_write_bias_added_2_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_17_V <= ap_sync_channel_write_bias_added_2_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_18_V <= ap_sync_channel_write_bias_added_2_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_19_V <= ap_sync_channel_write_bias_added_2_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_1_V <= ap_sync_channel_write_bias_added_2_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_20_V <= ap_sync_channel_write_bias_added_2_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_21_V <= ap_sync_channel_write_bias_added_2_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_22_V <= ap_sync_channel_write_bias_added_2_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_23_V <= ap_sync_channel_write_bias_added_2_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_24_V <= ap_sync_channel_write_bias_added_2_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_25_V <= ap_sync_channel_write_bias_added_2_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_2_V <= ap_sync_channel_write_bias_added_2_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_3_V <= ap_sync_channel_write_bias_added_2_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_4_V <= ap_sync_channel_write_bias_added_2_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_5_V <= ap_sync_channel_write_bias_added_2_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_6_V <= ap_sync_channel_write_bias_added_2_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_7_V <= ap_sync_channel_write_bias_added_2_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_8_V <= ap_sync_channel_write_bias_added_2_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_2_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_2_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_2_9_V <= ap_sync_channel_write_bias_added_2_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_0_V <= ap_sync_channel_write_bias_added_3_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_10_V <= ap_sync_channel_write_bias_added_3_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_11_V <= ap_sync_channel_write_bias_added_3_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_12_V <= ap_sync_channel_write_bias_added_3_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_13_V <= ap_sync_channel_write_bias_added_3_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_14_V <= ap_sync_channel_write_bias_added_3_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_15_V <= ap_sync_channel_write_bias_added_3_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_16_V <= ap_sync_channel_write_bias_added_3_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_17_V <= ap_sync_channel_write_bias_added_3_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_18_V <= ap_sync_channel_write_bias_added_3_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_19_V <= ap_sync_channel_write_bias_added_3_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_1_V <= ap_sync_channel_write_bias_added_3_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_20_V <= ap_sync_channel_write_bias_added_3_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_21_V <= ap_sync_channel_write_bias_added_3_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_22_V <= ap_sync_channel_write_bias_added_3_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_23_V <= ap_sync_channel_write_bias_added_3_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_24_V <= ap_sync_channel_write_bias_added_3_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_25_V <= ap_sync_channel_write_bias_added_3_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_2_V <= ap_sync_channel_write_bias_added_3_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_3_V <= ap_sync_channel_write_bias_added_3_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_4_V <= ap_sync_channel_write_bias_added_3_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_5_V <= ap_sync_channel_write_bias_added_3_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_6_V <= ap_sync_channel_write_bias_added_3_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_7_V <= ap_sync_channel_write_bias_added_3_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_8_V <= ap_sync_channel_write_bias_added_3_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_3_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_3_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_3_9_V <= ap_sync_channel_write_bias_added_3_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_0_V <= ap_sync_channel_write_bias_added_4_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_10_V <= ap_sync_channel_write_bias_added_4_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_11_V <= ap_sync_channel_write_bias_added_4_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_12_V <= ap_sync_channel_write_bias_added_4_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_13_V <= ap_sync_channel_write_bias_added_4_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_14_V <= ap_sync_channel_write_bias_added_4_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_15_V <= ap_sync_channel_write_bias_added_4_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_16_V <= ap_sync_channel_write_bias_added_4_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_17_V <= ap_sync_channel_write_bias_added_4_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_18_V <= ap_sync_channel_write_bias_added_4_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_19_V <= ap_sync_channel_write_bias_added_4_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_1_V <= ap_sync_channel_write_bias_added_4_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_20_V <= ap_sync_channel_write_bias_added_4_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_21_V <= ap_sync_channel_write_bias_added_4_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_22_V <= ap_sync_channel_write_bias_added_4_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_23_V <= ap_sync_channel_write_bias_added_4_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_24_V <= ap_sync_channel_write_bias_added_4_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_25_V <= ap_sync_channel_write_bias_added_4_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_2_V <= ap_sync_channel_write_bias_added_4_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_3_V <= ap_sync_channel_write_bias_added_4_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_4_V <= ap_sync_channel_write_bias_added_4_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_5_V <= ap_sync_channel_write_bias_added_4_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_6_V <= ap_sync_channel_write_bias_added_4_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_7_V <= ap_sync_channel_write_bias_added_4_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_8_V <= ap_sync_channel_write_bias_added_4_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_4_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_4_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_4_9_V <= ap_sync_channel_write_bias_added_4_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_0_V <= ap_sync_channel_write_bias_added_5_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_10_V <= ap_sync_channel_write_bias_added_5_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_11_V <= ap_sync_channel_write_bias_added_5_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_12_V <= ap_sync_channel_write_bias_added_5_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_13_V <= ap_sync_channel_write_bias_added_5_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_14_V <= ap_sync_channel_write_bias_added_5_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_15_V <= ap_sync_channel_write_bias_added_5_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_16_V <= ap_sync_channel_write_bias_added_5_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_17_V <= ap_sync_channel_write_bias_added_5_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_18_V <= ap_sync_channel_write_bias_added_5_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_19_V <= ap_sync_channel_write_bias_added_5_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_1_V <= ap_sync_channel_write_bias_added_5_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_20_V <= ap_sync_channel_write_bias_added_5_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_21_V <= ap_sync_channel_write_bias_added_5_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_22_V <= ap_sync_channel_write_bias_added_5_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_23_V <= ap_sync_channel_write_bias_added_5_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_24_V <= ap_sync_channel_write_bias_added_5_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_25_V <= ap_sync_channel_write_bias_added_5_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_2_V <= ap_sync_channel_write_bias_added_5_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_3_V <= ap_sync_channel_write_bias_added_5_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_4_V <= ap_sync_channel_write_bias_added_5_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_5_V <= ap_sync_channel_write_bias_added_5_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_6_V <= ap_sync_channel_write_bias_added_5_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_7_V <= ap_sync_channel_write_bias_added_5_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_8_V <= ap_sync_channel_write_bias_added_5_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_5_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_5_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_5_9_V <= ap_sync_channel_write_bias_added_5_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_0_V <= ap_sync_channel_write_bias_added_6_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_10_V <= ap_sync_channel_write_bias_added_6_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_11_V <= ap_sync_channel_write_bias_added_6_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_12_V <= ap_sync_channel_write_bias_added_6_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_13_V <= ap_sync_channel_write_bias_added_6_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_14_V <= ap_sync_channel_write_bias_added_6_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_15_V <= ap_sync_channel_write_bias_added_6_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_16_V <= ap_sync_channel_write_bias_added_6_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_17_V <= ap_sync_channel_write_bias_added_6_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_18_V <= ap_sync_channel_write_bias_added_6_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_19_V <= ap_sync_channel_write_bias_added_6_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_1_V <= ap_sync_channel_write_bias_added_6_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_20_V <= ap_sync_channel_write_bias_added_6_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_21_V <= ap_sync_channel_write_bias_added_6_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_22_V <= ap_sync_channel_write_bias_added_6_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_23_V <= ap_sync_channel_write_bias_added_6_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_24_V <= ap_sync_channel_write_bias_added_6_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_25_V <= ap_sync_channel_write_bias_added_6_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_2_V <= ap_sync_channel_write_bias_added_6_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_3_V <= ap_sync_channel_write_bias_added_6_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_4_V <= ap_sync_channel_write_bias_added_6_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_5_V <= ap_sync_channel_write_bias_added_6_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_6_V <= ap_sync_channel_write_bias_added_6_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_7_V <= ap_sync_channel_write_bias_added_6_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_8_V <= ap_sync_channel_write_bias_added_6_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_6_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_6_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_6_9_V <= ap_sync_channel_write_bias_added_6_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_0_V <= ap_sync_channel_write_bias_added_7_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_10_V <= ap_sync_channel_write_bias_added_7_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_11_V <= ap_sync_channel_write_bias_added_7_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_12_V <= ap_sync_channel_write_bias_added_7_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_13_V <= ap_sync_channel_write_bias_added_7_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_14_V <= ap_sync_channel_write_bias_added_7_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_15_V <= ap_sync_channel_write_bias_added_7_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_16_V <= ap_sync_channel_write_bias_added_7_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_17_V <= ap_sync_channel_write_bias_added_7_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_18_V <= ap_sync_channel_write_bias_added_7_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_19_V <= ap_sync_channel_write_bias_added_7_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_1_V <= ap_sync_channel_write_bias_added_7_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_20_V <= ap_sync_channel_write_bias_added_7_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_21_V <= ap_sync_channel_write_bias_added_7_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_22_V <= ap_sync_channel_write_bias_added_7_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_23_V <= ap_sync_channel_write_bias_added_7_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_24_V <= ap_sync_channel_write_bias_added_7_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_25_V <= ap_sync_channel_write_bias_added_7_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_2_V <= ap_sync_channel_write_bias_added_7_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_3_V <= ap_sync_channel_write_bias_added_7_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_4_V <= ap_sync_channel_write_bias_added_7_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_5_V <= ap_sync_channel_write_bias_added_7_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_6_V <= ap_sync_channel_write_bias_added_7_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_7_V <= ap_sync_channel_write_bias_added_7_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_8_V <= ap_sync_channel_write_bias_added_7_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_7_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_7_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_7_9_V <= ap_sync_channel_write_bias_added_7_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_0_V <= ap_sync_channel_write_bias_added_8_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_10_V <= ap_sync_channel_write_bias_added_8_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_11_V <= ap_sync_channel_write_bias_added_8_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_12_V <= ap_sync_channel_write_bias_added_8_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_13_V <= ap_sync_channel_write_bias_added_8_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_14_V <= ap_sync_channel_write_bias_added_8_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_15_V <= ap_sync_channel_write_bias_added_8_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_16_V <= ap_sync_channel_write_bias_added_8_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_17_V <= ap_sync_channel_write_bias_added_8_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_18_V <= ap_sync_channel_write_bias_added_8_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_19_V <= ap_sync_channel_write_bias_added_8_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_1_V <= ap_sync_channel_write_bias_added_8_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_20_V <= ap_sync_channel_write_bias_added_8_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_21_V <= ap_sync_channel_write_bias_added_8_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_22_V <= ap_sync_channel_write_bias_added_8_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_23_V <= ap_sync_channel_write_bias_added_8_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_24_V <= ap_sync_channel_write_bias_added_8_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_25_V <= ap_sync_channel_write_bias_added_8_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_2_V <= ap_sync_channel_write_bias_added_8_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_3_V <= ap_sync_channel_write_bias_added_8_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_4_V <= ap_sync_channel_write_bias_added_8_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_5_V <= ap_sync_channel_write_bias_added_8_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_6_V <= ap_sync_channel_write_bias_added_8_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_7_V <= ap_sync_channel_write_bias_added_8_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_8_V <= ap_sync_channel_write_bias_added_8_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_8_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_8_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_8_9_V <= ap_sync_channel_write_bias_added_8_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_0_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_0_V <= ap_sync_channel_write_bias_added_9_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_10_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_10_V <= ap_sync_channel_write_bias_added_9_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_11_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_11_V <= ap_sync_channel_write_bias_added_9_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_12_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_12_V <= ap_sync_channel_write_bias_added_9_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_13_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_13_V <= ap_sync_channel_write_bias_added_9_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_14_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_14_V <= ap_sync_channel_write_bias_added_9_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_15_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_15_V <= ap_sync_channel_write_bias_added_9_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_16_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_16_V <= ap_sync_channel_write_bias_added_9_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_17_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_17_V <= ap_sync_channel_write_bias_added_9_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_18_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_18_V <= ap_sync_channel_write_bias_added_9_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_19_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_19_V <= ap_sync_channel_write_bias_added_9_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_1_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_1_V <= ap_sync_channel_write_bias_added_9_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_20_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_20_V <= ap_sync_channel_write_bias_added_9_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_21_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_21_V <= ap_sync_channel_write_bias_added_9_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_22_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_22_V <= ap_sync_channel_write_bias_added_9_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_23_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_23_V <= ap_sync_channel_write_bias_added_9_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_24_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_24_V <= ap_sync_channel_write_bias_added_9_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_25_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_25_V <= ap_sync_channel_write_bias_added_9_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_2_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_2_V <= ap_sync_channel_write_bias_added_9_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_3_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_3_V <= ap_sync_channel_write_bias_added_9_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_4_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_4_V <= ap_sync_channel_write_bias_added_9_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_5_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_5_V <= ap_sync_channel_write_bias_added_9_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_6_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_6_V <= ap_sync_channel_write_bias_added_9_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_7_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_7_V <= ap_sync_channel_write_bias_added_9_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_8_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_8_V <= ap_sync_channel_write_bias_added_9_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_bias_added_9_9_V <= 1'b0;
    end else begin
        if (((add_bias_pre_L1_U0_ap_done & add_bias_pre_L1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_added_9_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_added_9_9_V <= ap_sync_channel_write_bias_added_9_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_mvprod_layer_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_mvprod_layer_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_mvprod_layer_1_U0_ap_ready <= ap_sync_mvprod_layer_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_mvprod_layer_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_mvprod_layer_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_mvprod_layer_2_U0_ap_ready <= ap_sync_mvprod_layer_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == add_bias_pre_L1_U0_ap_ready))) begin
        add_bias_pre_L1_U0_ap_ready_count <= (add_bias_pre_L1_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == add_bias_pre_L1_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        add_bias_pre_L1_U0_ap_ready_count <= (add_bias_pre_L1_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (mvprod_layer_1_U0_ap_ready == 1'b0))) begin
        mvprod_layer_1_U0_ap_ready_count <= (mvprod_layer_1_U0_ap_ready_count - 2'd1);
    end else if (((mvprod_layer_1_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        mvprod_layer_1_U0_ap_ready_count <= (mvprod_layer_1_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (mvprod_layer_2_U0_ap_ready == 1'b0))) begin
        mvprod_layer_2_U0_ap_ready_count <= (mvprod_layer_2_U0_ap_ready_count - 2'd1);
    end else if (((mvprod_layer_2_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        mvprod_layer_2_U0_ap_ready_count <= (mvprod_layer_2_U0_ap_ready_count + 2'd1);
    end
end

assign Block_arrayctor_loop_U0_ap_continue = digit_load_loc_chann_full_n;

assign Block_arrayctor_loop_U0_ap_start = digit_empty_n;

assign Block_arrayctor_loop_U0_start_full_n = 1'b1;

assign Block_arrayctor_loop_U0_start_write = 1'b0;

assign L2_bias_added_V_t_d1 = 18'd0;

assign L2_bias_added_V_t_we1 = 1'b0;

assign add_bias_pre_L1_U0_ap_continue = (ap_sync_channel_write_bias_added_9_9_V & ap_sync_channel_write_bias_added_9_8_V & ap_sync_channel_write_bias_added_9_7_V & ap_sync_channel_write_bias_added_9_6_V & ap_sync_channel_write_bias_added_9_5_V & ap_sync_channel_write_bias_added_9_4_V & ap_sync_channel_write_bias_added_9_3_V & ap_sync_channel_write_bias_added_9_2_V & ap_sync_channel_write_bias_added_9_25_V & ap_sync_channel_write_bias_added_9_24_V & ap_sync_channel_write_bias_added_9_23_V & ap_sync_channel_write_bias_added_9_22_V & ap_sync_channel_write_bias_added_9_21_V & ap_sync_channel_write_bias_added_9_20_V & ap_sync_channel_write_bias_added_9_1_V & ap_sync_channel_write_bias_added_9_19_V & ap_sync_channel_write_bias_added_9_18_V & ap_sync_channel_write_bias_added_9_17_V & ap_sync_channel_write_bias_added_9_16_V & ap_sync_channel_write_bias_added_9_15_V & ap_sync_channel_write_bias_added_9_14_V & ap_sync_channel_write_bias_added_9_13_V & ap_sync_channel_write_bias_added_9_12_V & ap_sync_channel_write_bias_added_9_11_V & ap_sync_channel_write_bias_added_9_10_V & ap_sync_channel_write_bias_added_9_0_V & ap_sync_channel_write_bias_added_8_9_V & ap_sync_channel_write_bias_added_8_8_V & ap_sync_channel_write_bias_added_8_7_V & ap_sync_channel_write_bias_added_8_6_V & ap_sync_channel_write_bias_added_8_5_V & ap_sync_channel_write_bias_added_8_4_V & ap_sync_channel_write_bias_added_8_3_V & ap_sync_channel_write_bias_added_8_2_V & ap_sync_channel_write_bias_added_8_25_V & ap_sync_channel_write_bias_added_8_24_V & ap_sync_channel_write_bias_added_8_23_V & ap_sync_channel_write_bias_added_8_22_V & ap_sync_channel_write_bias_added_8_21_V & ap_sync_channel_write_bias_added_8_20_V & ap_sync_channel_write_bias_added_8_1_V & ap_sync_channel_write_bias_added_8_19_V & ap_sync_channel_write_bias_added_8_18_V & ap_sync_channel_write_bias_added_8_17_V & ap_sync_channel_write_bias_added_8_16_V & ap_sync_channel_write_bias_added_8_15_V & ap_sync_channel_write_bias_added_8_14_V & ap_sync_channel_write_bias_added_8_13_V & ap_sync_channel_write_bias_added_8_12_V & ap_sync_channel_write_bias_added_8_11_V & ap_sync_channel_write_bias_added_8_10_V & ap_sync_channel_write_bias_added_8_0_V & ap_sync_channel_write_bias_added_7_9_V & ap_sync_channel_write_bias_added_7_8_V & ap_sync_channel_write_bias_added_7_7_V & ap_sync_channel_write_bias_added_7_6_V & ap_sync_channel_write_bias_added_7_5_V & ap_sync_channel_write_bias_added_7_4_V & ap_sync_channel_write_bias_added_7_3_V & ap_sync_channel_write_bias_added_7_2_V & ap_sync_channel_write_bias_added_7_25_V & ap_sync_channel_write_bias_added_7_24_V & ap_sync_channel_write_bias_added_7_23_V & ap_sync_channel_write_bias_added_7_22_V & ap_sync_channel_write_bias_added_7_21_V & ap_sync_channel_write_bias_added_7_20_V & ap_sync_channel_write_bias_added_7_1_V & ap_sync_channel_write_bias_added_7_19_V & ap_sync_channel_write_bias_added_7_18_V & ap_sync_channel_write_bias_added_7_17_V & ap_sync_channel_write_bias_added_7_16_V & ap_sync_channel_write_bias_added_7_15_V & ap_sync_channel_write_bias_added_7_14_V & ap_sync_channel_write_bias_added_7_13_V & ap_sync_channel_write_bias_added_7_12_V & ap_sync_channel_write_bias_added_7_11_V & ap_sync_channel_write_bias_added_7_10_V & ap_sync_channel_write_bias_added_7_0_V & ap_sync_channel_write_bias_added_6_9_V & ap_sync_channel_write_bias_added_6_8_V & ap_sync_channel_write_bias_added_6_7_V & ap_sync_channel_write_bias_added_6_6_V & ap_sync_channel_write_bias_added_6_5_V & ap_sync_channel_write_bias_added_6_4_V & ap_sync_channel_write_bias_added_6_3_V & ap_sync_channel_write_bias_added_6_2_V & ap_sync_channel_write_bias_added_6_25_V & ap_sync_channel_write_bias_added_6_24_V & ap_sync_channel_write_bias_added_6_23_V & ap_sync_channel_write_bias_added_6_22_V & ap_sync_channel_write_bias_added_6_21_V & ap_sync_channel_write_bias_added_6_20_V & ap_sync_channel_write_bias_added_6_1_V & ap_sync_channel_write_bias_added_6_19_V & ap_sync_channel_write_bias_added_6_18_V & ap_sync_channel_write_bias_added_6_17_V & ap_sync_channel_write_bias_added_6_16_V & ap_sync_channel_write_bias_added_6_15_V & ap_sync_channel_write_bias_added_6_14_V & ap_sync_channel_write_bias_added_6_13_V & ap_sync_channel_write_bias_added_6_12_V & ap_sync_channel_write_bias_added_6_11_V & ap_sync_channel_write_bias_added_6_10_V & ap_sync_channel_write_bias_added_6_0_V & ap_sync_channel_write_bias_added_5_9_V & ap_sync_channel_write_bias_added_5_8_V & ap_sync_channel_write_bias_added_5_7_V & ap_sync_channel_write_bias_added_5_6_V & ap_sync_channel_write_bias_added_5_5_V & ap_sync_channel_write_bias_added_5_4_V & ap_sync_channel_write_bias_added_5_3_V & ap_sync_channel_write_bias_added_5_2_V & ap_sync_channel_write_bias_added_5_25_V & ap_sync_channel_write_bias_added_5_24_V & ap_sync_channel_write_bias_added_5_23_V & ap_sync_channel_write_bias_added_5_22_V & ap_sync_channel_write_bias_added_5_21_V & ap_sync_channel_write_bias_added_5_20_V & ap_sync_channel_write_bias_added_5_1_V & ap_sync_channel_write_bias_added_5_19_V & ap_sync_channel_write_bias_added_5_18_V & ap_sync_channel_write_bias_added_5_17_V & ap_sync_channel_write_bias_added_5_16_V & ap_sync_channel_write_bias_added_5_15_V & ap_sync_channel_write_bias_added_5_14_V & ap_sync_channel_write_bias_added_5_13_V & ap_sync_channel_write_bias_added_5_12_V & ap_sync_channel_write_bias_added_5_11_V & ap_sync_channel_write_bias_added_5_10_V & ap_sync_channel_write_bias_added_5_0_V & ap_sync_channel_write_bias_added_4_9_V & ap_sync_channel_write_bias_added_4_8_V & ap_sync_channel_write_bias_added_4_7_V & ap_sync_channel_write_bias_added_4_6_V & ap_sync_channel_write_bias_added_4_5_V & ap_sync_channel_write_bias_added_4_4_V & ap_sync_channel_write_bias_added_4_3_V & ap_sync_channel_write_bias_added_4_2_V & ap_sync_channel_write_bias_added_4_25_V & ap_sync_channel_write_bias_added_4_24_V & ap_sync_channel_write_bias_added_4_23_V & ap_sync_channel_write_bias_added_4_22_V & ap_sync_channel_write_bias_added_4_21_V & ap_sync_channel_write_bias_added_4_20_V & ap_sync_channel_write_bias_added_4_1_V & ap_sync_channel_write_bias_added_4_19_V & ap_sync_channel_write_bias_added_4_18_V & ap_sync_channel_write_bias_added_4_17_V & ap_sync_channel_write_bias_added_4_16_V & ap_sync_channel_write_bias_added_4_15_V & ap_sync_channel_write_bias_added_4_14_V & ap_sync_channel_write_bias_added_4_13_V & ap_sync_channel_write_bias_added_4_12_V & ap_sync_channel_write_bias_added_4_11_V & ap_sync_channel_write_bias_added_4_10_V & ap_sync_channel_write_bias_added_4_0_V & ap_sync_channel_write_bias_added_3_9_V & ap_sync_channel_write_bias_added_3_8_V & ap_sync_channel_write_bias_added_3_7_V & ap_sync_channel_write_bias_added_3_6_V & ap_sync_channel_write_bias_added_3_5_V & ap_sync_channel_write_bias_added_3_4_V & ap_sync_channel_write_bias_added_3_3_V & ap_sync_channel_write_bias_added_3_2_V & ap_sync_channel_write_bias_added_3_25_V & ap_sync_channel_write_bias_added_3_24_V & ap_sync_channel_write_bias_added_3_23_V & ap_sync_channel_write_bias_added_3_22_V & ap_sync_channel_write_bias_added_3_21_V & ap_sync_channel_write_bias_added_3_20_V & ap_sync_channel_write_bias_added_3_1_V & ap_sync_channel_write_bias_added_3_19_V & ap_sync_channel_write_bias_added_3_18_V & ap_sync_channel_write_bias_added_3_17_V & ap_sync_channel_write_bias_added_3_16_V & ap_sync_channel_write_bias_added_3_15_V & ap_sync_channel_write_bias_added_3_14_V & ap_sync_channel_write_bias_added_3_13_V & ap_sync_channel_write_bias_added_3_12_V & ap_sync_channel_write_bias_added_3_11_V & ap_sync_channel_write_bias_added_3_10_V & ap_sync_channel_write_bias_added_3_0_V & ap_sync_channel_write_bias_added_2_9_V & ap_sync_channel_write_bias_added_2_8_V & ap_sync_channel_write_bias_added_2_7_V & ap_sync_channel_write_bias_added_2_6_V & ap_sync_channel_write_bias_added_2_5_V & ap_sync_channel_write_bias_added_2_4_V & ap_sync_channel_write_bias_added_2_3_V & ap_sync_channel_write_bias_added_2_2_V & ap_sync_channel_write_bias_added_2_25_V & ap_sync_channel_write_bias_added_2_24_V & ap_sync_channel_write_bias_added_2_23_V & ap_sync_channel_write_bias_added_2_22_V & ap_sync_channel_write_bias_added_2_21_V & ap_sync_channel_write_bias_added_2_20_V & ap_sync_channel_write_bias_added_2_1_V & ap_sync_channel_write_bias_added_2_19_V & ap_sync_channel_write_bias_added_2_18_V & ap_sync_channel_write_bias_added_2_17_V & ap_sync_channel_write_bias_added_2_16_V & ap_sync_channel_write_bias_added_2_15_V & ap_sync_channel_write_bias_added_2_14_V & ap_sync_channel_write_bias_added_2_13_V & ap_sync_channel_write_bias_added_2_12_V & ap_sync_channel_write_bias_added_2_11_V & ap_sync_channel_write_bias_added_2_10_V & ap_sync_channel_write_bias_added_2_0_V & ap_sync_channel_write_bias_added_1_9_V & ap_sync_channel_write_bias_added_1_8_V & ap_sync_channel_write_bias_added_1_7_V & ap_sync_channel_write_bias_added_1_6_V & ap_sync_channel_write_bias_added_1_5_V & ap_sync_channel_write_bias_added_1_4_V & ap_sync_channel_write_bias_added_1_3_V & ap_sync_channel_write_bias_added_1_2_V & ap_sync_channel_write_bias_added_1_25_V & ap_sync_channel_write_bias_added_1_24_V & ap_sync_channel_write_bias_added_1_23_V & ap_sync_channel_write_bias_added_1_22_V & ap_sync_channel_write_bias_added_1_21_V & ap_sync_channel_write_bias_added_1_20_V & ap_sync_channel_write_bias_added_1_1_V & ap_sync_channel_write_bias_added_1_19_V & ap_sync_channel_write_bias_added_1_18_V & ap_sync_channel_write_bias_added_1_17_V & ap_sync_channel_write_bias_added_1_16_V & ap_sync_channel_write_bias_added_1_15_V & ap_sync_channel_write_bias_added_1_14_V & ap_sync_channel_write_bias_added_1_13_V & ap_sync_channel_write_bias_added_1_12_V & ap_sync_channel_write_bias_added_1_11_V & ap_sync_channel_write_bias_added_1_10_V & ap_sync_channel_write_bias_added_1_0_V & ap_sync_channel_write_bias_added_15_9_V & ap_sync_channel_write_bias_added_15_8_V & ap_sync_channel_write_bias_added_15_7_V & ap_sync_channel_write_bias_added_15_6_V & ap_sync_channel_write_bias_added_15_5_V & ap_sync_channel_write_bias_added_15_4_V & ap_sync_channel_write_bias_added_15_3_V & ap_sync_channel_write_bias_added_15_2_V & ap_sync_channel_write_bias_added_15_1_V & ap_sync_channel_write_bias_added_15_10_V & ap_sync_channel_write_bias_added_15_0_V & ap_sync_channel_write_bias_added_14_9_V & ap_sync_channel_write_bias_added_14_8_V & ap_sync_channel_write_bias_added_14_7_V & ap_sync_channel_write_bias_added_14_6_V & ap_sync_channel_write_bias_added_14_5_V & ap_sync_channel_write_bias_added_14_4_V & ap_sync_channel_write_bias_added_14_3_V & ap_sync_channel_write_bias_added_14_2_V & ap_sync_channel_write_bias_added_14_25_V & ap_sync_channel_write_bias_added_14_24_V & ap_sync_channel_write_bias_added_14_23_V & ap_sync_channel_write_bias_added_14_22_V & ap_sync_channel_write_bias_added_14_21_V & ap_sync_channel_write_bias_added_14_20_V & ap_sync_channel_write_bias_added_14_1_V & ap_sync_channel_write_bias_added_14_19_V & ap_sync_channel_write_bias_added_14_18_V & ap_sync_channel_write_bias_added_14_17_V & ap_sync_channel_write_bias_added_14_16_V & ap_sync_channel_write_bias_added_14_15_V & ap_sync_channel_write_bias_added_14_14_V & ap_sync_channel_write_bias_added_14_13_V & ap_sync_channel_write_bias_added_14_12_V & ap_sync_channel_write_bias_added_14_11_V & ap_sync_channel_write_bias_added_14_10_V & ap_sync_channel_write_bias_added_14_0_V & ap_sync_channel_write_bias_added_13_9_V & ap_sync_channel_write_bias_added_13_8_V & ap_sync_channel_write_bias_added_13_7_V & ap_sync_channel_write_bias_added_13_6_V & ap_sync_channel_write_bias_added_13_5_V & ap_sync_channel_write_bias_added_13_4_V & ap_sync_channel_write_bias_added_13_3_V & ap_sync_channel_write_bias_added_13_2_V & ap_sync_channel_write_bias_added_13_25_V & ap_sync_channel_write_bias_added_13_24_V & ap_sync_channel_write_bias_added_13_23_V & ap_sync_channel_write_bias_added_13_22_V & ap_sync_channel_write_bias_added_13_21_V & ap_sync_channel_write_bias_added_13_20_V & ap_sync_channel_write_bias_added_13_1_V & ap_sync_channel_write_bias_added_13_19_V & ap_sync_channel_write_bias_added_13_18_V & ap_sync_channel_write_bias_added_13_17_V & ap_sync_channel_write_bias_added_13_16_V & ap_sync_channel_write_bias_added_13_15_V & ap_sync_channel_write_bias_added_13_14_V & ap_sync_channel_write_bias_added_13_13_V & ap_sync_channel_write_bias_added_13_12_V & ap_sync_channel_write_bias_added_13_11_V & ap_sync_channel_write_bias_added_13_10_V & ap_sync_channel_write_bias_added_13_0_V & ap_sync_channel_write_bias_added_12_9_V & ap_sync_channel_write_bias_added_12_8_V & ap_sync_channel_write_bias_added_12_7_V & ap_sync_channel_write_bias_added_12_6_V & ap_sync_channel_write_bias_added_12_5_V & ap_sync_channel_write_bias_added_12_4_V & ap_sync_channel_write_bias_added_12_3_V & ap_sync_channel_write_bias_added_12_2_V & ap_sync_channel_write_bias_added_12_25_V & ap_sync_channel_write_bias_added_12_24_V & ap_sync_channel_write_bias_added_12_23_V & ap_sync_channel_write_bias_added_12_22_V & ap_sync_channel_write_bias_added_12_21_V & ap_sync_channel_write_bias_added_12_20_V & ap_sync_channel_write_bias_added_12_1_V & ap_sync_channel_write_bias_added_12_19_V & ap_sync_channel_write_bias_added_12_18_V & ap_sync_channel_write_bias_added_12_17_V & ap_sync_channel_write_bias_added_12_16_V & ap_sync_channel_write_bias_added_12_15_V & ap_sync_channel_write_bias_added_12_14_V & ap_sync_channel_write_bias_added_12_13_V & ap_sync_channel_write_bias_added_12_12_V & ap_sync_channel_write_bias_added_12_11_V & ap_sync_channel_write_bias_added_12_10_V & ap_sync_channel_write_bias_added_12_0_V & ap_sync_channel_write_bias_added_11_9_V & ap_sync_channel_write_bias_added_11_8_V & ap_sync_channel_write_bias_added_11_7_V & ap_sync_channel_write_bias_added_11_6_V & ap_sync_channel_write_bias_added_11_5_V & ap_sync_channel_write_bias_added_11_4_V & ap_sync_channel_write_bias_added_11_3_V & ap_sync_channel_write_bias_added_11_2_V & ap_sync_channel_write_bias_added_11_25_V & ap_sync_channel_write_bias_added_11_24_V & ap_sync_channel_write_bias_added_11_23_V & ap_sync_channel_write_bias_added_11_22_V & ap_sync_channel_write_bias_added_11_21_V & ap_sync_channel_write_bias_added_11_20_V & ap_sync_channel_write_bias_added_11_1_V & ap_sync_channel_write_bias_added_11_19_V & ap_sync_channel_write_bias_added_11_18_V & ap_sync_channel_write_bias_added_11_17_V & ap_sync_channel_write_bias_added_11_16_V & ap_sync_channel_write_bias_added_11_15_V & ap_sync_channel_write_bias_added_11_14_V & ap_sync_channel_write_bias_added_11_13_V & ap_sync_channel_write_bias_added_11_12_V & ap_sync_channel_write_bias_added_11_11_V & ap_sync_channel_write_bias_added_11_10_V & ap_sync_channel_write_bias_added_11_0_V & ap_sync_channel_write_bias_added_10_9_V & ap_sync_channel_write_bias_added_10_8_V & ap_sync_channel_write_bias_added_10_7_V & ap_sync_channel_write_bias_added_10_6_V & ap_sync_channel_write_bias_added_10_5_V & ap_sync_channel_write_bias_added_10_4_V & ap_sync_channel_write_bias_added_10_3_V & ap_sync_channel_write_bias_added_10_2_V & ap_sync_channel_write_bias_added_10_25_V & ap_sync_channel_write_bias_added_10_24_V & ap_sync_channel_write_bias_added_10_23_V & ap_sync_channel_write_bias_added_10_22_V & ap_sync_channel_write_bias_added_10_21_V & ap_sync_channel_write_bias_added_10_20_V & ap_sync_channel_write_bias_added_10_1_V & ap_sync_channel_write_bias_added_10_19_V & ap_sync_channel_write_bias_added_10_18_V & ap_sync_channel_write_bias_added_10_17_V & ap_sync_channel_write_bias_added_10_16_V & ap_sync_channel_write_bias_added_10_15_V & ap_sync_channel_write_bias_added_10_14_V & ap_sync_channel_write_bias_added_10_13_V & ap_sync_channel_write_bias_added_10_12_V & ap_sync_channel_write_bias_added_10_11_V & ap_sync_channel_write_bias_added_10_10_V & ap_sync_channel_write_bias_added_10_0_V & ap_sync_channel_write_bias_added_0_9_V & ap_sync_channel_write_bias_added_0_8_V & ap_sync_channel_write_bias_added_0_7_V & ap_sync_channel_write_bias_added_0_6_V & ap_sync_channel_write_bias_added_0_5_V & ap_sync_channel_write_bias_added_0_4_V & ap_sync_channel_write_bias_added_0_3_V & ap_sync_channel_write_bias_added_0_2_V & ap_sync_channel_write_bias_added_0_25_V & ap_sync_channel_write_bias_added_0_24_V & ap_sync_channel_write_bias_added_0_23_V & ap_sync_channel_write_bias_added_0_22_V & ap_sync_channel_write_bias_added_0_21_V & ap_sync_channel_write_bias_added_0_20_V & ap_sync_channel_write_bias_added_0_1_V & ap_sync_channel_write_bias_added_0_19_V & ap_sync_channel_write_bias_added_0_18_V & ap_sync_channel_write_bias_added_0_17_V & ap_sync_channel_write_bias_added_0_16_V & ap_sync_channel_write_bias_added_0_15_V & ap_sync_channel_write_bias_added_0_14_V & ap_sync_channel_write_bias_added_0_13_V & ap_sync_channel_write_bias_added_0_12_V & ap_sync_channel_write_bias_added_0_11_V & ap_sync_channel_write_bias_added_0_10_V);

assign add_bias_pre_L1_U0_ap_start = ((ap_sync_reg_add_bias_pre_L1_U0_ap_ready ^ 1'b1) & ap_start);

assign add_bias_pre_L1_U0_start_full_n = 1'b1;

assign add_bias_pre_L1_U0_start_write = 1'b0;

assign add_bias_pre_L2_U0_ap_continue = L2_bias_added_V_i_full_n;

assign add_bias_pre_L2_U0_ap_start = L1_activ_V_t_empty_n;

assign add_bias_pre_L2_U0_result_V_full_n = L2_bias_added_V_i_full_n;

assign add_bias_pre_L2_U0_start_full_n = 1'b1;

assign add_bias_pre_L2_U0_start_write = 1'b0;

assign ap_channel_done_L1_activ_V = sigmoid_activation_L_1_U0_ap_done;

assign ap_channel_done_L1_no_activ_V = mvprod_layer_1_U0_ap_done;

assign ap_channel_done_L2_bias_added_V = add_bias_pre_L2_U0_ap_done;

assign ap_channel_done_L2_out_V = mvprod_layer_2_U0_ap_done;

assign ap_channel_done_L2_out_activ_V = sigmoid_activation_L_U0_ap_done;

assign ap_channel_done_bias_added_0_10_V = ((ap_sync_reg_channel_write_bias_added_0_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_11_V = ((ap_sync_reg_channel_write_bias_added_0_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_12_V = ((ap_sync_reg_channel_write_bias_added_0_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_13_V = ((ap_sync_reg_channel_write_bias_added_0_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_14_V = ((ap_sync_reg_channel_write_bias_added_0_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_15_V = ((ap_sync_reg_channel_write_bias_added_0_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_16_V = ((ap_sync_reg_channel_write_bias_added_0_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_17_V = ((ap_sync_reg_channel_write_bias_added_0_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_18_V = ((ap_sync_reg_channel_write_bias_added_0_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_19_V = ((ap_sync_reg_channel_write_bias_added_0_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_1_V = ((ap_sync_reg_channel_write_bias_added_0_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_20_V = ((ap_sync_reg_channel_write_bias_added_0_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_21_V = ((ap_sync_reg_channel_write_bias_added_0_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_22_V = ((ap_sync_reg_channel_write_bias_added_0_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_23_V = ((ap_sync_reg_channel_write_bias_added_0_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_24_V = ((ap_sync_reg_channel_write_bias_added_0_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_25_V = ((ap_sync_reg_channel_write_bias_added_0_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_2_V = ((ap_sync_reg_channel_write_bias_added_0_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_3_V = ((ap_sync_reg_channel_write_bias_added_0_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_4_V = ((ap_sync_reg_channel_write_bias_added_0_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_5_V = ((ap_sync_reg_channel_write_bias_added_0_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_6_V = ((ap_sync_reg_channel_write_bias_added_0_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_7_V = ((ap_sync_reg_channel_write_bias_added_0_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_8_V = ((ap_sync_reg_channel_write_bias_added_0_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_0_9_V = ((ap_sync_reg_channel_write_bias_added_0_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_0_V = ((ap_sync_reg_channel_write_bias_added_10_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_10_V = ((ap_sync_reg_channel_write_bias_added_10_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_11_V = ((ap_sync_reg_channel_write_bias_added_10_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_12_V = ((ap_sync_reg_channel_write_bias_added_10_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_13_V = ((ap_sync_reg_channel_write_bias_added_10_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_14_V = ((ap_sync_reg_channel_write_bias_added_10_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_15_V = ((ap_sync_reg_channel_write_bias_added_10_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_16_V = ((ap_sync_reg_channel_write_bias_added_10_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_17_V = ((ap_sync_reg_channel_write_bias_added_10_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_18_V = ((ap_sync_reg_channel_write_bias_added_10_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_19_V = ((ap_sync_reg_channel_write_bias_added_10_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_1_V = ((ap_sync_reg_channel_write_bias_added_10_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_20_V = ((ap_sync_reg_channel_write_bias_added_10_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_21_V = ((ap_sync_reg_channel_write_bias_added_10_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_22_V = ((ap_sync_reg_channel_write_bias_added_10_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_23_V = ((ap_sync_reg_channel_write_bias_added_10_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_24_V = ((ap_sync_reg_channel_write_bias_added_10_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_25_V = ((ap_sync_reg_channel_write_bias_added_10_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_2_V = ((ap_sync_reg_channel_write_bias_added_10_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_3_V = ((ap_sync_reg_channel_write_bias_added_10_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_4_V = ((ap_sync_reg_channel_write_bias_added_10_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_5_V = ((ap_sync_reg_channel_write_bias_added_10_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_6_V = ((ap_sync_reg_channel_write_bias_added_10_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_7_V = ((ap_sync_reg_channel_write_bias_added_10_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_8_V = ((ap_sync_reg_channel_write_bias_added_10_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_10_9_V = ((ap_sync_reg_channel_write_bias_added_10_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_0_V = ((ap_sync_reg_channel_write_bias_added_11_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_10_V = ((ap_sync_reg_channel_write_bias_added_11_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_11_V = ((ap_sync_reg_channel_write_bias_added_11_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_12_V = ((ap_sync_reg_channel_write_bias_added_11_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_13_V = ((ap_sync_reg_channel_write_bias_added_11_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_14_V = ((ap_sync_reg_channel_write_bias_added_11_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_15_V = ((ap_sync_reg_channel_write_bias_added_11_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_16_V = ((ap_sync_reg_channel_write_bias_added_11_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_17_V = ((ap_sync_reg_channel_write_bias_added_11_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_18_V = ((ap_sync_reg_channel_write_bias_added_11_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_19_V = ((ap_sync_reg_channel_write_bias_added_11_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_1_V = ((ap_sync_reg_channel_write_bias_added_11_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_20_V = ((ap_sync_reg_channel_write_bias_added_11_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_21_V = ((ap_sync_reg_channel_write_bias_added_11_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_22_V = ((ap_sync_reg_channel_write_bias_added_11_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_23_V = ((ap_sync_reg_channel_write_bias_added_11_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_24_V = ((ap_sync_reg_channel_write_bias_added_11_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_25_V = ((ap_sync_reg_channel_write_bias_added_11_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_2_V = ((ap_sync_reg_channel_write_bias_added_11_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_3_V = ((ap_sync_reg_channel_write_bias_added_11_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_4_V = ((ap_sync_reg_channel_write_bias_added_11_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_5_V = ((ap_sync_reg_channel_write_bias_added_11_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_6_V = ((ap_sync_reg_channel_write_bias_added_11_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_7_V = ((ap_sync_reg_channel_write_bias_added_11_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_8_V = ((ap_sync_reg_channel_write_bias_added_11_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_11_9_V = ((ap_sync_reg_channel_write_bias_added_11_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_0_V = ((ap_sync_reg_channel_write_bias_added_12_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_10_V = ((ap_sync_reg_channel_write_bias_added_12_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_11_V = ((ap_sync_reg_channel_write_bias_added_12_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_12_V = ((ap_sync_reg_channel_write_bias_added_12_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_13_V = ((ap_sync_reg_channel_write_bias_added_12_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_14_V = ((ap_sync_reg_channel_write_bias_added_12_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_15_V = ((ap_sync_reg_channel_write_bias_added_12_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_16_V = ((ap_sync_reg_channel_write_bias_added_12_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_17_V = ((ap_sync_reg_channel_write_bias_added_12_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_18_V = ((ap_sync_reg_channel_write_bias_added_12_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_19_V = ((ap_sync_reg_channel_write_bias_added_12_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_1_V = ((ap_sync_reg_channel_write_bias_added_12_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_20_V = ((ap_sync_reg_channel_write_bias_added_12_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_21_V = ((ap_sync_reg_channel_write_bias_added_12_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_22_V = ((ap_sync_reg_channel_write_bias_added_12_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_23_V = ((ap_sync_reg_channel_write_bias_added_12_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_24_V = ((ap_sync_reg_channel_write_bias_added_12_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_25_V = ((ap_sync_reg_channel_write_bias_added_12_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_2_V = ((ap_sync_reg_channel_write_bias_added_12_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_3_V = ((ap_sync_reg_channel_write_bias_added_12_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_4_V = ((ap_sync_reg_channel_write_bias_added_12_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_5_V = ((ap_sync_reg_channel_write_bias_added_12_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_6_V = ((ap_sync_reg_channel_write_bias_added_12_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_7_V = ((ap_sync_reg_channel_write_bias_added_12_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_8_V = ((ap_sync_reg_channel_write_bias_added_12_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_12_9_V = ((ap_sync_reg_channel_write_bias_added_12_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_0_V = ((ap_sync_reg_channel_write_bias_added_13_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_10_V = ((ap_sync_reg_channel_write_bias_added_13_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_11_V = ((ap_sync_reg_channel_write_bias_added_13_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_12_V = ((ap_sync_reg_channel_write_bias_added_13_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_13_V = ((ap_sync_reg_channel_write_bias_added_13_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_14_V = ((ap_sync_reg_channel_write_bias_added_13_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_15_V = ((ap_sync_reg_channel_write_bias_added_13_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_16_V = ((ap_sync_reg_channel_write_bias_added_13_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_17_V = ((ap_sync_reg_channel_write_bias_added_13_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_18_V = ((ap_sync_reg_channel_write_bias_added_13_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_19_V = ((ap_sync_reg_channel_write_bias_added_13_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_1_V = ((ap_sync_reg_channel_write_bias_added_13_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_20_V = ((ap_sync_reg_channel_write_bias_added_13_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_21_V = ((ap_sync_reg_channel_write_bias_added_13_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_22_V = ((ap_sync_reg_channel_write_bias_added_13_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_23_V = ((ap_sync_reg_channel_write_bias_added_13_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_24_V = ((ap_sync_reg_channel_write_bias_added_13_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_25_V = ((ap_sync_reg_channel_write_bias_added_13_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_2_V = ((ap_sync_reg_channel_write_bias_added_13_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_3_V = ((ap_sync_reg_channel_write_bias_added_13_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_4_V = ((ap_sync_reg_channel_write_bias_added_13_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_5_V = ((ap_sync_reg_channel_write_bias_added_13_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_6_V = ((ap_sync_reg_channel_write_bias_added_13_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_7_V = ((ap_sync_reg_channel_write_bias_added_13_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_8_V = ((ap_sync_reg_channel_write_bias_added_13_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_13_9_V = ((ap_sync_reg_channel_write_bias_added_13_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_0_V = ((ap_sync_reg_channel_write_bias_added_14_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_10_V = ((ap_sync_reg_channel_write_bias_added_14_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_11_V = ((ap_sync_reg_channel_write_bias_added_14_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_12_V = ((ap_sync_reg_channel_write_bias_added_14_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_13_V = ((ap_sync_reg_channel_write_bias_added_14_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_14_V = ((ap_sync_reg_channel_write_bias_added_14_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_15_V = ((ap_sync_reg_channel_write_bias_added_14_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_16_V = ((ap_sync_reg_channel_write_bias_added_14_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_17_V = ((ap_sync_reg_channel_write_bias_added_14_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_18_V = ((ap_sync_reg_channel_write_bias_added_14_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_19_V = ((ap_sync_reg_channel_write_bias_added_14_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_1_V = ((ap_sync_reg_channel_write_bias_added_14_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_20_V = ((ap_sync_reg_channel_write_bias_added_14_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_21_V = ((ap_sync_reg_channel_write_bias_added_14_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_22_V = ((ap_sync_reg_channel_write_bias_added_14_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_23_V = ((ap_sync_reg_channel_write_bias_added_14_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_24_V = ((ap_sync_reg_channel_write_bias_added_14_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_25_V = ((ap_sync_reg_channel_write_bias_added_14_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_2_V = ((ap_sync_reg_channel_write_bias_added_14_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_3_V = ((ap_sync_reg_channel_write_bias_added_14_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_4_V = ((ap_sync_reg_channel_write_bias_added_14_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_5_V = ((ap_sync_reg_channel_write_bias_added_14_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_6_V = ((ap_sync_reg_channel_write_bias_added_14_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_7_V = ((ap_sync_reg_channel_write_bias_added_14_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_8_V = ((ap_sync_reg_channel_write_bias_added_14_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_14_9_V = ((ap_sync_reg_channel_write_bias_added_14_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_0_V = ((ap_sync_reg_channel_write_bias_added_15_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_10_V = ((ap_sync_reg_channel_write_bias_added_15_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_1_V = ((ap_sync_reg_channel_write_bias_added_15_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_2_V = ((ap_sync_reg_channel_write_bias_added_15_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_3_V = ((ap_sync_reg_channel_write_bias_added_15_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_4_V = ((ap_sync_reg_channel_write_bias_added_15_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_5_V = ((ap_sync_reg_channel_write_bias_added_15_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_6_V = ((ap_sync_reg_channel_write_bias_added_15_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_7_V = ((ap_sync_reg_channel_write_bias_added_15_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_8_V = ((ap_sync_reg_channel_write_bias_added_15_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_15_9_V = ((ap_sync_reg_channel_write_bias_added_15_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_0_V = ((ap_sync_reg_channel_write_bias_added_1_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_10_V = ((ap_sync_reg_channel_write_bias_added_1_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_11_V = ((ap_sync_reg_channel_write_bias_added_1_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_12_V = ((ap_sync_reg_channel_write_bias_added_1_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_13_V = ((ap_sync_reg_channel_write_bias_added_1_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_14_V = ((ap_sync_reg_channel_write_bias_added_1_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_15_V = ((ap_sync_reg_channel_write_bias_added_1_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_16_V = ((ap_sync_reg_channel_write_bias_added_1_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_17_V = ((ap_sync_reg_channel_write_bias_added_1_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_18_V = ((ap_sync_reg_channel_write_bias_added_1_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_19_V = ((ap_sync_reg_channel_write_bias_added_1_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_1_V = ((ap_sync_reg_channel_write_bias_added_1_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_20_V = ((ap_sync_reg_channel_write_bias_added_1_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_21_V = ((ap_sync_reg_channel_write_bias_added_1_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_22_V = ((ap_sync_reg_channel_write_bias_added_1_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_23_V = ((ap_sync_reg_channel_write_bias_added_1_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_24_V = ((ap_sync_reg_channel_write_bias_added_1_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_25_V = ((ap_sync_reg_channel_write_bias_added_1_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_2_V = ((ap_sync_reg_channel_write_bias_added_1_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_3_V = ((ap_sync_reg_channel_write_bias_added_1_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_4_V = ((ap_sync_reg_channel_write_bias_added_1_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_5_V = ((ap_sync_reg_channel_write_bias_added_1_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_6_V = ((ap_sync_reg_channel_write_bias_added_1_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_7_V = ((ap_sync_reg_channel_write_bias_added_1_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_8_V = ((ap_sync_reg_channel_write_bias_added_1_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_1_9_V = ((ap_sync_reg_channel_write_bias_added_1_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_0_V = ((ap_sync_reg_channel_write_bias_added_2_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_10_V = ((ap_sync_reg_channel_write_bias_added_2_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_11_V = ((ap_sync_reg_channel_write_bias_added_2_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_12_V = ((ap_sync_reg_channel_write_bias_added_2_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_13_V = ((ap_sync_reg_channel_write_bias_added_2_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_14_V = ((ap_sync_reg_channel_write_bias_added_2_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_15_V = ((ap_sync_reg_channel_write_bias_added_2_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_16_V = ((ap_sync_reg_channel_write_bias_added_2_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_17_V = ((ap_sync_reg_channel_write_bias_added_2_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_18_V = ((ap_sync_reg_channel_write_bias_added_2_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_19_V = ((ap_sync_reg_channel_write_bias_added_2_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_1_V = ((ap_sync_reg_channel_write_bias_added_2_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_20_V = ((ap_sync_reg_channel_write_bias_added_2_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_21_V = ((ap_sync_reg_channel_write_bias_added_2_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_22_V = ((ap_sync_reg_channel_write_bias_added_2_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_23_V = ((ap_sync_reg_channel_write_bias_added_2_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_24_V = ((ap_sync_reg_channel_write_bias_added_2_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_25_V = ((ap_sync_reg_channel_write_bias_added_2_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_2_V = ((ap_sync_reg_channel_write_bias_added_2_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_3_V = ((ap_sync_reg_channel_write_bias_added_2_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_4_V = ((ap_sync_reg_channel_write_bias_added_2_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_5_V = ((ap_sync_reg_channel_write_bias_added_2_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_6_V = ((ap_sync_reg_channel_write_bias_added_2_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_7_V = ((ap_sync_reg_channel_write_bias_added_2_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_8_V = ((ap_sync_reg_channel_write_bias_added_2_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_2_9_V = ((ap_sync_reg_channel_write_bias_added_2_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_0_V = ((ap_sync_reg_channel_write_bias_added_3_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_10_V = ((ap_sync_reg_channel_write_bias_added_3_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_11_V = ((ap_sync_reg_channel_write_bias_added_3_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_12_V = ((ap_sync_reg_channel_write_bias_added_3_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_13_V = ((ap_sync_reg_channel_write_bias_added_3_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_14_V = ((ap_sync_reg_channel_write_bias_added_3_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_15_V = ((ap_sync_reg_channel_write_bias_added_3_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_16_V = ((ap_sync_reg_channel_write_bias_added_3_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_17_V = ((ap_sync_reg_channel_write_bias_added_3_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_18_V = ((ap_sync_reg_channel_write_bias_added_3_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_19_V = ((ap_sync_reg_channel_write_bias_added_3_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_1_V = ((ap_sync_reg_channel_write_bias_added_3_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_20_V = ((ap_sync_reg_channel_write_bias_added_3_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_21_V = ((ap_sync_reg_channel_write_bias_added_3_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_22_V = ((ap_sync_reg_channel_write_bias_added_3_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_23_V = ((ap_sync_reg_channel_write_bias_added_3_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_24_V = ((ap_sync_reg_channel_write_bias_added_3_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_25_V = ((ap_sync_reg_channel_write_bias_added_3_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_2_V = ((ap_sync_reg_channel_write_bias_added_3_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_3_V = ((ap_sync_reg_channel_write_bias_added_3_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_4_V = ((ap_sync_reg_channel_write_bias_added_3_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_5_V = ((ap_sync_reg_channel_write_bias_added_3_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_6_V = ((ap_sync_reg_channel_write_bias_added_3_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_7_V = ((ap_sync_reg_channel_write_bias_added_3_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_8_V = ((ap_sync_reg_channel_write_bias_added_3_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_3_9_V = ((ap_sync_reg_channel_write_bias_added_3_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_0_V = ((ap_sync_reg_channel_write_bias_added_4_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_10_V = ((ap_sync_reg_channel_write_bias_added_4_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_11_V = ((ap_sync_reg_channel_write_bias_added_4_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_12_V = ((ap_sync_reg_channel_write_bias_added_4_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_13_V = ((ap_sync_reg_channel_write_bias_added_4_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_14_V = ((ap_sync_reg_channel_write_bias_added_4_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_15_V = ((ap_sync_reg_channel_write_bias_added_4_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_16_V = ((ap_sync_reg_channel_write_bias_added_4_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_17_V = ((ap_sync_reg_channel_write_bias_added_4_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_18_V = ((ap_sync_reg_channel_write_bias_added_4_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_19_V = ((ap_sync_reg_channel_write_bias_added_4_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_1_V = ((ap_sync_reg_channel_write_bias_added_4_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_20_V = ((ap_sync_reg_channel_write_bias_added_4_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_21_V = ((ap_sync_reg_channel_write_bias_added_4_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_22_V = ((ap_sync_reg_channel_write_bias_added_4_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_23_V = ((ap_sync_reg_channel_write_bias_added_4_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_24_V = ((ap_sync_reg_channel_write_bias_added_4_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_25_V = ((ap_sync_reg_channel_write_bias_added_4_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_2_V = ((ap_sync_reg_channel_write_bias_added_4_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_3_V = ((ap_sync_reg_channel_write_bias_added_4_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_4_V = ((ap_sync_reg_channel_write_bias_added_4_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_5_V = ((ap_sync_reg_channel_write_bias_added_4_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_6_V = ((ap_sync_reg_channel_write_bias_added_4_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_7_V = ((ap_sync_reg_channel_write_bias_added_4_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_8_V = ((ap_sync_reg_channel_write_bias_added_4_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_4_9_V = ((ap_sync_reg_channel_write_bias_added_4_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_0_V = ((ap_sync_reg_channel_write_bias_added_5_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_10_V = ((ap_sync_reg_channel_write_bias_added_5_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_11_V = ((ap_sync_reg_channel_write_bias_added_5_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_12_V = ((ap_sync_reg_channel_write_bias_added_5_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_13_V = ((ap_sync_reg_channel_write_bias_added_5_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_14_V = ((ap_sync_reg_channel_write_bias_added_5_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_15_V = ((ap_sync_reg_channel_write_bias_added_5_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_16_V = ((ap_sync_reg_channel_write_bias_added_5_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_17_V = ((ap_sync_reg_channel_write_bias_added_5_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_18_V = ((ap_sync_reg_channel_write_bias_added_5_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_19_V = ((ap_sync_reg_channel_write_bias_added_5_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_1_V = ((ap_sync_reg_channel_write_bias_added_5_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_20_V = ((ap_sync_reg_channel_write_bias_added_5_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_21_V = ((ap_sync_reg_channel_write_bias_added_5_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_22_V = ((ap_sync_reg_channel_write_bias_added_5_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_23_V = ((ap_sync_reg_channel_write_bias_added_5_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_24_V = ((ap_sync_reg_channel_write_bias_added_5_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_25_V = ((ap_sync_reg_channel_write_bias_added_5_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_2_V = ((ap_sync_reg_channel_write_bias_added_5_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_3_V = ((ap_sync_reg_channel_write_bias_added_5_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_4_V = ((ap_sync_reg_channel_write_bias_added_5_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_5_V = ((ap_sync_reg_channel_write_bias_added_5_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_6_V = ((ap_sync_reg_channel_write_bias_added_5_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_7_V = ((ap_sync_reg_channel_write_bias_added_5_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_8_V = ((ap_sync_reg_channel_write_bias_added_5_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_5_9_V = ((ap_sync_reg_channel_write_bias_added_5_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_0_V = ((ap_sync_reg_channel_write_bias_added_6_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_10_V = ((ap_sync_reg_channel_write_bias_added_6_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_11_V = ((ap_sync_reg_channel_write_bias_added_6_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_12_V = ((ap_sync_reg_channel_write_bias_added_6_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_13_V = ((ap_sync_reg_channel_write_bias_added_6_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_14_V = ((ap_sync_reg_channel_write_bias_added_6_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_15_V = ((ap_sync_reg_channel_write_bias_added_6_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_16_V = ((ap_sync_reg_channel_write_bias_added_6_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_17_V = ((ap_sync_reg_channel_write_bias_added_6_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_18_V = ((ap_sync_reg_channel_write_bias_added_6_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_19_V = ((ap_sync_reg_channel_write_bias_added_6_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_1_V = ((ap_sync_reg_channel_write_bias_added_6_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_20_V = ((ap_sync_reg_channel_write_bias_added_6_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_21_V = ((ap_sync_reg_channel_write_bias_added_6_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_22_V = ((ap_sync_reg_channel_write_bias_added_6_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_23_V = ((ap_sync_reg_channel_write_bias_added_6_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_24_V = ((ap_sync_reg_channel_write_bias_added_6_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_25_V = ((ap_sync_reg_channel_write_bias_added_6_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_2_V = ((ap_sync_reg_channel_write_bias_added_6_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_3_V = ((ap_sync_reg_channel_write_bias_added_6_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_4_V = ((ap_sync_reg_channel_write_bias_added_6_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_5_V = ((ap_sync_reg_channel_write_bias_added_6_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_6_V = ((ap_sync_reg_channel_write_bias_added_6_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_7_V = ((ap_sync_reg_channel_write_bias_added_6_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_8_V = ((ap_sync_reg_channel_write_bias_added_6_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_6_9_V = ((ap_sync_reg_channel_write_bias_added_6_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_0_V = ((ap_sync_reg_channel_write_bias_added_7_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_10_V = ((ap_sync_reg_channel_write_bias_added_7_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_11_V = ((ap_sync_reg_channel_write_bias_added_7_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_12_V = ((ap_sync_reg_channel_write_bias_added_7_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_13_V = ((ap_sync_reg_channel_write_bias_added_7_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_14_V = ((ap_sync_reg_channel_write_bias_added_7_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_15_V = ((ap_sync_reg_channel_write_bias_added_7_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_16_V = ((ap_sync_reg_channel_write_bias_added_7_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_17_V = ((ap_sync_reg_channel_write_bias_added_7_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_18_V = ((ap_sync_reg_channel_write_bias_added_7_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_19_V = ((ap_sync_reg_channel_write_bias_added_7_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_1_V = ((ap_sync_reg_channel_write_bias_added_7_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_20_V = ((ap_sync_reg_channel_write_bias_added_7_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_21_V = ((ap_sync_reg_channel_write_bias_added_7_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_22_V = ((ap_sync_reg_channel_write_bias_added_7_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_23_V = ((ap_sync_reg_channel_write_bias_added_7_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_24_V = ((ap_sync_reg_channel_write_bias_added_7_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_25_V = ((ap_sync_reg_channel_write_bias_added_7_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_2_V = ((ap_sync_reg_channel_write_bias_added_7_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_3_V = ((ap_sync_reg_channel_write_bias_added_7_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_4_V = ((ap_sync_reg_channel_write_bias_added_7_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_5_V = ((ap_sync_reg_channel_write_bias_added_7_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_6_V = ((ap_sync_reg_channel_write_bias_added_7_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_7_V = ((ap_sync_reg_channel_write_bias_added_7_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_8_V = ((ap_sync_reg_channel_write_bias_added_7_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_7_9_V = ((ap_sync_reg_channel_write_bias_added_7_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_0_V = ((ap_sync_reg_channel_write_bias_added_8_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_10_V = ((ap_sync_reg_channel_write_bias_added_8_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_11_V = ((ap_sync_reg_channel_write_bias_added_8_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_12_V = ((ap_sync_reg_channel_write_bias_added_8_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_13_V = ((ap_sync_reg_channel_write_bias_added_8_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_14_V = ((ap_sync_reg_channel_write_bias_added_8_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_15_V = ((ap_sync_reg_channel_write_bias_added_8_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_16_V = ((ap_sync_reg_channel_write_bias_added_8_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_17_V = ((ap_sync_reg_channel_write_bias_added_8_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_18_V = ((ap_sync_reg_channel_write_bias_added_8_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_19_V = ((ap_sync_reg_channel_write_bias_added_8_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_1_V = ((ap_sync_reg_channel_write_bias_added_8_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_20_V = ((ap_sync_reg_channel_write_bias_added_8_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_21_V = ((ap_sync_reg_channel_write_bias_added_8_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_22_V = ((ap_sync_reg_channel_write_bias_added_8_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_23_V = ((ap_sync_reg_channel_write_bias_added_8_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_24_V = ((ap_sync_reg_channel_write_bias_added_8_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_25_V = ((ap_sync_reg_channel_write_bias_added_8_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_2_V = ((ap_sync_reg_channel_write_bias_added_8_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_3_V = ((ap_sync_reg_channel_write_bias_added_8_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_4_V = ((ap_sync_reg_channel_write_bias_added_8_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_5_V = ((ap_sync_reg_channel_write_bias_added_8_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_6_V = ((ap_sync_reg_channel_write_bias_added_8_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_7_V = ((ap_sync_reg_channel_write_bias_added_8_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_8_V = ((ap_sync_reg_channel_write_bias_added_8_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_8_9_V = ((ap_sync_reg_channel_write_bias_added_8_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_0_V = ((ap_sync_reg_channel_write_bias_added_9_0_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_10_V = ((ap_sync_reg_channel_write_bias_added_9_10_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_11_V = ((ap_sync_reg_channel_write_bias_added_9_11_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_12_V = ((ap_sync_reg_channel_write_bias_added_9_12_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_13_V = ((ap_sync_reg_channel_write_bias_added_9_13_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_14_V = ((ap_sync_reg_channel_write_bias_added_9_14_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_15_V = ((ap_sync_reg_channel_write_bias_added_9_15_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_16_V = ((ap_sync_reg_channel_write_bias_added_9_16_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_17_V = ((ap_sync_reg_channel_write_bias_added_9_17_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_18_V = ((ap_sync_reg_channel_write_bias_added_9_18_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_19_V = ((ap_sync_reg_channel_write_bias_added_9_19_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_1_V = ((ap_sync_reg_channel_write_bias_added_9_1_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_20_V = ((ap_sync_reg_channel_write_bias_added_9_20_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_21_V = ((ap_sync_reg_channel_write_bias_added_9_21_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_22_V = ((ap_sync_reg_channel_write_bias_added_9_22_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_23_V = ((ap_sync_reg_channel_write_bias_added_9_23_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_24_V = ((ap_sync_reg_channel_write_bias_added_9_24_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_25_V = ((ap_sync_reg_channel_write_bias_added_9_25_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_2_V = ((ap_sync_reg_channel_write_bias_added_9_2_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_3_V = ((ap_sync_reg_channel_write_bias_added_9_3_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_4_V = ((ap_sync_reg_channel_write_bias_added_9_4_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_5_V = ((ap_sync_reg_channel_write_bias_added_9_5_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_6_V = ((ap_sync_reg_channel_write_bias_added_9_6_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_7_V = ((ap_sync_reg_channel_write_bias_added_9_7_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_8_V = ((ap_sync_reg_channel_write_bias_added_9_8_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_bias_added_9_9_V = ((ap_sync_reg_channel_write_bias_added_9_9_V ^ 1'b1) & add_bias_pre_L1_U0_ap_done);

assign ap_channel_done_digit = classify_U0_ap_done;

assign ap_channel_done_digit_load_loc_chann = Block_arrayctor_loop_U0_ap_done;

assign ap_done = p_src_mlp_cpp_lin_U0_ap_done;

assign ap_idle = (sigmoid_activation_L_U0_ap_idle & sigmoid_activation_L_1_U0_ap_idle & p_src_mlp_cpp_lin_U0_ap_idle & mvprod_layer_2_U0_ap_idle & mvprod_layer_1_U0_ap_idle & (digit_load_loc_chann_empty_n ^ 1'b1) & (digit_empty_n ^ 1'b1) & (bias_added_15_10_V_empty_n ^ 1'b1) & (bias_added_15_9_V_empty_n ^ 1'b1) & (bias_added_15_8_V_empty_n ^ 1'b1) & (bias_added_15_7_V_empty_n ^ 1'b1) & (bias_added_15_6_V_empty_n ^ 1'b1) & (bias_added_15_5_V_empty_n ^ 1'b1) & (bias_added_15_4_V_empty_n ^ 1'b1) & (bias_added_15_3_V_empty_n ^ 1'b1) & (bias_added_15_2_V_empty_n ^ 1'b1) & (bias_added_15_1_V_empty_n ^ 1'b1) & (bias_added_15_0_V_empty_n ^ 1'b1) & (bias_added_14_25_V_empty_n ^ 1'b1) & (bias_added_14_24_V_empty_n ^ 1'b1) & (bias_added_14_23_V_empty_n ^ 1'b1) & (bias_added_14_22_V_empty_n ^ 1'b1) & (bias_added_14_21_V_empty_n ^ 1'b1) & (bias_added_14_20_V_empty_n ^ 1'b1) & (bias_added_14_19_V_empty_n ^ 1'b1) & (bias_added_14_18_V_empty_n ^ 1'b1) & (bias_added_14_17_V_empty_n ^ 1'b1) & (bias_added_14_16_V_empty_n ^ 1'b1) & (bias_added_14_15_V_empty_n ^ 1'b1) & (bias_added_14_14_V_empty_n ^ 1'b1) & (bias_added_14_13_V_empty_n ^ 1'b1) & (bias_added_14_12_V_empty_n ^ 1'b1) & (bias_added_14_11_V_empty_n ^ 1'b1) & (bias_added_14_10_V_empty_n ^ 1'b1) & (bias_added_14_9_V_empty_n ^ 1'b1) & (bias_added_14_8_V_empty_n ^ 1'b1) & (bias_added_14_7_V_empty_n ^ 1'b1) & (bias_added_14_6_V_empty_n ^ 1'b1) & (bias_added_14_5_V_empty_n ^ 1'b1) & (bias_added_14_4_V_empty_n ^ 1'b1) & (bias_added_14_3_V_empty_n ^ 1'b1) & (bias_added_14_2_V_empty_n ^ 1'b1) & (bias_added_14_1_V_empty_n ^ 1'b1) & (bias_added_14_0_V_empty_n ^ 1'b1) & (bias_added_13_25_V_empty_n ^ 1'b1) & (bias_added_13_24_V_empty_n ^ 1'b1) & (bias_added_13_23_V_empty_n ^ 1'b1) & (bias_added_13_22_V_empty_n ^ 1'b1) & (bias_added_13_21_V_empty_n ^ 1'b1) & (bias_added_13_20_V_empty_n ^ 1'b1) & (bias_added_13_19_V_empty_n ^ 1'b1) & (bias_added_13_18_V_empty_n ^ 1'b1) & (bias_added_13_17_V_empty_n ^ 1'b1) & (bias_added_13_16_V_empty_n ^ 1'b1) & (bias_added_13_15_V_empty_n ^ 1'b1) & (bias_added_13_14_V_empty_n ^ 1'b1) & (bias_added_13_13_V_empty_n ^ 1'b1) & (bias_added_13_12_V_empty_n ^ 1'b1) & (bias_added_13_11_V_empty_n ^ 1'b1) & (bias_added_13_10_V_empty_n ^ 1'b1) & (bias_added_13_9_V_empty_n ^ 1'b1) & (bias_added_13_8_V_empty_n ^ 1'b1) & (bias_added_13_7_V_empty_n ^ 1'b1) & (bias_added_13_6_V_empty_n ^ 1'b1) & (bias_added_13_5_V_empty_n ^ 1'b1) & (bias_added_13_4_V_empty_n ^ 1'b1) & (bias_added_13_3_V_empty_n ^ 1'b1) & (bias_added_13_2_V_empty_n ^ 1'b1) & (bias_added_13_1_V_empty_n ^ 1'b1) & (bias_added_13_0_V_empty_n ^ 1'b1) & (bias_added_12_25_V_empty_n ^ 1'b1) & (bias_added_12_24_V_empty_n ^ 1'b1) & (bias_added_12_23_V_empty_n ^ 1'b1) & (bias_added_12_22_V_empty_n ^ 1'b1) & (bias_added_12_21_V_empty_n ^ 1'b1) & (bias_added_12_20_V_empty_n ^ 1'b1) & (bias_added_12_19_V_empty_n ^ 1'b1) & (bias_added_12_18_V_empty_n ^ 1'b1) & (bias_added_12_17_V_empty_n ^ 1'b1) & (bias_added_12_16_V_empty_n ^ 1'b1) & (bias_added_12_15_V_empty_n ^ 1'b1) & (bias_added_12_14_V_empty_n ^ 1'b1) & (bias_added_12_13_V_empty_n ^ 1'b1) & (bias_added_12_12_V_empty_n ^ 1'b1) & (bias_added_12_11_V_empty_n ^ 1'b1) & (bias_added_12_10_V_empty_n ^ 1'b1) & (bias_added_12_9_V_empty_n ^ 1'b1) & (bias_added_12_8_V_empty_n ^ 1'b1) & (bias_added_12_7_V_empty_n ^ 1'b1) & (bias_added_12_6_V_empty_n ^ 1'b1) & (bias_added_12_5_V_empty_n ^ 1'b1) & (bias_added_12_4_V_empty_n ^ 1'b1) & (bias_added_12_3_V_empty_n ^ 1'b1) & (bias_added_12_2_V_empty_n ^ 1'b1) & (bias_added_12_1_V_empty_n ^ 1'b1) & (bias_added_12_0_V_empty_n ^ 1'b1) & (bias_added_11_25_V_empty_n ^ 1'b1) & (bias_added_11_24_V_empty_n ^ 1'b1) & (bias_added_11_23_V_empty_n ^ 1'b1) & (bias_added_11_22_V_empty_n ^ 1'b1) & (bias_added_11_21_V_empty_n ^ 1'b1) & (bias_added_11_20_V_empty_n ^ 1'b1) & (bias_added_11_19_V_empty_n ^ 1'b1) & (bias_added_11_18_V_empty_n ^ 1'b1) & (bias_added_11_17_V_empty_n ^ 1'b1) & (bias_added_11_16_V_empty_n ^ 1'b1) & (bias_added_11_15_V_empty_n ^ 1'b1) & (bias_added_11_14_V_empty_n ^ 1'b1) & (bias_added_11_13_V_empty_n ^ 1'b1) & (bias_added_11_12_V_empty_n ^ 1'b1) & (bias_added_11_11_V_empty_n ^ 1'b1) & (bias_added_11_10_V_empty_n ^ 1'b1) & (bias_added_11_9_V_empty_n ^ 1'b1) & (bias_added_11_8_V_empty_n ^ 1'b1) & (bias_added_11_7_V_empty_n ^ 1'b1) & (bias_added_11_6_V_empty_n ^ 1'b1) & (bias_added_11_5_V_empty_n ^ 1'b1) & (bias_added_11_4_V_empty_n ^ 1'b1) & (bias_added_11_3_V_empty_n ^ 1'b1) & (bias_added_11_2_V_empty_n ^ 1'b1) & (bias_added_11_1_V_empty_n ^ 1'b1) & (bias_added_11_0_V_empty_n ^ 1'b1) & (bias_added_10_25_V_empty_n ^ 1'b1) & (bias_added_10_24_V_empty_n ^ 1'b1) & (bias_added_10_23_V_empty_n ^ 1'b1) & (bias_added_10_22_V_empty_n ^ 1'b1) & (bias_added_10_21_V_empty_n ^ 1'b1) & (bias_added_10_20_V_empty_n ^ 1'b1) & (bias_added_10_19_V_empty_n ^ 1'b1) & (bias_added_10_18_V_empty_n ^ 1'b1) & (bias_added_10_17_V_empty_n ^ 1'b1) & (bias_added_10_16_V_empty_n ^ 1'b1) & (bias_added_10_15_V_empty_n ^ 1'b1) & (bias_added_10_14_V_empty_n ^ 1'b1) & (bias_added_10_13_V_empty_n ^ 1'b1) & (bias_added_10_12_V_empty_n ^ 1'b1) & (bias_added_10_11_V_empty_n ^ 1'b1) & (bias_added_10_10_V_empty_n ^ 1'b1) & (bias_added_10_9_V_empty_n ^ 1'b1) & (bias_added_10_8_V_empty_n ^ 1'b1) & (bias_added_10_7_V_empty_n ^ 1'b1) & (bias_added_10_6_V_empty_n ^ 1'b1) & (bias_added_10_5_V_empty_n ^ 1'b1) & (bias_added_10_4_V_empty_n ^ 1'b1) & (bias_added_10_3_V_empty_n ^ 1'b1) & (bias_added_10_2_V_empty_n ^ 1'b1) & (bias_added_10_1_V_empty_n ^ 1'b1) & (bias_added_10_0_V_empty_n ^ 1'b1) & (bias_added_9_25_V_empty_n ^ 1'b1) & (bias_added_9_24_V_empty_n ^ 1'b1) & (bias_added_9_23_V_empty_n ^ 1'b1) & (bias_added_9_22_V_empty_n ^ 1'b1) & (bias_added_9_21_V_empty_n ^ 1'b1) & (bias_added_9_20_V_empty_n ^ 1'b1) & (bias_added_9_19_V_empty_n ^ 1'b1) & (bias_added_9_18_V_empty_n ^ 1'b1) & (bias_added_9_17_V_empty_n ^ 1'b1) & (bias_added_9_16_V_empty_n ^ 1'b1) & (bias_added_9_15_V_empty_n ^ 1'b1) & (bias_added_9_14_V_empty_n ^ 1'b1) & (bias_added_9_13_V_empty_n ^ 1'b1) & (bias_added_9_12_V_empty_n ^ 1'b1) & (bias_added_9_11_V_empty_n ^ 1'b1) & (bias_added_9_10_V_empty_n ^ 1'b1) & (bias_added_9_9_V_empty_n ^ 1'b1) & (bias_added_9_8_V_empty_n ^ 1'b1) & (bias_added_9_7_V_empty_n ^ 1'b1) & (bias_added_9_6_V_empty_n ^ 1'b1) & (bias_added_9_5_V_empty_n ^ 1'b1) & (bias_added_9_4_V_empty_n ^ 1'b1) & (bias_added_9_3_V_empty_n ^ 1'b1) & (bias_added_9_2_V_empty_n ^ 1'b1) & (bias_added_9_1_V_empty_n ^ 1'b1) & (bias_added_9_0_V_empty_n ^ 1'b1) & (bias_added_8_25_V_empty_n ^ 1'b1) & (bias_added_8_24_V_empty_n ^ 1'b1) & (bias_added_8_23_V_empty_n ^ 1'b1) & (bias_added_8_22_V_empty_n ^ 1'b1) & (bias_added_8_21_V_empty_n ^ 1'b1) & (bias_added_8_20_V_empty_n ^ 1'b1) & (bias_added_8_19_V_empty_n ^ 1'b1) & (bias_added_8_18_V_empty_n ^ 1'b1) & (bias_added_8_17_V_empty_n ^ 1'b1) & (bias_added_8_16_V_empty_n ^ 1'b1) & (bias_added_8_15_V_empty_n ^ 1'b1) & (bias_added_8_14_V_empty_n ^ 1'b1) & (bias_added_8_13_V_empty_n ^ 1'b1) & (bias_added_8_12_V_empty_n ^ 1'b1) & (bias_added_8_11_V_empty_n ^ 1'b1) & (bias_added_8_10_V_empty_n ^ 1'b1) & (bias_added_8_9_V_empty_n ^ 1'b1) & (bias_added_8_8_V_empty_n ^ 1'b1) & (bias_added_8_7_V_empty_n ^ 1'b1) & (bias_added_8_6_V_empty_n ^ 1'b1) & (bias_added_8_5_V_empty_n ^ 1'b1) & (bias_added_8_4_V_empty_n ^ 1'b1) & (bias_added_8_3_V_empty_n ^ 1'b1) & (bias_added_8_2_V_empty_n ^ 1'b1) & (bias_added_8_1_V_empty_n ^ 1'b1) & (bias_added_8_0_V_empty_n ^ 1'b1) & (bias_added_7_25_V_empty_n ^ 1'b1) & (bias_added_7_24_V_empty_n ^ 1'b1) & (bias_added_7_23_V_empty_n ^ 1'b1) & (bias_added_7_22_V_empty_n ^ 1'b1) & (bias_added_7_21_V_empty_n ^ 1'b1) & (bias_added_7_20_V_empty_n ^ 1'b1) & (bias_added_7_19_V_empty_n ^ 1'b1) & (bias_added_7_18_V_empty_n ^ 1'b1) & (bias_added_7_17_V_empty_n ^ 1'b1) & (bias_added_7_16_V_empty_n ^ 1'b1) & (bias_added_7_15_V_empty_n ^ 1'b1) & (bias_added_7_14_V_empty_n ^ 1'b1) & (bias_added_7_13_V_empty_n ^ 1'b1) & (bias_added_7_12_V_empty_n ^ 1'b1) & (bias_added_7_11_V_empty_n ^ 1'b1) & (bias_added_7_10_V_empty_n ^ 1'b1) & (bias_added_7_9_V_empty_n ^ 1'b1) & (bias_added_7_8_V_empty_n ^ 1'b1) & (bias_added_7_7_V_empty_n ^ 1'b1) & (bias_added_7_6_V_empty_n ^ 1'b1) & (bias_added_7_5_V_empty_n ^ 1'b1) & (bias_added_7_4_V_empty_n ^ 1'b1) & (bias_added_7_3_V_empty_n ^ 1'b1) & (bias_added_7_2_V_empty_n ^ 1'b1) & (bias_added_7_1_V_empty_n ^ 1'b1) & (bias_added_7_0_V_empty_n ^ 1'b1) & (bias_added_6_25_V_empty_n ^ 1'b1) & (bias_added_6_24_V_empty_n ^ 1'b1) & (bias_added_6_23_V_empty_n ^ 1'b1) & (bias_added_6_22_V_empty_n ^ 1'b1) & (bias_added_6_21_V_empty_n ^ 1'b1) & (bias_added_6_20_V_empty_n ^ 1'b1) & (bias_added_6_19_V_empty_n ^ 1'b1) & (bias_added_6_18_V_empty_n ^ 1'b1) & (bias_added_6_17_V_empty_n ^ 1'b1) & (bias_added_6_16_V_empty_n ^ 1'b1) & (bias_added_6_15_V_empty_n ^ 1'b1) & (bias_added_6_14_V_empty_n ^ 1'b1) & (bias_added_6_13_V_empty_n ^ 1'b1) & (bias_added_6_12_V_empty_n ^ 1'b1) & (bias_added_6_11_V_empty_n ^ 1'b1) & (bias_added_6_10_V_empty_n ^ 1'b1) & (bias_added_6_9_V_empty_n ^ 1'b1) & (bias_added_6_8_V_empty_n ^ 1'b1) & (bias_added_6_7_V_empty_n ^ 1'b1) & (bias_added_6_6_V_empty_n ^ 1'b1) & (bias_added_6_5_V_empty_n ^ 1'b1) & (bias_added_6_4_V_empty_n ^ 1'b1) & (bias_added_6_3_V_empty_n ^ 1'b1) & (bias_added_6_2_V_empty_n ^ 1'b1) & (bias_added_6_1_V_empty_n ^ 1'b1) & (bias_added_6_0_V_empty_n ^ 1'b1) & (bias_added_5_25_V_empty_n ^ 1'b1) & (bias_added_5_24_V_empty_n ^ 1'b1) & (bias_added_5_23_V_empty_n ^ 1'b1) & (bias_added_5_22_V_empty_n ^ 1'b1) & (bias_added_5_21_V_empty_n ^ 1'b1) & (bias_added_5_20_V_empty_n ^ 1'b1) & (bias_added_5_19_V_empty_n ^ 1'b1) & (bias_added_5_18_V_empty_n ^ 1'b1) & (bias_added_5_17_V_empty_n ^ 1'b1) & (bias_added_5_16_V_empty_n ^ 1'b1) & (bias_added_5_15_V_empty_n ^ 1'b1) & (bias_added_5_14_V_empty_n ^ 1'b1) & (bias_added_5_13_V_empty_n ^ 1'b1) & (bias_added_5_12_V_empty_n ^ 1'b1) & (bias_added_5_11_V_empty_n ^ 1'b1) & (bias_added_5_10_V_empty_n ^ 1'b1) & (bias_added_5_9_V_empty_n ^ 1'b1) & (bias_added_5_8_V_empty_n ^ 1'b1) & (bias_added_5_7_V_empty_n ^ 1'b1) & (bias_added_5_6_V_empty_n ^ 1'b1) & (bias_added_5_5_V_empty_n ^ 1'b1) & (bias_added_5_4_V_empty_n ^ 1'b1) & (bias_added_5_3_V_empty_n ^ 1'b1) & (bias_added_5_2_V_empty_n ^ 1'b1) & (bias_added_5_1_V_empty_n ^ 1'b1) & (bias_added_5_0_V_empty_n ^ 1'b1) & (bias_added_4_25_V_empty_n ^ 1'b1) & (bias_added_4_24_V_empty_n ^ 1'b1) & (bias_added_4_23_V_empty_n ^ 1'b1) & (bias_added_4_22_V_empty_n ^ 1'b1) & (bias_added_4_21_V_empty_n ^ 1'b1) & (bias_added_4_20_V_empty_n ^ 1'b1) & (bias_added_4_19_V_empty_n ^ 1'b1) & (bias_added_4_18_V_empty_n ^ 1'b1) & (bias_added_4_17_V_empty_n ^ 1'b1) & (bias_added_4_16_V_empty_n ^ 1'b1) & (bias_added_4_15_V_empty_n ^ 1'b1) & (bias_added_4_14_V_empty_n ^ 1'b1) & (bias_added_4_13_V_empty_n ^ 1'b1) & (bias_added_4_12_V_empty_n ^ 1'b1) & (bias_added_4_11_V_empty_n ^ 1'b1) & (bias_added_4_10_V_empty_n ^ 1'b1) & (bias_added_4_9_V_empty_n ^ 1'b1) & (bias_added_4_8_V_empty_n ^ 1'b1) & (bias_added_4_7_V_empty_n ^ 1'b1) & (bias_added_4_6_V_empty_n ^ 1'b1) & (bias_added_4_5_V_empty_n ^ 1'b1) & (bias_added_4_4_V_empty_n ^ 1'b1) & (bias_added_4_3_V_empty_n ^ 1'b1) & (bias_added_4_2_V_empty_n ^ 1'b1) & (bias_added_4_1_V_empty_n ^ 1'b1) & (bias_added_4_0_V_empty_n ^ 1'b1) & (bias_added_3_25_V_empty_n ^ 1'b1) & (bias_added_3_24_V_empty_n ^ 1'b1) & (bias_added_3_23_V_empty_n ^ 1'b1) & (bias_added_3_22_V_empty_n ^ 1'b1) & (bias_added_3_21_V_empty_n ^ 1'b1) & (bias_added_3_20_V_empty_n ^ 1'b1) & (bias_added_3_19_V_empty_n ^ 1'b1) & (bias_added_3_18_V_empty_n ^ 1'b1) & (bias_added_3_17_V_empty_n ^ 1'b1) & (bias_added_3_16_V_empty_n ^ 1'b1) & (bias_added_3_15_V_empty_n ^ 1'b1) & (bias_added_3_14_V_empty_n ^ 1'b1) & (bias_added_3_13_V_empty_n ^ 1'b1) & (bias_added_3_12_V_empty_n ^ 1'b1) & (bias_added_3_11_V_empty_n ^ 1'b1) & (bias_added_3_10_V_empty_n ^ 1'b1) & (bias_added_3_9_V_empty_n ^ 1'b1) & (bias_added_3_8_V_empty_n ^ 1'b1) & (bias_added_3_7_V_empty_n ^ 1'b1) & (bias_added_3_6_V_empty_n ^ 1'b1) & (bias_added_3_5_V_empty_n ^ 1'b1) & (bias_added_3_4_V_empty_n ^ 1'b1) & (bias_added_3_3_V_empty_n ^ 1'b1) & (bias_added_3_2_V_empty_n ^ 1'b1) & (bias_added_3_1_V_empty_n ^ 1'b1) & (bias_added_3_0_V_empty_n ^ 1'b1) & (bias_added_2_25_V_empty_n ^ 1'b1) & (bias_added_2_24_V_empty_n ^ 1'b1) & (bias_added_2_23_V_empty_n ^ 1'b1) & (bias_added_2_22_V_empty_n ^ 1'b1) & (bias_added_2_21_V_empty_n ^ 1'b1) & (bias_added_2_20_V_empty_n ^ 1'b1) & (bias_added_2_19_V_empty_n ^ 1'b1) & (bias_added_2_18_V_empty_n ^ 1'b1) & (bias_added_2_17_V_empty_n ^ 1'b1) & (bias_added_2_16_V_empty_n ^ 1'b1) & (bias_added_2_15_V_empty_n ^ 1'b1) & (bias_added_2_14_V_empty_n ^ 1'b1) & (bias_added_2_13_V_empty_n ^ 1'b1) & (bias_added_2_12_V_empty_n ^ 1'b1) & (bias_added_2_11_V_empty_n ^ 1'b1) & (bias_added_2_10_V_empty_n ^ 1'b1) & (bias_added_2_9_V_empty_n ^ 1'b1) & (bias_added_2_8_V_empty_n ^ 1'b1) & (bias_added_2_7_V_empty_n ^ 1'b1) & (bias_added_2_6_V_empty_n ^ 1'b1) & (bias_added_2_5_V_empty_n ^ 1'b1) & (bias_added_2_4_V_empty_n ^ 1'b1) & (bias_added_2_3_V_empty_n ^ 1'b1) & (bias_added_2_2_V_empty_n ^ 1'b1) & (bias_added_2_1_V_empty_n ^ 1'b1) & (bias_added_2_0_V_empty_n ^ 1'b1) & (bias_added_1_25_V_empty_n ^ 1'b1) & (bias_added_1_24_V_empty_n ^ 1'b1) & (bias_added_1_23_V_empty_n ^ 1'b1) & (bias_added_1_22_V_empty_n ^ 1'b1) & (bias_added_1_21_V_empty_n ^ 1'b1) & (bias_added_1_20_V_empty_n ^ 1'b1) & (bias_added_1_19_V_empty_n ^ 1'b1) & (bias_added_1_18_V_empty_n ^ 1'b1) & (bias_added_1_17_V_empty_n ^ 1'b1) & (bias_added_1_16_V_empty_n ^ 1'b1) & (bias_added_1_15_V_empty_n ^ 1'b1) & (bias_added_1_14_V_empty_n ^ 1'b1) & (bias_added_1_13_V_empty_n ^ 1'b1) & (bias_added_1_12_V_empty_n ^ 1'b1) & (bias_added_1_11_V_empty_n ^ 1'b1) & (bias_added_1_10_V_empty_n ^ 1'b1) & (bias_added_1_9_V_empty_n ^ 1'b1) & (bias_added_1_8_V_empty_n ^ 1'b1) & (bias_added_1_7_V_empty_n ^ 1'b1) & (bias_added_1_6_V_empty_n ^ 1'b1) & (bias_added_1_5_V_empty_n ^ 1'b1) & (bias_added_1_4_V_empty_n ^ 1'b1) & (bias_added_1_3_V_empty_n ^ 1'b1) & (bias_added_1_2_V_empty_n ^ 1'b1) & (bias_added_1_1_V_empty_n ^ 1'b1) & (bias_added_1_0_V_empty_n ^ 1'b1) & (bias_added_0_25_V_empty_n ^ 1'b1) & (bias_added_0_24_V_empty_n ^ 1'b1) & (bias_added_0_23_V_empty_n ^ 1'b1) & (bias_added_0_22_V_empty_n ^ 1'b1) & (bias_added_0_21_V_empty_n ^ 1'b1) & (bias_added_0_20_V_empty_n ^ 1'b1) & (bias_added_0_19_V_empty_n ^ 1'b1) & (bias_added_0_18_V_empty_n ^ 1'b1) & (bias_added_0_17_V_empty_n ^ 1'b1) & (bias_added_0_16_V_empty_n ^ 1'b1) & (bias_added_0_15_V_empty_n ^ 1'b1) & (bias_added_0_14_V_empty_n ^ 1'b1) & (bias_added_0_13_V_empty_n ^ 1'b1) & (bias_added_0_12_V_empty_n ^ 1'b1) & (bias_added_0_11_V_empty_n ^ 1'b1) & (bias_added_0_10_V_empty_n ^ 1'b1) & (bias_added_0_9_V_empty_n ^ 1'b1) & (bias_added_0_8_V_empty_n ^ 1'b1) & (bias_added_0_7_V_empty_n ^ 1'b1) & (bias_added_0_6_V_empty_n ^ 1'b1) & (bias_added_0_5_V_empty_n ^ 1'b1) & (bias_added_0_4_V_empty_n ^ 1'b1) & (bias_added_0_3_V_empty_n ^ 1'b1) & (bias_added_0_2_V_empty_n ^ 1'b1) & (bias_added_0_1_V_empty_n ^ 1'b1) & (1'b1 ^ L2_out_activ_V_t_empty_n) & (1'b1 ^ L2_out_V_t_empty_n) & (1'b1 ^ L2_bias_added_V_t_empty_n) & (1'b1 ^ L1_activ_V_t_empty_n) & (1'b1 ^ L1_no_activ_V_t_empty_n) & classify_U0_ap_idle & add_bias_pre_L2_U0_ap_idle & add_bias_pre_L1_U0_ap_idle & Block_arrayctor_loop_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_return = p_src_mlp_cpp_lin_U0_ap_return;

assign ap_sync_add_bias_pre_L1_U0_ap_ready = (ap_sync_reg_add_bias_pre_L1_U0_ap_ready | add_bias_pre_L1_U0_ap_ready);

assign ap_sync_channel_write_bias_added_0_10_V = ((bias_added_0_10_V_full_n & ap_channel_done_bias_added_0_10_V) | ap_sync_reg_channel_write_bias_added_0_10_V);

assign ap_sync_channel_write_bias_added_0_11_V = ((bias_added_0_11_V_full_n & ap_channel_done_bias_added_0_11_V) | ap_sync_reg_channel_write_bias_added_0_11_V);

assign ap_sync_channel_write_bias_added_0_12_V = ((bias_added_0_12_V_full_n & ap_channel_done_bias_added_0_12_V) | ap_sync_reg_channel_write_bias_added_0_12_V);

assign ap_sync_channel_write_bias_added_0_13_V = ((bias_added_0_13_V_full_n & ap_channel_done_bias_added_0_13_V) | ap_sync_reg_channel_write_bias_added_0_13_V);

assign ap_sync_channel_write_bias_added_0_14_V = ((bias_added_0_14_V_full_n & ap_channel_done_bias_added_0_14_V) | ap_sync_reg_channel_write_bias_added_0_14_V);

assign ap_sync_channel_write_bias_added_0_15_V = ((bias_added_0_15_V_full_n & ap_channel_done_bias_added_0_15_V) | ap_sync_reg_channel_write_bias_added_0_15_V);

assign ap_sync_channel_write_bias_added_0_16_V = ((bias_added_0_16_V_full_n & ap_channel_done_bias_added_0_16_V) | ap_sync_reg_channel_write_bias_added_0_16_V);

assign ap_sync_channel_write_bias_added_0_17_V = ((bias_added_0_17_V_full_n & ap_channel_done_bias_added_0_17_V) | ap_sync_reg_channel_write_bias_added_0_17_V);

assign ap_sync_channel_write_bias_added_0_18_V = ((bias_added_0_18_V_full_n & ap_channel_done_bias_added_0_18_V) | ap_sync_reg_channel_write_bias_added_0_18_V);

assign ap_sync_channel_write_bias_added_0_19_V = ((bias_added_0_19_V_full_n & ap_channel_done_bias_added_0_19_V) | ap_sync_reg_channel_write_bias_added_0_19_V);

assign ap_sync_channel_write_bias_added_0_1_V = ((bias_added_0_1_V_full_n & ap_channel_done_bias_added_0_1_V) | ap_sync_reg_channel_write_bias_added_0_1_V);

assign ap_sync_channel_write_bias_added_0_20_V = ((bias_added_0_20_V_full_n & ap_channel_done_bias_added_0_20_V) | ap_sync_reg_channel_write_bias_added_0_20_V);

assign ap_sync_channel_write_bias_added_0_21_V = ((bias_added_0_21_V_full_n & ap_channel_done_bias_added_0_21_V) | ap_sync_reg_channel_write_bias_added_0_21_V);

assign ap_sync_channel_write_bias_added_0_22_V = ((bias_added_0_22_V_full_n & ap_channel_done_bias_added_0_22_V) | ap_sync_reg_channel_write_bias_added_0_22_V);

assign ap_sync_channel_write_bias_added_0_23_V = ((bias_added_0_23_V_full_n & ap_channel_done_bias_added_0_23_V) | ap_sync_reg_channel_write_bias_added_0_23_V);

assign ap_sync_channel_write_bias_added_0_24_V = ((bias_added_0_24_V_full_n & ap_channel_done_bias_added_0_24_V) | ap_sync_reg_channel_write_bias_added_0_24_V);

assign ap_sync_channel_write_bias_added_0_25_V = ((bias_added_0_25_V_full_n & ap_channel_done_bias_added_0_25_V) | ap_sync_reg_channel_write_bias_added_0_25_V);

assign ap_sync_channel_write_bias_added_0_2_V = ((bias_added_0_2_V_full_n & ap_channel_done_bias_added_0_2_V) | ap_sync_reg_channel_write_bias_added_0_2_V);

assign ap_sync_channel_write_bias_added_0_3_V = ((bias_added_0_3_V_full_n & ap_channel_done_bias_added_0_3_V) | ap_sync_reg_channel_write_bias_added_0_3_V);

assign ap_sync_channel_write_bias_added_0_4_V = ((bias_added_0_4_V_full_n & ap_channel_done_bias_added_0_4_V) | ap_sync_reg_channel_write_bias_added_0_4_V);

assign ap_sync_channel_write_bias_added_0_5_V = ((bias_added_0_5_V_full_n & ap_channel_done_bias_added_0_5_V) | ap_sync_reg_channel_write_bias_added_0_5_V);

assign ap_sync_channel_write_bias_added_0_6_V = ((bias_added_0_6_V_full_n & ap_channel_done_bias_added_0_6_V) | ap_sync_reg_channel_write_bias_added_0_6_V);

assign ap_sync_channel_write_bias_added_0_7_V = ((bias_added_0_7_V_full_n & ap_channel_done_bias_added_0_7_V) | ap_sync_reg_channel_write_bias_added_0_7_V);

assign ap_sync_channel_write_bias_added_0_8_V = ((bias_added_0_8_V_full_n & ap_channel_done_bias_added_0_8_V) | ap_sync_reg_channel_write_bias_added_0_8_V);

assign ap_sync_channel_write_bias_added_0_9_V = ((bias_added_0_9_V_full_n & ap_channel_done_bias_added_0_9_V) | ap_sync_reg_channel_write_bias_added_0_9_V);

assign ap_sync_channel_write_bias_added_10_0_V = ((bias_added_10_0_V_full_n & ap_channel_done_bias_added_10_0_V) | ap_sync_reg_channel_write_bias_added_10_0_V);

assign ap_sync_channel_write_bias_added_10_10_V = ((bias_added_10_10_V_full_n & ap_channel_done_bias_added_10_10_V) | ap_sync_reg_channel_write_bias_added_10_10_V);

assign ap_sync_channel_write_bias_added_10_11_V = ((bias_added_10_11_V_full_n & ap_channel_done_bias_added_10_11_V) | ap_sync_reg_channel_write_bias_added_10_11_V);

assign ap_sync_channel_write_bias_added_10_12_V = ((bias_added_10_12_V_full_n & ap_channel_done_bias_added_10_12_V) | ap_sync_reg_channel_write_bias_added_10_12_V);

assign ap_sync_channel_write_bias_added_10_13_V = ((bias_added_10_13_V_full_n & ap_channel_done_bias_added_10_13_V) | ap_sync_reg_channel_write_bias_added_10_13_V);

assign ap_sync_channel_write_bias_added_10_14_V = ((bias_added_10_14_V_full_n & ap_channel_done_bias_added_10_14_V) | ap_sync_reg_channel_write_bias_added_10_14_V);

assign ap_sync_channel_write_bias_added_10_15_V = ((bias_added_10_15_V_full_n & ap_channel_done_bias_added_10_15_V) | ap_sync_reg_channel_write_bias_added_10_15_V);

assign ap_sync_channel_write_bias_added_10_16_V = ((bias_added_10_16_V_full_n & ap_channel_done_bias_added_10_16_V) | ap_sync_reg_channel_write_bias_added_10_16_V);

assign ap_sync_channel_write_bias_added_10_17_V = ((bias_added_10_17_V_full_n & ap_channel_done_bias_added_10_17_V) | ap_sync_reg_channel_write_bias_added_10_17_V);

assign ap_sync_channel_write_bias_added_10_18_V = ((bias_added_10_18_V_full_n & ap_channel_done_bias_added_10_18_V) | ap_sync_reg_channel_write_bias_added_10_18_V);

assign ap_sync_channel_write_bias_added_10_19_V = ((bias_added_10_19_V_full_n & ap_channel_done_bias_added_10_19_V) | ap_sync_reg_channel_write_bias_added_10_19_V);

assign ap_sync_channel_write_bias_added_10_1_V = ((bias_added_10_1_V_full_n & ap_channel_done_bias_added_10_1_V) | ap_sync_reg_channel_write_bias_added_10_1_V);

assign ap_sync_channel_write_bias_added_10_20_V = ((bias_added_10_20_V_full_n & ap_channel_done_bias_added_10_20_V) | ap_sync_reg_channel_write_bias_added_10_20_V);

assign ap_sync_channel_write_bias_added_10_21_V = ((bias_added_10_21_V_full_n & ap_channel_done_bias_added_10_21_V) | ap_sync_reg_channel_write_bias_added_10_21_V);

assign ap_sync_channel_write_bias_added_10_22_V = ((bias_added_10_22_V_full_n & ap_channel_done_bias_added_10_22_V) | ap_sync_reg_channel_write_bias_added_10_22_V);

assign ap_sync_channel_write_bias_added_10_23_V = ((bias_added_10_23_V_full_n & ap_channel_done_bias_added_10_23_V) | ap_sync_reg_channel_write_bias_added_10_23_V);

assign ap_sync_channel_write_bias_added_10_24_V = ((bias_added_10_24_V_full_n & ap_channel_done_bias_added_10_24_V) | ap_sync_reg_channel_write_bias_added_10_24_V);

assign ap_sync_channel_write_bias_added_10_25_V = ((bias_added_10_25_V_full_n & ap_channel_done_bias_added_10_25_V) | ap_sync_reg_channel_write_bias_added_10_25_V);

assign ap_sync_channel_write_bias_added_10_2_V = ((bias_added_10_2_V_full_n & ap_channel_done_bias_added_10_2_V) | ap_sync_reg_channel_write_bias_added_10_2_V);

assign ap_sync_channel_write_bias_added_10_3_V = ((bias_added_10_3_V_full_n & ap_channel_done_bias_added_10_3_V) | ap_sync_reg_channel_write_bias_added_10_3_V);

assign ap_sync_channel_write_bias_added_10_4_V = ((bias_added_10_4_V_full_n & ap_channel_done_bias_added_10_4_V) | ap_sync_reg_channel_write_bias_added_10_4_V);

assign ap_sync_channel_write_bias_added_10_5_V = ((bias_added_10_5_V_full_n & ap_channel_done_bias_added_10_5_V) | ap_sync_reg_channel_write_bias_added_10_5_V);

assign ap_sync_channel_write_bias_added_10_6_V = ((bias_added_10_6_V_full_n & ap_channel_done_bias_added_10_6_V) | ap_sync_reg_channel_write_bias_added_10_6_V);

assign ap_sync_channel_write_bias_added_10_7_V = ((bias_added_10_7_V_full_n & ap_channel_done_bias_added_10_7_V) | ap_sync_reg_channel_write_bias_added_10_7_V);

assign ap_sync_channel_write_bias_added_10_8_V = ((bias_added_10_8_V_full_n & ap_channel_done_bias_added_10_8_V) | ap_sync_reg_channel_write_bias_added_10_8_V);

assign ap_sync_channel_write_bias_added_10_9_V = ((bias_added_10_9_V_full_n & ap_channel_done_bias_added_10_9_V) | ap_sync_reg_channel_write_bias_added_10_9_V);

assign ap_sync_channel_write_bias_added_11_0_V = ((bias_added_11_0_V_full_n & ap_channel_done_bias_added_11_0_V) | ap_sync_reg_channel_write_bias_added_11_0_V);

assign ap_sync_channel_write_bias_added_11_10_V = ((bias_added_11_10_V_full_n & ap_channel_done_bias_added_11_10_V) | ap_sync_reg_channel_write_bias_added_11_10_V);

assign ap_sync_channel_write_bias_added_11_11_V = ((bias_added_11_11_V_full_n & ap_channel_done_bias_added_11_11_V) | ap_sync_reg_channel_write_bias_added_11_11_V);

assign ap_sync_channel_write_bias_added_11_12_V = ((bias_added_11_12_V_full_n & ap_channel_done_bias_added_11_12_V) | ap_sync_reg_channel_write_bias_added_11_12_V);

assign ap_sync_channel_write_bias_added_11_13_V = ((bias_added_11_13_V_full_n & ap_channel_done_bias_added_11_13_V) | ap_sync_reg_channel_write_bias_added_11_13_V);

assign ap_sync_channel_write_bias_added_11_14_V = ((bias_added_11_14_V_full_n & ap_channel_done_bias_added_11_14_V) | ap_sync_reg_channel_write_bias_added_11_14_V);

assign ap_sync_channel_write_bias_added_11_15_V = ((bias_added_11_15_V_full_n & ap_channel_done_bias_added_11_15_V) | ap_sync_reg_channel_write_bias_added_11_15_V);

assign ap_sync_channel_write_bias_added_11_16_V = ((bias_added_11_16_V_full_n & ap_channel_done_bias_added_11_16_V) | ap_sync_reg_channel_write_bias_added_11_16_V);

assign ap_sync_channel_write_bias_added_11_17_V = ((bias_added_11_17_V_full_n & ap_channel_done_bias_added_11_17_V) | ap_sync_reg_channel_write_bias_added_11_17_V);

assign ap_sync_channel_write_bias_added_11_18_V = ((bias_added_11_18_V_full_n & ap_channel_done_bias_added_11_18_V) | ap_sync_reg_channel_write_bias_added_11_18_V);

assign ap_sync_channel_write_bias_added_11_19_V = ((bias_added_11_19_V_full_n & ap_channel_done_bias_added_11_19_V) | ap_sync_reg_channel_write_bias_added_11_19_V);

assign ap_sync_channel_write_bias_added_11_1_V = ((bias_added_11_1_V_full_n & ap_channel_done_bias_added_11_1_V) | ap_sync_reg_channel_write_bias_added_11_1_V);

assign ap_sync_channel_write_bias_added_11_20_V = ((bias_added_11_20_V_full_n & ap_channel_done_bias_added_11_20_V) | ap_sync_reg_channel_write_bias_added_11_20_V);

assign ap_sync_channel_write_bias_added_11_21_V = ((bias_added_11_21_V_full_n & ap_channel_done_bias_added_11_21_V) | ap_sync_reg_channel_write_bias_added_11_21_V);

assign ap_sync_channel_write_bias_added_11_22_V = ((bias_added_11_22_V_full_n & ap_channel_done_bias_added_11_22_V) | ap_sync_reg_channel_write_bias_added_11_22_V);

assign ap_sync_channel_write_bias_added_11_23_V = ((bias_added_11_23_V_full_n & ap_channel_done_bias_added_11_23_V) | ap_sync_reg_channel_write_bias_added_11_23_V);

assign ap_sync_channel_write_bias_added_11_24_V = ((bias_added_11_24_V_full_n & ap_channel_done_bias_added_11_24_V) | ap_sync_reg_channel_write_bias_added_11_24_V);

assign ap_sync_channel_write_bias_added_11_25_V = ((bias_added_11_25_V_full_n & ap_channel_done_bias_added_11_25_V) | ap_sync_reg_channel_write_bias_added_11_25_V);

assign ap_sync_channel_write_bias_added_11_2_V = ((bias_added_11_2_V_full_n & ap_channel_done_bias_added_11_2_V) | ap_sync_reg_channel_write_bias_added_11_2_V);

assign ap_sync_channel_write_bias_added_11_3_V = ((bias_added_11_3_V_full_n & ap_channel_done_bias_added_11_3_V) | ap_sync_reg_channel_write_bias_added_11_3_V);

assign ap_sync_channel_write_bias_added_11_4_V = ((bias_added_11_4_V_full_n & ap_channel_done_bias_added_11_4_V) | ap_sync_reg_channel_write_bias_added_11_4_V);

assign ap_sync_channel_write_bias_added_11_5_V = ((bias_added_11_5_V_full_n & ap_channel_done_bias_added_11_5_V) | ap_sync_reg_channel_write_bias_added_11_5_V);

assign ap_sync_channel_write_bias_added_11_6_V = ((bias_added_11_6_V_full_n & ap_channel_done_bias_added_11_6_V) | ap_sync_reg_channel_write_bias_added_11_6_V);

assign ap_sync_channel_write_bias_added_11_7_V = ((bias_added_11_7_V_full_n & ap_channel_done_bias_added_11_7_V) | ap_sync_reg_channel_write_bias_added_11_7_V);

assign ap_sync_channel_write_bias_added_11_8_V = ((bias_added_11_8_V_full_n & ap_channel_done_bias_added_11_8_V) | ap_sync_reg_channel_write_bias_added_11_8_V);

assign ap_sync_channel_write_bias_added_11_9_V = ((bias_added_11_9_V_full_n & ap_channel_done_bias_added_11_9_V) | ap_sync_reg_channel_write_bias_added_11_9_V);

assign ap_sync_channel_write_bias_added_12_0_V = ((bias_added_12_0_V_full_n & ap_channel_done_bias_added_12_0_V) | ap_sync_reg_channel_write_bias_added_12_0_V);

assign ap_sync_channel_write_bias_added_12_10_V = ((bias_added_12_10_V_full_n & ap_channel_done_bias_added_12_10_V) | ap_sync_reg_channel_write_bias_added_12_10_V);

assign ap_sync_channel_write_bias_added_12_11_V = ((bias_added_12_11_V_full_n & ap_channel_done_bias_added_12_11_V) | ap_sync_reg_channel_write_bias_added_12_11_V);

assign ap_sync_channel_write_bias_added_12_12_V = ((bias_added_12_12_V_full_n & ap_channel_done_bias_added_12_12_V) | ap_sync_reg_channel_write_bias_added_12_12_V);

assign ap_sync_channel_write_bias_added_12_13_V = ((bias_added_12_13_V_full_n & ap_channel_done_bias_added_12_13_V) | ap_sync_reg_channel_write_bias_added_12_13_V);

assign ap_sync_channel_write_bias_added_12_14_V = ((bias_added_12_14_V_full_n & ap_channel_done_bias_added_12_14_V) | ap_sync_reg_channel_write_bias_added_12_14_V);

assign ap_sync_channel_write_bias_added_12_15_V = ((bias_added_12_15_V_full_n & ap_channel_done_bias_added_12_15_V) | ap_sync_reg_channel_write_bias_added_12_15_V);

assign ap_sync_channel_write_bias_added_12_16_V = ((bias_added_12_16_V_full_n & ap_channel_done_bias_added_12_16_V) | ap_sync_reg_channel_write_bias_added_12_16_V);

assign ap_sync_channel_write_bias_added_12_17_V = ((bias_added_12_17_V_full_n & ap_channel_done_bias_added_12_17_V) | ap_sync_reg_channel_write_bias_added_12_17_V);

assign ap_sync_channel_write_bias_added_12_18_V = ((bias_added_12_18_V_full_n & ap_channel_done_bias_added_12_18_V) | ap_sync_reg_channel_write_bias_added_12_18_V);

assign ap_sync_channel_write_bias_added_12_19_V = ((bias_added_12_19_V_full_n & ap_channel_done_bias_added_12_19_V) | ap_sync_reg_channel_write_bias_added_12_19_V);

assign ap_sync_channel_write_bias_added_12_1_V = ((bias_added_12_1_V_full_n & ap_channel_done_bias_added_12_1_V) | ap_sync_reg_channel_write_bias_added_12_1_V);

assign ap_sync_channel_write_bias_added_12_20_V = ((bias_added_12_20_V_full_n & ap_channel_done_bias_added_12_20_V) | ap_sync_reg_channel_write_bias_added_12_20_V);

assign ap_sync_channel_write_bias_added_12_21_V = ((bias_added_12_21_V_full_n & ap_channel_done_bias_added_12_21_V) | ap_sync_reg_channel_write_bias_added_12_21_V);

assign ap_sync_channel_write_bias_added_12_22_V = ((bias_added_12_22_V_full_n & ap_channel_done_bias_added_12_22_V) | ap_sync_reg_channel_write_bias_added_12_22_V);

assign ap_sync_channel_write_bias_added_12_23_V = ((bias_added_12_23_V_full_n & ap_channel_done_bias_added_12_23_V) | ap_sync_reg_channel_write_bias_added_12_23_V);

assign ap_sync_channel_write_bias_added_12_24_V = ((bias_added_12_24_V_full_n & ap_channel_done_bias_added_12_24_V) | ap_sync_reg_channel_write_bias_added_12_24_V);

assign ap_sync_channel_write_bias_added_12_25_V = ((bias_added_12_25_V_full_n & ap_channel_done_bias_added_12_25_V) | ap_sync_reg_channel_write_bias_added_12_25_V);

assign ap_sync_channel_write_bias_added_12_2_V = ((bias_added_12_2_V_full_n & ap_channel_done_bias_added_12_2_V) | ap_sync_reg_channel_write_bias_added_12_2_V);

assign ap_sync_channel_write_bias_added_12_3_V = ((bias_added_12_3_V_full_n & ap_channel_done_bias_added_12_3_V) | ap_sync_reg_channel_write_bias_added_12_3_V);

assign ap_sync_channel_write_bias_added_12_4_V = ((bias_added_12_4_V_full_n & ap_channel_done_bias_added_12_4_V) | ap_sync_reg_channel_write_bias_added_12_4_V);

assign ap_sync_channel_write_bias_added_12_5_V = ((bias_added_12_5_V_full_n & ap_channel_done_bias_added_12_5_V) | ap_sync_reg_channel_write_bias_added_12_5_V);

assign ap_sync_channel_write_bias_added_12_6_V = ((bias_added_12_6_V_full_n & ap_channel_done_bias_added_12_6_V) | ap_sync_reg_channel_write_bias_added_12_6_V);

assign ap_sync_channel_write_bias_added_12_7_V = ((bias_added_12_7_V_full_n & ap_channel_done_bias_added_12_7_V) | ap_sync_reg_channel_write_bias_added_12_7_V);

assign ap_sync_channel_write_bias_added_12_8_V = ((bias_added_12_8_V_full_n & ap_channel_done_bias_added_12_8_V) | ap_sync_reg_channel_write_bias_added_12_8_V);

assign ap_sync_channel_write_bias_added_12_9_V = ((bias_added_12_9_V_full_n & ap_channel_done_bias_added_12_9_V) | ap_sync_reg_channel_write_bias_added_12_9_V);

assign ap_sync_channel_write_bias_added_13_0_V = ((bias_added_13_0_V_full_n & ap_channel_done_bias_added_13_0_V) | ap_sync_reg_channel_write_bias_added_13_0_V);

assign ap_sync_channel_write_bias_added_13_10_V = ((bias_added_13_10_V_full_n & ap_channel_done_bias_added_13_10_V) | ap_sync_reg_channel_write_bias_added_13_10_V);

assign ap_sync_channel_write_bias_added_13_11_V = ((bias_added_13_11_V_full_n & ap_channel_done_bias_added_13_11_V) | ap_sync_reg_channel_write_bias_added_13_11_V);

assign ap_sync_channel_write_bias_added_13_12_V = ((bias_added_13_12_V_full_n & ap_channel_done_bias_added_13_12_V) | ap_sync_reg_channel_write_bias_added_13_12_V);

assign ap_sync_channel_write_bias_added_13_13_V = ((bias_added_13_13_V_full_n & ap_channel_done_bias_added_13_13_V) | ap_sync_reg_channel_write_bias_added_13_13_V);

assign ap_sync_channel_write_bias_added_13_14_V = ((bias_added_13_14_V_full_n & ap_channel_done_bias_added_13_14_V) | ap_sync_reg_channel_write_bias_added_13_14_V);

assign ap_sync_channel_write_bias_added_13_15_V = ((bias_added_13_15_V_full_n & ap_channel_done_bias_added_13_15_V) | ap_sync_reg_channel_write_bias_added_13_15_V);

assign ap_sync_channel_write_bias_added_13_16_V = ((bias_added_13_16_V_full_n & ap_channel_done_bias_added_13_16_V) | ap_sync_reg_channel_write_bias_added_13_16_V);

assign ap_sync_channel_write_bias_added_13_17_V = ((bias_added_13_17_V_full_n & ap_channel_done_bias_added_13_17_V) | ap_sync_reg_channel_write_bias_added_13_17_V);

assign ap_sync_channel_write_bias_added_13_18_V = ((bias_added_13_18_V_full_n & ap_channel_done_bias_added_13_18_V) | ap_sync_reg_channel_write_bias_added_13_18_V);

assign ap_sync_channel_write_bias_added_13_19_V = ((bias_added_13_19_V_full_n & ap_channel_done_bias_added_13_19_V) | ap_sync_reg_channel_write_bias_added_13_19_V);

assign ap_sync_channel_write_bias_added_13_1_V = ((bias_added_13_1_V_full_n & ap_channel_done_bias_added_13_1_V) | ap_sync_reg_channel_write_bias_added_13_1_V);

assign ap_sync_channel_write_bias_added_13_20_V = ((bias_added_13_20_V_full_n & ap_channel_done_bias_added_13_20_V) | ap_sync_reg_channel_write_bias_added_13_20_V);

assign ap_sync_channel_write_bias_added_13_21_V = ((bias_added_13_21_V_full_n & ap_channel_done_bias_added_13_21_V) | ap_sync_reg_channel_write_bias_added_13_21_V);

assign ap_sync_channel_write_bias_added_13_22_V = ((bias_added_13_22_V_full_n & ap_channel_done_bias_added_13_22_V) | ap_sync_reg_channel_write_bias_added_13_22_V);

assign ap_sync_channel_write_bias_added_13_23_V = ((bias_added_13_23_V_full_n & ap_channel_done_bias_added_13_23_V) | ap_sync_reg_channel_write_bias_added_13_23_V);

assign ap_sync_channel_write_bias_added_13_24_V = ((bias_added_13_24_V_full_n & ap_channel_done_bias_added_13_24_V) | ap_sync_reg_channel_write_bias_added_13_24_V);

assign ap_sync_channel_write_bias_added_13_25_V = ((bias_added_13_25_V_full_n & ap_channel_done_bias_added_13_25_V) | ap_sync_reg_channel_write_bias_added_13_25_V);

assign ap_sync_channel_write_bias_added_13_2_V = ((bias_added_13_2_V_full_n & ap_channel_done_bias_added_13_2_V) | ap_sync_reg_channel_write_bias_added_13_2_V);

assign ap_sync_channel_write_bias_added_13_3_V = ((bias_added_13_3_V_full_n & ap_channel_done_bias_added_13_3_V) | ap_sync_reg_channel_write_bias_added_13_3_V);

assign ap_sync_channel_write_bias_added_13_4_V = ((bias_added_13_4_V_full_n & ap_channel_done_bias_added_13_4_V) | ap_sync_reg_channel_write_bias_added_13_4_V);

assign ap_sync_channel_write_bias_added_13_5_V = ((bias_added_13_5_V_full_n & ap_channel_done_bias_added_13_5_V) | ap_sync_reg_channel_write_bias_added_13_5_V);

assign ap_sync_channel_write_bias_added_13_6_V = ((bias_added_13_6_V_full_n & ap_channel_done_bias_added_13_6_V) | ap_sync_reg_channel_write_bias_added_13_6_V);

assign ap_sync_channel_write_bias_added_13_7_V = ((bias_added_13_7_V_full_n & ap_channel_done_bias_added_13_7_V) | ap_sync_reg_channel_write_bias_added_13_7_V);

assign ap_sync_channel_write_bias_added_13_8_V = ((bias_added_13_8_V_full_n & ap_channel_done_bias_added_13_8_V) | ap_sync_reg_channel_write_bias_added_13_8_V);

assign ap_sync_channel_write_bias_added_13_9_V = ((bias_added_13_9_V_full_n & ap_channel_done_bias_added_13_9_V) | ap_sync_reg_channel_write_bias_added_13_9_V);

assign ap_sync_channel_write_bias_added_14_0_V = ((bias_added_14_0_V_full_n & ap_channel_done_bias_added_14_0_V) | ap_sync_reg_channel_write_bias_added_14_0_V);

assign ap_sync_channel_write_bias_added_14_10_V = ((bias_added_14_10_V_full_n & ap_channel_done_bias_added_14_10_V) | ap_sync_reg_channel_write_bias_added_14_10_V);

assign ap_sync_channel_write_bias_added_14_11_V = ((bias_added_14_11_V_full_n & ap_channel_done_bias_added_14_11_V) | ap_sync_reg_channel_write_bias_added_14_11_V);

assign ap_sync_channel_write_bias_added_14_12_V = ((bias_added_14_12_V_full_n & ap_channel_done_bias_added_14_12_V) | ap_sync_reg_channel_write_bias_added_14_12_V);

assign ap_sync_channel_write_bias_added_14_13_V = ((bias_added_14_13_V_full_n & ap_channel_done_bias_added_14_13_V) | ap_sync_reg_channel_write_bias_added_14_13_V);

assign ap_sync_channel_write_bias_added_14_14_V = ((bias_added_14_14_V_full_n & ap_channel_done_bias_added_14_14_V) | ap_sync_reg_channel_write_bias_added_14_14_V);

assign ap_sync_channel_write_bias_added_14_15_V = ((bias_added_14_15_V_full_n & ap_channel_done_bias_added_14_15_V) | ap_sync_reg_channel_write_bias_added_14_15_V);

assign ap_sync_channel_write_bias_added_14_16_V = ((bias_added_14_16_V_full_n & ap_channel_done_bias_added_14_16_V) | ap_sync_reg_channel_write_bias_added_14_16_V);

assign ap_sync_channel_write_bias_added_14_17_V = ((bias_added_14_17_V_full_n & ap_channel_done_bias_added_14_17_V) | ap_sync_reg_channel_write_bias_added_14_17_V);

assign ap_sync_channel_write_bias_added_14_18_V = ((bias_added_14_18_V_full_n & ap_channel_done_bias_added_14_18_V) | ap_sync_reg_channel_write_bias_added_14_18_V);

assign ap_sync_channel_write_bias_added_14_19_V = ((bias_added_14_19_V_full_n & ap_channel_done_bias_added_14_19_V) | ap_sync_reg_channel_write_bias_added_14_19_V);

assign ap_sync_channel_write_bias_added_14_1_V = ((bias_added_14_1_V_full_n & ap_channel_done_bias_added_14_1_V) | ap_sync_reg_channel_write_bias_added_14_1_V);

assign ap_sync_channel_write_bias_added_14_20_V = ((bias_added_14_20_V_full_n & ap_channel_done_bias_added_14_20_V) | ap_sync_reg_channel_write_bias_added_14_20_V);

assign ap_sync_channel_write_bias_added_14_21_V = ((bias_added_14_21_V_full_n & ap_channel_done_bias_added_14_21_V) | ap_sync_reg_channel_write_bias_added_14_21_V);

assign ap_sync_channel_write_bias_added_14_22_V = ((bias_added_14_22_V_full_n & ap_channel_done_bias_added_14_22_V) | ap_sync_reg_channel_write_bias_added_14_22_V);

assign ap_sync_channel_write_bias_added_14_23_V = ((bias_added_14_23_V_full_n & ap_channel_done_bias_added_14_23_V) | ap_sync_reg_channel_write_bias_added_14_23_V);

assign ap_sync_channel_write_bias_added_14_24_V = ((bias_added_14_24_V_full_n & ap_channel_done_bias_added_14_24_V) | ap_sync_reg_channel_write_bias_added_14_24_V);

assign ap_sync_channel_write_bias_added_14_25_V = ((bias_added_14_25_V_full_n & ap_channel_done_bias_added_14_25_V) | ap_sync_reg_channel_write_bias_added_14_25_V);

assign ap_sync_channel_write_bias_added_14_2_V = ((bias_added_14_2_V_full_n & ap_channel_done_bias_added_14_2_V) | ap_sync_reg_channel_write_bias_added_14_2_V);

assign ap_sync_channel_write_bias_added_14_3_V = ((bias_added_14_3_V_full_n & ap_channel_done_bias_added_14_3_V) | ap_sync_reg_channel_write_bias_added_14_3_V);

assign ap_sync_channel_write_bias_added_14_4_V = ((bias_added_14_4_V_full_n & ap_channel_done_bias_added_14_4_V) | ap_sync_reg_channel_write_bias_added_14_4_V);

assign ap_sync_channel_write_bias_added_14_5_V = ((bias_added_14_5_V_full_n & ap_channel_done_bias_added_14_5_V) | ap_sync_reg_channel_write_bias_added_14_5_V);

assign ap_sync_channel_write_bias_added_14_6_V = ((bias_added_14_6_V_full_n & ap_channel_done_bias_added_14_6_V) | ap_sync_reg_channel_write_bias_added_14_6_V);

assign ap_sync_channel_write_bias_added_14_7_V = ((bias_added_14_7_V_full_n & ap_channel_done_bias_added_14_7_V) | ap_sync_reg_channel_write_bias_added_14_7_V);

assign ap_sync_channel_write_bias_added_14_8_V = ((bias_added_14_8_V_full_n & ap_channel_done_bias_added_14_8_V) | ap_sync_reg_channel_write_bias_added_14_8_V);

assign ap_sync_channel_write_bias_added_14_9_V = ((bias_added_14_9_V_full_n & ap_channel_done_bias_added_14_9_V) | ap_sync_reg_channel_write_bias_added_14_9_V);

assign ap_sync_channel_write_bias_added_15_0_V = ((bias_added_15_0_V_full_n & ap_channel_done_bias_added_15_0_V) | ap_sync_reg_channel_write_bias_added_15_0_V);

assign ap_sync_channel_write_bias_added_15_10_V = ((bias_added_15_10_V_full_n & ap_channel_done_bias_added_15_10_V) | ap_sync_reg_channel_write_bias_added_15_10_V);

assign ap_sync_channel_write_bias_added_15_1_V = ((bias_added_15_1_V_full_n & ap_channel_done_bias_added_15_1_V) | ap_sync_reg_channel_write_bias_added_15_1_V);

assign ap_sync_channel_write_bias_added_15_2_V = ((bias_added_15_2_V_full_n & ap_channel_done_bias_added_15_2_V) | ap_sync_reg_channel_write_bias_added_15_2_V);

assign ap_sync_channel_write_bias_added_15_3_V = ((bias_added_15_3_V_full_n & ap_channel_done_bias_added_15_3_V) | ap_sync_reg_channel_write_bias_added_15_3_V);

assign ap_sync_channel_write_bias_added_15_4_V = ((bias_added_15_4_V_full_n & ap_channel_done_bias_added_15_4_V) | ap_sync_reg_channel_write_bias_added_15_4_V);

assign ap_sync_channel_write_bias_added_15_5_V = ((bias_added_15_5_V_full_n & ap_channel_done_bias_added_15_5_V) | ap_sync_reg_channel_write_bias_added_15_5_V);

assign ap_sync_channel_write_bias_added_15_6_V = ((bias_added_15_6_V_full_n & ap_channel_done_bias_added_15_6_V) | ap_sync_reg_channel_write_bias_added_15_6_V);

assign ap_sync_channel_write_bias_added_15_7_V = ((bias_added_15_7_V_full_n & ap_channel_done_bias_added_15_7_V) | ap_sync_reg_channel_write_bias_added_15_7_V);

assign ap_sync_channel_write_bias_added_15_8_V = ((bias_added_15_8_V_full_n & ap_channel_done_bias_added_15_8_V) | ap_sync_reg_channel_write_bias_added_15_8_V);

assign ap_sync_channel_write_bias_added_15_9_V = ((bias_added_15_9_V_full_n & ap_channel_done_bias_added_15_9_V) | ap_sync_reg_channel_write_bias_added_15_9_V);

assign ap_sync_channel_write_bias_added_1_0_V = ((bias_added_1_0_V_full_n & ap_channel_done_bias_added_1_0_V) | ap_sync_reg_channel_write_bias_added_1_0_V);

assign ap_sync_channel_write_bias_added_1_10_V = ((bias_added_1_10_V_full_n & ap_channel_done_bias_added_1_10_V) | ap_sync_reg_channel_write_bias_added_1_10_V);

assign ap_sync_channel_write_bias_added_1_11_V = ((bias_added_1_11_V_full_n & ap_channel_done_bias_added_1_11_V) | ap_sync_reg_channel_write_bias_added_1_11_V);

assign ap_sync_channel_write_bias_added_1_12_V = ((bias_added_1_12_V_full_n & ap_channel_done_bias_added_1_12_V) | ap_sync_reg_channel_write_bias_added_1_12_V);

assign ap_sync_channel_write_bias_added_1_13_V = ((bias_added_1_13_V_full_n & ap_channel_done_bias_added_1_13_V) | ap_sync_reg_channel_write_bias_added_1_13_V);

assign ap_sync_channel_write_bias_added_1_14_V = ((bias_added_1_14_V_full_n & ap_channel_done_bias_added_1_14_V) | ap_sync_reg_channel_write_bias_added_1_14_V);

assign ap_sync_channel_write_bias_added_1_15_V = ((bias_added_1_15_V_full_n & ap_channel_done_bias_added_1_15_V) | ap_sync_reg_channel_write_bias_added_1_15_V);

assign ap_sync_channel_write_bias_added_1_16_V = ((bias_added_1_16_V_full_n & ap_channel_done_bias_added_1_16_V) | ap_sync_reg_channel_write_bias_added_1_16_V);

assign ap_sync_channel_write_bias_added_1_17_V = ((bias_added_1_17_V_full_n & ap_channel_done_bias_added_1_17_V) | ap_sync_reg_channel_write_bias_added_1_17_V);

assign ap_sync_channel_write_bias_added_1_18_V = ((bias_added_1_18_V_full_n & ap_channel_done_bias_added_1_18_V) | ap_sync_reg_channel_write_bias_added_1_18_V);

assign ap_sync_channel_write_bias_added_1_19_V = ((bias_added_1_19_V_full_n & ap_channel_done_bias_added_1_19_V) | ap_sync_reg_channel_write_bias_added_1_19_V);

assign ap_sync_channel_write_bias_added_1_1_V = ((bias_added_1_1_V_full_n & ap_channel_done_bias_added_1_1_V) | ap_sync_reg_channel_write_bias_added_1_1_V);

assign ap_sync_channel_write_bias_added_1_20_V = ((bias_added_1_20_V_full_n & ap_channel_done_bias_added_1_20_V) | ap_sync_reg_channel_write_bias_added_1_20_V);

assign ap_sync_channel_write_bias_added_1_21_V = ((bias_added_1_21_V_full_n & ap_channel_done_bias_added_1_21_V) | ap_sync_reg_channel_write_bias_added_1_21_V);

assign ap_sync_channel_write_bias_added_1_22_V = ((bias_added_1_22_V_full_n & ap_channel_done_bias_added_1_22_V) | ap_sync_reg_channel_write_bias_added_1_22_V);

assign ap_sync_channel_write_bias_added_1_23_V = ((bias_added_1_23_V_full_n & ap_channel_done_bias_added_1_23_V) | ap_sync_reg_channel_write_bias_added_1_23_V);

assign ap_sync_channel_write_bias_added_1_24_V = ((bias_added_1_24_V_full_n & ap_channel_done_bias_added_1_24_V) | ap_sync_reg_channel_write_bias_added_1_24_V);

assign ap_sync_channel_write_bias_added_1_25_V = ((bias_added_1_25_V_full_n & ap_channel_done_bias_added_1_25_V) | ap_sync_reg_channel_write_bias_added_1_25_V);

assign ap_sync_channel_write_bias_added_1_2_V = ((bias_added_1_2_V_full_n & ap_channel_done_bias_added_1_2_V) | ap_sync_reg_channel_write_bias_added_1_2_V);

assign ap_sync_channel_write_bias_added_1_3_V = ((bias_added_1_3_V_full_n & ap_channel_done_bias_added_1_3_V) | ap_sync_reg_channel_write_bias_added_1_3_V);

assign ap_sync_channel_write_bias_added_1_4_V = ((bias_added_1_4_V_full_n & ap_channel_done_bias_added_1_4_V) | ap_sync_reg_channel_write_bias_added_1_4_V);

assign ap_sync_channel_write_bias_added_1_5_V = ((bias_added_1_5_V_full_n & ap_channel_done_bias_added_1_5_V) | ap_sync_reg_channel_write_bias_added_1_5_V);

assign ap_sync_channel_write_bias_added_1_6_V = ((bias_added_1_6_V_full_n & ap_channel_done_bias_added_1_6_V) | ap_sync_reg_channel_write_bias_added_1_6_V);

assign ap_sync_channel_write_bias_added_1_7_V = ((bias_added_1_7_V_full_n & ap_channel_done_bias_added_1_7_V) | ap_sync_reg_channel_write_bias_added_1_7_V);

assign ap_sync_channel_write_bias_added_1_8_V = ((bias_added_1_8_V_full_n & ap_channel_done_bias_added_1_8_V) | ap_sync_reg_channel_write_bias_added_1_8_V);

assign ap_sync_channel_write_bias_added_1_9_V = ((bias_added_1_9_V_full_n & ap_channel_done_bias_added_1_9_V) | ap_sync_reg_channel_write_bias_added_1_9_V);

assign ap_sync_channel_write_bias_added_2_0_V = ((bias_added_2_0_V_full_n & ap_channel_done_bias_added_2_0_V) | ap_sync_reg_channel_write_bias_added_2_0_V);

assign ap_sync_channel_write_bias_added_2_10_V = ((bias_added_2_10_V_full_n & ap_channel_done_bias_added_2_10_V) | ap_sync_reg_channel_write_bias_added_2_10_V);

assign ap_sync_channel_write_bias_added_2_11_V = ((bias_added_2_11_V_full_n & ap_channel_done_bias_added_2_11_V) | ap_sync_reg_channel_write_bias_added_2_11_V);

assign ap_sync_channel_write_bias_added_2_12_V = ((bias_added_2_12_V_full_n & ap_channel_done_bias_added_2_12_V) | ap_sync_reg_channel_write_bias_added_2_12_V);

assign ap_sync_channel_write_bias_added_2_13_V = ((bias_added_2_13_V_full_n & ap_channel_done_bias_added_2_13_V) | ap_sync_reg_channel_write_bias_added_2_13_V);

assign ap_sync_channel_write_bias_added_2_14_V = ((bias_added_2_14_V_full_n & ap_channel_done_bias_added_2_14_V) | ap_sync_reg_channel_write_bias_added_2_14_V);

assign ap_sync_channel_write_bias_added_2_15_V = ((bias_added_2_15_V_full_n & ap_channel_done_bias_added_2_15_V) | ap_sync_reg_channel_write_bias_added_2_15_V);

assign ap_sync_channel_write_bias_added_2_16_V = ((bias_added_2_16_V_full_n & ap_channel_done_bias_added_2_16_V) | ap_sync_reg_channel_write_bias_added_2_16_V);

assign ap_sync_channel_write_bias_added_2_17_V = ((bias_added_2_17_V_full_n & ap_channel_done_bias_added_2_17_V) | ap_sync_reg_channel_write_bias_added_2_17_V);

assign ap_sync_channel_write_bias_added_2_18_V = ((bias_added_2_18_V_full_n & ap_channel_done_bias_added_2_18_V) | ap_sync_reg_channel_write_bias_added_2_18_V);

assign ap_sync_channel_write_bias_added_2_19_V = ((bias_added_2_19_V_full_n & ap_channel_done_bias_added_2_19_V) | ap_sync_reg_channel_write_bias_added_2_19_V);

assign ap_sync_channel_write_bias_added_2_1_V = ((bias_added_2_1_V_full_n & ap_channel_done_bias_added_2_1_V) | ap_sync_reg_channel_write_bias_added_2_1_V);

assign ap_sync_channel_write_bias_added_2_20_V = ((bias_added_2_20_V_full_n & ap_channel_done_bias_added_2_20_V) | ap_sync_reg_channel_write_bias_added_2_20_V);

assign ap_sync_channel_write_bias_added_2_21_V = ((bias_added_2_21_V_full_n & ap_channel_done_bias_added_2_21_V) | ap_sync_reg_channel_write_bias_added_2_21_V);

assign ap_sync_channel_write_bias_added_2_22_V = ((bias_added_2_22_V_full_n & ap_channel_done_bias_added_2_22_V) | ap_sync_reg_channel_write_bias_added_2_22_V);

assign ap_sync_channel_write_bias_added_2_23_V = ((bias_added_2_23_V_full_n & ap_channel_done_bias_added_2_23_V) | ap_sync_reg_channel_write_bias_added_2_23_V);

assign ap_sync_channel_write_bias_added_2_24_V = ((bias_added_2_24_V_full_n & ap_channel_done_bias_added_2_24_V) | ap_sync_reg_channel_write_bias_added_2_24_V);

assign ap_sync_channel_write_bias_added_2_25_V = ((bias_added_2_25_V_full_n & ap_channel_done_bias_added_2_25_V) | ap_sync_reg_channel_write_bias_added_2_25_V);

assign ap_sync_channel_write_bias_added_2_2_V = ((bias_added_2_2_V_full_n & ap_channel_done_bias_added_2_2_V) | ap_sync_reg_channel_write_bias_added_2_2_V);

assign ap_sync_channel_write_bias_added_2_3_V = ((bias_added_2_3_V_full_n & ap_channel_done_bias_added_2_3_V) | ap_sync_reg_channel_write_bias_added_2_3_V);

assign ap_sync_channel_write_bias_added_2_4_V = ((bias_added_2_4_V_full_n & ap_channel_done_bias_added_2_4_V) | ap_sync_reg_channel_write_bias_added_2_4_V);

assign ap_sync_channel_write_bias_added_2_5_V = ((bias_added_2_5_V_full_n & ap_channel_done_bias_added_2_5_V) | ap_sync_reg_channel_write_bias_added_2_5_V);

assign ap_sync_channel_write_bias_added_2_6_V = ((bias_added_2_6_V_full_n & ap_channel_done_bias_added_2_6_V) | ap_sync_reg_channel_write_bias_added_2_6_V);

assign ap_sync_channel_write_bias_added_2_7_V = ((bias_added_2_7_V_full_n & ap_channel_done_bias_added_2_7_V) | ap_sync_reg_channel_write_bias_added_2_7_V);

assign ap_sync_channel_write_bias_added_2_8_V = ((bias_added_2_8_V_full_n & ap_channel_done_bias_added_2_8_V) | ap_sync_reg_channel_write_bias_added_2_8_V);

assign ap_sync_channel_write_bias_added_2_9_V = ((bias_added_2_9_V_full_n & ap_channel_done_bias_added_2_9_V) | ap_sync_reg_channel_write_bias_added_2_9_V);

assign ap_sync_channel_write_bias_added_3_0_V = ((bias_added_3_0_V_full_n & ap_channel_done_bias_added_3_0_V) | ap_sync_reg_channel_write_bias_added_3_0_V);

assign ap_sync_channel_write_bias_added_3_10_V = ((bias_added_3_10_V_full_n & ap_channel_done_bias_added_3_10_V) | ap_sync_reg_channel_write_bias_added_3_10_V);

assign ap_sync_channel_write_bias_added_3_11_V = ((bias_added_3_11_V_full_n & ap_channel_done_bias_added_3_11_V) | ap_sync_reg_channel_write_bias_added_3_11_V);

assign ap_sync_channel_write_bias_added_3_12_V = ((bias_added_3_12_V_full_n & ap_channel_done_bias_added_3_12_V) | ap_sync_reg_channel_write_bias_added_3_12_V);

assign ap_sync_channel_write_bias_added_3_13_V = ((bias_added_3_13_V_full_n & ap_channel_done_bias_added_3_13_V) | ap_sync_reg_channel_write_bias_added_3_13_V);

assign ap_sync_channel_write_bias_added_3_14_V = ((bias_added_3_14_V_full_n & ap_channel_done_bias_added_3_14_V) | ap_sync_reg_channel_write_bias_added_3_14_V);

assign ap_sync_channel_write_bias_added_3_15_V = ((bias_added_3_15_V_full_n & ap_channel_done_bias_added_3_15_V) | ap_sync_reg_channel_write_bias_added_3_15_V);

assign ap_sync_channel_write_bias_added_3_16_V = ((bias_added_3_16_V_full_n & ap_channel_done_bias_added_3_16_V) | ap_sync_reg_channel_write_bias_added_3_16_V);

assign ap_sync_channel_write_bias_added_3_17_V = ((bias_added_3_17_V_full_n & ap_channel_done_bias_added_3_17_V) | ap_sync_reg_channel_write_bias_added_3_17_V);

assign ap_sync_channel_write_bias_added_3_18_V = ((bias_added_3_18_V_full_n & ap_channel_done_bias_added_3_18_V) | ap_sync_reg_channel_write_bias_added_3_18_V);

assign ap_sync_channel_write_bias_added_3_19_V = ((bias_added_3_19_V_full_n & ap_channel_done_bias_added_3_19_V) | ap_sync_reg_channel_write_bias_added_3_19_V);

assign ap_sync_channel_write_bias_added_3_1_V = ((bias_added_3_1_V_full_n & ap_channel_done_bias_added_3_1_V) | ap_sync_reg_channel_write_bias_added_3_1_V);

assign ap_sync_channel_write_bias_added_3_20_V = ((bias_added_3_20_V_full_n & ap_channel_done_bias_added_3_20_V) | ap_sync_reg_channel_write_bias_added_3_20_V);

assign ap_sync_channel_write_bias_added_3_21_V = ((bias_added_3_21_V_full_n & ap_channel_done_bias_added_3_21_V) | ap_sync_reg_channel_write_bias_added_3_21_V);

assign ap_sync_channel_write_bias_added_3_22_V = ((bias_added_3_22_V_full_n & ap_channel_done_bias_added_3_22_V) | ap_sync_reg_channel_write_bias_added_3_22_V);

assign ap_sync_channel_write_bias_added_3_23_V = ((bias_added_3_23_V_full_n & ap_channel_done_bias_added_3_23_V) | ap_sync_reg_channel_write_bias_added_3_23_V);

assign ap_sync_channel_write_bias_added_3_24_V = ((bias_added_3_24_V_full_n & ap_channel_done_bias_added_3_24_V) | ap_sync_reg_channel_write_bias_added_3_24_V);

assign ap_sync_channel_write_bias_added_3_25_V = ((bias_added_3_25_V_full_n & ap_channel_done_bias_added_3_25_V) | ap_sync_reg_channel_write_bias_added_3_25_V);

assign ap_sync_channel_write_bias_added_3_2_V = ((bias_added_3_2_V_full_n & ap_channel_done_bias_added_3_2_V) | ap_sync_reg_channel_write_bias_added_3_2_V);

assign ap_sync_channel_write_bias_added_3_3_V = ((bias_added_3_3_V_full_n & ap_channel_done_bias_added_3_3_V) | ap_sync_reg_channel_write_bias_added_3_3_V);

assign ap_sync_channel_write_bias_added_3_4_V = ((bias_added_3_4_V_full_n & ap_channel_done_bias_added_3_4_V) | ap_sync_reg_channel_write_bias_added_3_4_V);

assign ap_sync_channel_write_bias_added_3_5_V = ((bias_added_3_5_V_full_n & ap_channel_done_bias_added_3_5_V) | ap_sync_reg_channel_write_bias_added_3_5_V);

assign ap_sync_channel_write_bias_added_3_6_V = ((bias_added_3_6_V_full_n & ap_channel_done_bias_added_3_6_V) | ap_sync_reg_channel_write_bias_added_3_6_V);

assign ap_sync_channel_write_bias_added_3_7_V = ((bias_added_3_7_V_full_n & ap_channel_done_bias_added_3_7_V) | ap_sync_reg_channel_write_bias_added_3_7_V);

assign ap_sync_channel_write_bias_added_3_8_V = ((bias_added_3_8_V_full_n & ap_channel_done_bias_added_3_8_V) | ap_sync_reg_channel_write_bias_added_3_8_V);

assign ap_sync_channel_write_bias_added_3_9_V = ((bias_added_3_9_V_full_n & ap_channel_done_bias_added_3_9_V) | ap_sync_reg_channel_write_bias_added_3_9_V);

assign ap_sync_channel_write_bias_added_4_0_V = ((bias_added_4_0_V_full_n & ap_channel_done_bias_added_4_0_V) | ap_sync_reg_channel_write_bias_added_4_0_V);

assign ap_sync_channel_write_bias_added_4_10_V = ((bias_added_4_10_V_full_n & ap_channel_done_bias_added_4_10_V) | ap_sync_reg_channel_write_bias_added_4_10_V);

assign ap_sync_channel_write_bias_added_4_11_V = ((bias_added_4_11_V_full_n & ap_channel_done_bias_added_4_11_V) | ap_sync_reg_channel_write_bias_added_4_11_V);

assign ap_sync_channel_write_bias_added_4_12_V = ((bias_added_4_12_V_full_n & ap_channel_done_bias_added_4_12_V) | ap_sync_reg_channel_write_bias_added_4_12_V);

assign ap_sync_channel_write_bias_added_4_13_V = ((bias_added_4_13_V_full_n & ap_channel_done_bias_added_4_13_V) | ap_sync_reg_channel_write_bias_added_4_13_V);

assign ap_sync_channel_write_bias_added_4_14_V = ((bias_added_4_14_V_full_n & ap_channel_done_bias_added_4_14_V) | ap_sync_reg_channel_write_bias_added_4_14_V);

assign ap_sync_channel_write_bias_added_4_15_V = ((bias_added_4_15_V_full_n & ap_channel_done_bias_added_4_15_V) | ap_sync_reg_channel_write_bias_added_4_15_V);

assign ap_sync_channel_write_bias_added_4_16_V = ((bias_added_4_16_V_full_n & ap_channel_done_bias_added_4_16_V) | ap_sync_reg_channel_write_bias_added_4_16_V);

assign ap_sync_channel_write_bias_added_4_17_V = ((bias_added_4_17_V_full_n & ap_channel_done_bias_added_4_17_V) | ap_sync_reg_channel_write_bias_added_4_17_V);

assign ap_sync_channel_write_bias_added_4_18_V = ((bias_added_4_18_V_full_n & ap_channel_done_bias_added_4_18_V) | ap_sync_reg_channel_write_bias_added_4_18_V);

assign ap_sync_channel_write_bias_added_4_19_V = ((bias_added_4_19_V_full_n & ap_channel_done_bias_added_4_19_V) | ap_sync_reg_channel_write_bias_added_4_19_V);

assign ap_sync_channel_write_bias_added_4_1_V = ((bias_added_4_1_V_full_n & ap_channel_done_bias_added_4_1_V) | ap_sync_reg_channel_write_bias_added_4_1_V);

assign ap_sync_channel_write_bias_added_4_20_V = ((bias_added_4_20_V_full_n & ap_channel_done_bias_added_4_20_V) | ap_sync_reg_channel_write_bias_added_4_20_V);

assign ap_sync_channel_write_bias_added_4_21_V = ((bias_added_4_21_V_full_n & ap_channel_done_bias_added_4_21_V) | ap_sync_reg_channel_write_bias_added_4_21_V);

assign ap_sync_channel_write_bias_added_4_22_V = ((bias_added_4_22_V_full_n & ap_channel_done_bias_added_4_22_V) | ap_sync_reg_channel_write_bias_added_4_22_V);

assign ap_sync_channel_write_bias_added_4_23_V = ((bias_added_4_23_V_full_n & ap_channel_done_bias_added_4_23_V) | ap_sync_reg_channel_write_bias_added_4_23_V);

assign ap_sync_channel_write_bias_added_4_24_V = ((bias_added_4_24_V_full_n & ap_channel_done_bias_added_4_24_V) | ap_sync_reg_channel_write_bias_added_4_24_V);

assign ap_sync_channel_write_bias_added_4_25_V = ((bias_added_4_25_V_full_n & ap_channel_done_bias_added_4_25_V) | ap_sync_reg_channel_write_bias_added_4_25_V);

assign ap_sync_channel_write_bias_added_4_2_V = ((bias_added_4_2_V_full_n & ap_channel_done_bias_added_4_2_V) | ap_sync_reg_channel_write_bias_added_4_2_V);

assign ap_sync_channel_write_bias_added_4_3_V = ((bias_added_4_3_V_full_n & ap_channel_done_bias_added_4_3_V) | ap_sync_reg_channel_write_bias_added_4_3_V);

assign ap_sync_channel_write_bias_added_4_4_V = ((bias_added_4_4_V_full_n & ap_channel_done_bias_added_4_4_V) | ap_sync_reg_channel_write_bias_added_4_4_V);

assign ap_sync_channel_write_bias_added_4_5_V = ((bias_added_4_5_V_full_n & ap_channel_done_bias_added_4_5_V) | ap_sync_reg_channel_write_bias_added_4_5_V);

assign ap_sync_channel_write_bias_added_4_6_V = ((bias_added_4_6_V_full_n & ap_channel_done_bias_added_4_6_V) | ap_sync_reg_channel_write_bias_added_4_6_V);

assign ap_sync_channel_write_bias_added_4_7_V = ((bias_added_4_7_V_full_n & ap_channel_done_bias_added_4_7_V) | ap_sync_reg_channel_write_bias_added_4_7_V);

assign ap_sync_channel_write_bias_added_4_8_V = ((bias_added_4_8_V_full_n & ap_channel_done_bias_added_4_8_V) | ap_sync_reg_channel_write_bias_added_4_8_V);

assign ap_sync_channel_write_bias_added_4_9_V = ((bias_added_4_9_V_full_n & ap_channel_done_bias_added_4_9_V) | ap_sync_reg_channel_write_bias_added_4_9_V);

assign ap_sync_channel_write_bias_added_5_0_V = ((bias_added_5_0_V_full_n & ap_channel_done_bias_added_5_0_V) | ap_sync_reg_channel_write_bias_added_5_0_V);

assign ap_sync_channel_write_bias_added_5_10_V = ((bias_added_5_10_V_full_n & ap_channel_done_bias_added_5_10_V) | ap_sync_reg_channel_write_bias_added_5_10_V);

assign ap_sync_channel_write_bias_added_5_11_V = ((bias_added_5_11_V_full_n & ap_channel_done_bias_added_5_11_V) | ap_sync_reg_channel_write_bias_added_5_11_V);

assign ap_sync_channel_write_bias_added_5_12_V = ((bias_added_5_12_V_full_n & ap_channel_done_bias_added_5_12_V) | ap_sync_reg_channel_write_bias_added_5_12_V);

assign ap_sync_channel_write_bias_added_5_13_V = ((bias_added_5_13_V_full_n & ap_channel_done_bias_added_5_13_V) | ap_sync_reg_channel_write_bias_added_5_13_V);

assign ap_sync_channel_write_bias_added_5_14_V = ((bias_added_5_14_V_full_n & ap_channel_done_bias_added_5_14_V) | ap_sync_reg_channel_write_bias_added_5_14_V);

assign ap_sync_channel_write_bias_added_5_15_V = ((bias_added_5_15_V_full_n & ap_channel_done_bias_added_5_15_V) | ap_sync_reg_channel_write_bias_added_5_15_V);

assign ap_sync_channel_write_bias_added_5_16_V = ((bias_added_5_16_V_full_n & ap_channel_done_bias_added_5_16_V) | ap_sync_reg_channel_write_bias_added_5_16_V);

assign ap_sync_channel_write_bias_added_5_17_V = ((bias_added_5_17_V_full_n & ap_channel_done_bias_added_5_17_V) | ap_sync_reg_channel_write_bias_added_5_17_V);

assign ap_sync_channel_write_bias_added_5_18_V = ((bias_added_5_18_V_full_n & ap_channel_done_bias_added_5_18_V) | ap_sync_reg_channel_write_bias_added_5_18_V);

assign ap_sync_channel_write_bias_added_5_19_V = ((bias_added_5_19_V_full_n & ap_channel_done_bias_added_5_19_V) | ap_sync_reg_channel_write_bias_added_5_19_V);

assign ap_sync_channel_write_bias_added_5_1_V = ((bias_added_5_1_V_full_n & ap_channel_done_bias_added_5_1_V) | ap_sync_reg_channel_write_bias_added_5_1_V);

assign ap_sync_channel_write_bias_added_5_20_V = ((bias_added_5_20_V_full_n & ap_channel_done_bias_added_5_20_V) | ap_sync_reg_channel_write_bias_added_5_20_V);

assign ap_sync_channel_write_bias_added_5_21_V = ((bias_added_5_21_V_full_n & ap_channel_done_bias_added_5_21_V) | ap_sync_reg_channel_write_bias_added_5_21_V);

assign ap_sync_channel_write_bias_added_5_22_V = ((bias_added_5_22_V_full_n & ap_channel_done_bias_added_5_22_V) | ap_sync_reg_channel_write_bias_added_5_22_V);

assign ap_sync_channel_write_bias_added_5_23_V = ((bias_added_5_23_V_full_n & ap_channel_done_bias_added_5_23_V) | ap_sync_reg_channel_write_bias_added_5_23_V);

assign ap_sync_channel_write_bias_added_5_24_V = ((bias_added_5_24_V_full_n & ap_channel_done_bias_added_5_24_V) | ap_sync_reg_channel_write_bias_added_5_24_V);

assign ap_sync_channel_write_bias_added_5_25_V = ((bias_added_5_25_V_full_n & ap_channel_done_bias_added_5_25_V) | ap_sync_reg_channel_write_bias_added_5_25_V);

assign ap_sync_channel_write_bias_added_5_2_V = ((bias_added_5_2_V_full_n & ap_channel_done_bias_added_5_2_V) | ap_sync_reg_channel_write_bias_added_5_2_V);

assign ap_sync_channel_write_bias_added_5_3_V = ((bias_added_5_3_V_full_n & ap_channel_done_bias_added_5_3_V) | ap_sync_reg_channel_write_bias_added_5_3_V);

assign ap_sync_channel_write_bias_added_5_4_V = ((bias_added_5_4_V_full_n & ap_channel_done_bias_added_5_4_V) | ap_sync_reg_channel_write_bias_added_5_4_V);

assign ap_sync_channel_write_bias_added_5_5_V = ((bias_added_5_5_V_full_n & ap_channel_done_bias_added_5_5_V) | ap_sync_reg_channel_write_bias_added_5_5_V);

assign ap_sync_channel_write_bias_added_5_6_V = ((bias_added_5_6_V_full_n & ap_channel_done_bias_added_5_6_V) | ap_sync_reg_channel_write_bias_added_5_6_V);

assign ap_sync_channel_write_bias_added_5_7_V = ((bias_added_5_7_V_full_n & ap_channel_done_bias_added_5_7_V) | ap_sync_reg_channel_write_bias_added_5_7_V);

assign ap_sync_channel_write_bias_added_5_8_V = ((bias_added_5_8_V_full_n & ap_channel_done_bias_added_5_8_V) | ap_sync_reg_channel_write_bias_added_5_8_V);

assign ap_sync_channel_write_bias_added_5_9_V = ((bias_added_5_9_V_full_n & ap_channel_done_bias_added_5_9_V) | ap_sync_reg_channel_write_bias_added_5_9_V);

assign ap_sync_channel_write_bias_added_6_0_V = ((bias_added_6_0_V_full_n & ap_channel_done_bias_added_6_0_V) | ap_sync_reg_channel_write_bias_added_6_0_V);

assign ap_sync_channel_write_bias_added_6_10_V = ((bias_added_6_10_V_full_n & ap_channel_done_bias_added_6_10_V) | ap_sync_reg_channel_write_bias_added_6_10_V);

assign ap_sync_channel_write_bias_added_6_11_V = ((bias_added_6_11_V_full_n & ap_channel_done_bias_added_6_11_V) | ap_sync_reg_channel_write_bias_added_6_11_V);

assign ap_sync_channel_write_bias_added_6_12_V = ((bias_added_6_12_V_full_n & ap_channel_done_bias_added_6_12_V) | ap_sync_reg_channel_write_bias_added_6_12_V);

assign ap_sync_channel_write_bias_added_6_13_V = ((bias_added_6_13_V_full_n & ap_channel_done_bias_added_6_13_V) | ap_sync_reg_channel_write_bias_added_6_13_V);

assign ap_sync_channel_write_bias_added_6_14_V = ((bias_added_6_14_V_full_n & ap_channel_done_bias_added_6_14_V) | ap_sync_reg_channel_write_bias_added_6_14_V);

assign ap_sync_channel_write_bias_added_6_15_V = ((bias_added_6_15_V_full_n & ap_channel_done_bias_added_6_15_V) | ap_sync_reg_channel_write_bias_added_6_15_V);

assign ap_sync_channel_write_bias_added_6_16_V = ((bias_added_6_16_V_full_n & ap_channel_done_bias_added_6_16_V) | ap_sync_reg_channel_write_bias_added_6_16_V);

assign ap_sync_channel_write_bias_added_6_17_V = ((bias_added_6_17_V_full_n & ap_channel_done_bias_added_6_17_V) | ap_sync_reg_channel_write_bias_added_6_17_V);

assign ap_sync_channel_write_bias_added_6_18_V = ((bias_added_6_18_V_full_n & ap_channel_done_bias_added_6_18_V) | ap_sync_reg_channel_write_bias_added_6_18_V);

assign ap_sync_channel_write_bias_added_6_19_V = ((bias_added_6_19_V_full_n & ap_channel_done_bias_added_6_19_V) | ap_sync_reg_channel_write_bias_added_6_19_V);

assign ap_sync_channel_write_bias_added_6_1_V = ((bias_added_6_1_V_full_n & ap_channel_done_bias_added_6_1_V) | ap_sync_reg_channel_write_bias_added_6_1_V);

assign ap_sync_channel_write_bias_added_6_20_V = ((bias_added_6_20_V_full_n & ap_channel_done_bias_added_6_20_V) | ap_sync_reg_channel_write_bias_added_6_20_V);

assign ap_sync_channel_write_bias_added_6_21_V = ((bias_added_6_21_V_full_n & ap_channel_done_bias_added_6_21_V) | ap_sync_reg_channel_write_bias_added_6_21_V);

assign ap_sync_channel_write_bias_added_6_22_V = ((bias_added_6_22_V_full_n & ap_channel_done_bias_added_6_22_V) | ap_sync_reg_channel_write_bias_added_6_22_V);

assign ap_sync_channel_write_bias_added_6_23_V = ((bias_added_6_23_V_full_n & ap_channel_done_bias_added_6_23_V) | ap_sync_reg_channel_write_bias_added_6_23_V);

assign ap_sync_channel_write_bias_added_6_24_V = ((bias_added_6_24_V_full_n & ap_channel_done_bias_added_6_24_V) | ap_sync_reg_channel_write_bias_added_6_24_V);

assign ap_sync_channel_write_bias_added_6_25_V = ((bias_added_6_25_V_full_n & ap_channel_done_bias_added_6_25_V) | ap_sync_reg_channel_write_bias_added_6_25_V);

assign ap_sync_channel_write_bias_added_6_2_V = ((bias_added_6_2_V_full_n & ap_channel_done_bias_added_6_2_V) | ap_sync_reg_channel_write_bias_added_6_2_V);

assign ap_sync_channel_write_bias_added_6_3_V = ((bias_added_6_3_V_full_n & ap_channel_done_bias_added_6_3_V) | ap_sync_reg_channel_write_bias_added_6_3_V);

assign ap_sync_channel_write_bias_added_6_4_V = ((bias_added_6_4_V_full_n & ap_channel_done_bias_added_6_4_V) | ap_sync_reg_channel_write_bias_added_6_4_V);

assign ap_sync_channel_write_bias_added_6_5_V = ((bias_added_6_5_V_full_n & ap_channel_done_bias_added_6_5_V) | ap_sync_reg_channel_write_bias_added_6_5_V);

assign ap_sync_channel_write_bias_added_6_6_V = ((bias_added_6_6_V_full_n & ap_channel_done_bias_added_6_6_V) | ap_sync_reg_channel_write_bias_added_6_6_V);

assign ap_sync_channel_write_bias_added_6_7_V = ((bias_added_6_7_V_full_n & ap_channel_done_bias_added_6_7_V) | ap_sync_reg_channel_write_bias_added_6_7_V);

assign ap_sync_channel_write_bias_added_6_8_V = ((bias_added_6_8_V_full_n & ap_channel_done_bias_added_6_8_V) | ap_sync_reg_channel_write_bias_added_6_8_V);

assign ap_sync_channel_write_bias_added_6_9_V = ((bias_added_6_9_V_full_n & ap_channel_done_bias_added_6_9_V) | ap_sync_reg_channel_write_bias_added_6_9_V);

assign ap_sync_channel_write_bias_added_7_0_V = ((bias_added_7_0_V_full_n & ap_channel_done_bias_added_7_0_V) | ap_sync_reg_channel_write_bias_added_7_0_V);

assign ap_sync_channel_write_bias_added_7_10_V = ((bias_added_7_10_V_full_n & ap_channel_done_bias_added_7_10_V) | ap_sync_reg_channel_write_bias_added_7_10_V);

assign ap_sync_channel_write_bias_added_7_11_V = ((bias_added_7_11_V_full_n & ap_channel_done_bias_added_7_11_V) | ap_sync_reg_channel_write_bias_added_7_11_V);

assign ap_sync_channel_write_bias_added_7_12_V = ((bias_added_7_12_V_full_n & ap_channel_done_bias_added_7_12_V) | ap_sync_reg_channel_write_bias_added_7_12_V);

assign ap_sync_channel_write_bias_added_7_13_V = ((bias_added_7_13_V_full_n & ap_channel_done_bias_added_7_13_V) | ap_sync_reg_channel_write_bias_added_7_13_V);

assign ap_sync_channel_write_bias_added_7_14_V = ((bias_added_7_14_V_full_n & ap_channel_done_bias_added_7_14_V) | ap_sync_reg_channel_write_bias_added_7_14_V);

assign ap_sync_channel_write_bias_added_7_15_V = ((bias_added_7_15_V_full_n & ap_channel_done_bias_added_7_15_V) | ap_sync_reg_channel_write_bias_added_7_15_V);

assign ap_sync_channel_write_bias_added_7_16_V = ((bias_added_7_16_V_full_n & ap_channel_done_bias_added_7_16_V) | ap_sync_reg_channel_write_bias_added_7_16_V);

assign ap_sync_channel_write_bias_added_7_17_V = ((bias_added_7_17_V_full_n & ap_channel_done_bias_added_7_17_V) | ap_sync_reg_channel_write_bias_added_7_17_V);

assign ap_sync_channel_write_bias_added_7_18_V = ((bias_added_7_18_V_full_n & ap_channel_done_bias_added_7_18_V) | ap_sync_reg_channel_write_bias_added_7_18_V);

assign ap_sync_channel_write_bias_added_7_19_V = ((bias_added_7_19_V_full_n & ap_channel_done_bias_added_7_19_V) | ap_sync_reg_channel_write_bias_added_7_19_V);

assign ap_sync_channel_write_bias_added_7_1_V = ((bias_added_7_1_V_full_n & ap_channel_done_bias_added_7_1_V) | ap_sync_reg_channel_write_bias_added_7_1_V);

assign ap_sync_channel_write_bias_added_7_20_V = ((bias_added_7_20_V_full_n & ap_channel_done_bias_added_7_20_V) | ap_sync_reg_channel_write_bias_added_7_20_V);

assign ap_sync_channel_write_bias_added_7_21_V = ((bias_added_7_21_V_full_n & ap_channel_done_bias_added_7_21_V) | ap_sync_reg_channel_write_bias_added_7_21_V);

assign ap_sync_channel_write_bias_added_7_22_V = ((bias_added_7_22_V_full_n & ap_channel_done_bias_added_7_22_V) | ap_sync_reg_channel_write_bias_added_7_22_V);

assign ap_sync_channel_write_bias_added_7_23_V = ((bias_added_7_23_V_full_n & ap_channel_done_bias_added_7_23_V) | ap_sync_reg_channel_write_bias_added_7_23_V);

assign ap_sync_channel_write_bias_added_7_24_V = ((bias_added_7_24_V_full_n & ap_channel_done_bias_added_7_24_V) | ap_sync_reg_channel_write_bias_added_7_24_V);

assign ap_sync_channel_write_bias_added_7_25_V = ((bias_added_7_25_V_full_n & ap_channel_done_bias_added_7_25_V) | ap_sync_reg_channel_write_bias_added_7_25_V);

assign ap_sync_channel_write_bias_added_7_2_V = ((bias_added_7_2_V_full_n & ap_channel_done_bias_added_7_2_V) | ap_sync_reg_channel_write_bias_added_7_2_V);

assign ap_sync_channel_write_bias_added_7_3_V = ((bias_added_7_3_V_full_n & ap_channel_done_bias_added_7_3_V) | ap_sync_reg_channel_write_bias_added_7_3_V);

assign ap_sync_channel_write_bias_added_7_4_V = ((bias_added_7_4_V_full_n & ap_channel_done_bias_added_7_4_V) | ap_sync_reg_channel_write_bias_added_7_4_V);

assign ap_sync_channel_write_bias_added_7_5_V = ((bias_added_7_5_V_full_n & ap_channel_done_bias_added_7_5_V) | ap_sync_reg_channel_write_bias_added_7_5_V);

assign ap_sync_channel_write_bias_added_7_6_V = ((bias_added_7_6_V_full_n & ap_channel_done_bias_added_7_6_V) | ap_sync_reg_channel_write_bias_added_7_6_V);

assign ap_sync_channel_write_bias_added_7_7_V = ((bias_added_7_7_V_full_n & ap_channel_done_bias_added_7_7_V) | ap_sync_reg_channel_write_bias_added_7_7_V);

assign ap_sync_channel_write_bias_added_7_8_V = ((bias_added_7_8_V_full_n & ap_channel_done_bias_added_7_8_V) | ap_sync_reg_channel_write_bias_added_7_8_V);

assign ap_sync_channel_write_bias_added_7_9_V = ((bias_added_7_9_V_full_n & ap_channel_done_bias_added_7_9_V) | ap_sync_reg_channel_write_bias_added_7_9_V);

assign ap_sync_channel_write_bias_added_8_0_V = ((bias_added_8_0_V_full_n & ap_channel_done_bias_added_8_0_V) | ap_sync_reg_channel_write_bias_added_8_0_V);

assign ap_sync_channel_write_bias_added_8_10_V = ((bias_added_8_10_V_full_n & ap_channel_done_bias_added_8_10_V) | ap_sync_reg_channel_write_bias_added_8_10_V);

assign ap_sync_channel_write_bias_added_8_11_V = ((bias_added_8_11_V_full_n & ap_channel_done_bias_added_8_11_V) | ap_sync_reg_channel_write_bias_added_8_11_V);

assign ap_sync_channel_write_bias_added_8_12_V = ((bias_added_8_12_V_full_n & ap_channel_done_bias_added_8_12_V) | ap_sync_reg_channel_write_bias_added_8_12_V);

assign ap_sync_channel_write_bias_added_8_13_V = ((bias_added_8_13_V_full_n & ap_channel_done_bias_added_8_13_V) | ap_sync_reg_channel_write_bias_added_8_13_V);

assign ap_sync_channel_write_bias_added_8_14_V = ((bias_added_8_14_V_full_n & ap_channel_done_bias_added_8_14_V) | ap_sync_reg_channel_write_bias_added_8_14_V);

assign ap_sync_channel_write_bias_added_8_15_V = ((bias_added_8_15_V_full_n & ap_channel_done_bias_added_8_15_V) | ap_sync_reg_channel_write_bias_added_8_15_V);

assign ap_sync_channel_write_bias_added_8_16_V = ((bias_added_8_16_V_full_n & ap_channel_done_bias_added_8_16_V) | ap_sync_reg_channel_write_bias_added_8_16_V);

assign ap_sync_channel_write_bias_added_8_17_V = ((bias_added_8_17_V_full_n & ap_channel_done_bias_added_8_17_V) | ap_sync_reg_channel_write_bias_added_8_17_V);

assign ap_sync_channel_write_bias_added_8_18_V = ((bias_added_8_18_V_full_n & ap_channel_done_bias_added_8_18_V) | ap_sync_reg_channel_write_bias_added_8_18_V);

assign ap_sync_channel_write_bias_added_8_19_V = ((bias_added_8_19_V_full_n & ap_channel_done_bias_added_8_19_V) | ap_sync_reg_channel_write_bias_added_8_19_V);

assign ap_sync_channel_write_bias_added_8_1_V = ((bias_added_8_1_V_full_n & ap_channel_done_bias_added_8_1_V) | ap_sync_reg_channel_write_bias_added_8_1_V);

assign ap_sync_channel_write_bias_added_8_20_V = ((bias_added_8_20_V_full_n & ap_channel_done_bias_added_8_20_V) | ap_sync_reg_channel_write_bias_added_8_20_V);

assign ap_sync_channel_write_bias_added_8_21_V = ((bias_added_8_21_V_full_n & ap_channel_done_bias_added_8_21_V) | ap_sync_reg_channel_write_bias_added_8_21_V);

assign ap_sync_channel_write_bias_added_8_22_V = ((bias_added_8_22_V_full_n & ap_channel_done_bias_added_8_22_V) | ap_sync_reg_channel_write_bias_added_8_22_V);

assign ap_sync_channel_write_bias_added_8_23_V = ((bias_added_8_23_V_full_n & ap_channel_done_bias_added_8_23_V) | ap_sync_reg_channel_write_bias_added_8_23_V);

assign ap_sync_channel_write_bias_added_8_24_V = ((bias_added_8_24_V_full_n & ap_channel_done_bias_added_8_24_V) | ap_sync_reg_channel_write_bias_added_8_24_V);

assign ap_sync_channel_write_bias_added_8_25_V = ((bias_added_8_25_V_full_n & ap_channel_done_bias_added_8_25_V) | ap_sync_reg_channel_write_bias_added_8_25_V);

assign ap_sync_channel_write_bias_added_8_2_V = ((bias_added_8_2_V_full_n & ap_channel_done_bias_added_8_2_V) | ap_sync_reg_channel_write_bias_added_8_2_V);

assign ap_sync_channel_write_bias_added_8_3_V = ((bias_added_8_3_V_full_n & ap_channel_done_bias_added_8_3_V) | ap_sync_reg_channel_write_bias_added_8_3_V);

assign ap_sync_channel_write_bias_added_8_4_V = ((bias_added_8_4_V_full_n & ap_channel_done_bias_added_8_4_V) | ap_sync_reg_channel_write_bias_added_8_4_V);

assign ap_sync_channel_write_bias_added_8_5_V = ((bias_added_8_5_V_full_n & ap_channel_done_bias_added_8_5_V) | ap_sync_reg_channel_write_bias_added_8_5_V);

assign ap_sync_channel_write_bias_added_8_6_V = ((bias_added_8_6_V_full_n & ap_channel_done_bias_added_8_6_V) | ap_sync_reg_channel_write_bias_added_8_6_V);

assign ap_sync_channel_write_bias_added_8_7_V = ((bias_added_8_7_V_full_n & ap_channel_done_bias_added_8_7_V) | ap_sync_reg_channel_write_bias_added_8_7_V);

assign ap_sync_channel_write_bias_added_8_8_V = ((bias_added_8_8_V_full_n & ap_channel_done_bias_added_8_8_V) | ap_sync_reg_channel_write_bias_added_8_8_V);

assign ap_sync_channel_write_bias_added_8_9_V = ((bias_added_8_9_V_full_n & ap_channel_done_bias_added_8_9_V) | ap_sync_reg_channel_write_bias_added_8_9_V);

assign ap_sync_channel_write_bias_added_9_0_V = ((bias_added_9_0_V_full_n & ap_channel_done_bias_added_9_0_V) | ap_sync_reg_channel_write_bias_added_9_0_V);

assign ap_sync_channel_write_bias_added_9_10_V = ((bias_added_9_10_V_full_n & ap_channel_done_bias_added_9_10_V) | ap_sync_reg_channel_write_bias_added_9_10_V);

assign ap_sync_channel_write_bias_added_9_11_V = ((bias_added_9_11_V_full_n & ap_channel_done_bias_added_9_11_V) | ap_sync_reg_channel_write_bias_added_9_11_V);

assign ap_sync_channel_write_bias_added_9_12_V = ((bias_added_9_12_V_full_n & ap_channel_done_bias_added_9_12_V) | ap_sync_reg_channel_write_bias_added_9_12_V);

assign ap_sync_channel_write_bias_added_9_13_V = ((bias_added_9_13_V_full_n & ap_channel_done_bias_added_9_13_V) | ap_sync_reg_channel_write_bias_added_9_13_V);

assign ap_sync_channel_write_bias_added_9_14_V = ((bias_added_9_14_V_full_n & ap_channel_done_bias_added_9_14_V) | ap_sync_reg_channel_write_bias_added_9_14_V);

assign ap_sync_channel_write_bias_added_9_15_V = ((bias_added_9_15_V_full_n & ap_channel_done_bias_added_9_15_V) | ap_sync_reg_channel_write_bias_added_9_15_V);

assign ap_sync_channel_write_bias_added_9_16_V = ((bias_added_9_16_V_full_n & ap_channel_done_bias_added_9_16_V) | ap_sync_reg_channel_write_bias_added_9_16_V);

assign ap_sync_channel_write_bias_added_9_17_V = ((bias_added_9_17_V_full_n & ap_channel_done_bias_added_9_17_V) | ap_sync_reg_channel_write_bias_added_9_17_V);

assign ap_sync_channel_write_bias_added_9_18_V = ((bias_added_9_18_V_full_n & ap_channel_done_bias_added_9_18_V) | ap_sync_reg_channel_write_bias_added_9_18_V);

assign ap_sync_channel_write_bias_added_9_19_V = ((bias_added_9_19_V_full_n & ap_channel_done_bias_added_9_19_V) | ap_sync_reg_channel_write_bias_added_9_19_V);

assign ap_sync_channel_write_bias_added_9_1_V = ((bias_added_9_1_V_full_n & ap_channel_done_bias_added_9_1_V) | ap_sync_reg_channel_write_bias_added_9_1_V);

assign ap_sync_channel_write_bias_added_9_20_V = ((bias_added_9_20_V_full_n & ap_channel_done_bias_added_9_20_V) | ap_sync_reg_channel_write_bias_added_9_20_V);

assign ap_sync_channel_write_bias_added_9_21_V = ((bias_added_9_21_V_full_n & ap_channel_done_bias_added_9_21_V) | ap_sync_reg_channel_write_bias_added_9_21_V);

assign ap_sync_channel_write_bias_added_9_22_V = ((bias_added_9_22_V_full_n & ap_channel_done_bias_added_9_22_V) | ap_sync_reg_channel_write_bias_added_9_22_V);

assign ap_sync_channel_write_bias_added_9_23_V = ((bias_added_9_23_V_full_n & ap_channel_done_bias_added_9_23_V) | ap_sync_reg_channel_write_bias_added_9_23_V);

assign ap_sync_channel_write_bias_added_9_24_V = ((bias_added_9_24_V_full_n & ap_channel_done_bias_added_9_24_V) | ap_sync_reg_channel_write_bias_added_9_24_V);

assign ap_sync_channel_write_bias_added_9_25_V = ((bias_added_9_25_V_full_n & ap_channel_done_bias_added_9_25_V) | ap_sync_reg_channel_write_bias_added_9_25_V);

assign ap_sync_channel_write_bias_added_9_2_V = ((bias_added_9_2_V_full_n & ap_channel_done_bias_added_9_2_V) | ap_sync_reg_channel_write_bias_added_9_2_V);

assign ap_sync_channel_write_bias_added_9_3_V = ((bias_added_9_3_V_full_n & ap_channel_done_bias_added_9_3_V) | ap_sync_reg_channel_write_bias_added_9_3_V);

assign ap_sync_channel_write_bias_added_9_4_V = ((bias_added_9_4_V_full_n & ap_channel_done_bias_added_9_4_V) | ap_sync_reg_channel_write_bias_added_9_4_V);

assign ap_sync_channel_write_bias_added_9_5_V = ((bias_added_9_5_V_full_n & ap_channel_done_bias_added_9_5_V) | ap_sync_reg_channel_write_bias_added_9_5_V);

assign ap_sync_channel_write_bias_added_9_6_V = ((bias_added_9_6_V_full_n & ap_channel_done_bias_added_9_6_V) | ap_sync_reg_channel_write_bias_added_9_6_V);

assign ap_sync_channel_write_bias_added_9_7_V = ((bias_added_9_7_V_full_n & ap_channel_done_bias_added_9_7_V) | ap_sync_reg_channel_write_bias_added_9_7_V);

assign ap_sync_channel_write_bias_added_9_8_V = ((bias_added_9_8_V_full_n & ap_channel_done_bias_added_9_8_V) | ap_sync_reg_channel_write_bias_added_9_8_V);

assign ap_sync_channel_write_bias_added_9_9_V = ((bias_added_9_9_V_full_n & ap_channel_done_bias_added_9_9_V) | ap_sync_reg_channel_write_bias_added_9_9_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = p_src_mlp_cpp_lin_U0_ap_done;

assign ap_sync_mvprod_layer_1_U0_ap_ready = (mvprod_layer_1_U0_ap_ready | ap_sync_reg_mvprod_layer_1_U0_ap_ready);

assign ap_sync_mvprod_layer_2_U0_ap_ready = (mvprod_layer_2_U0_ap_ready | ap_sync_reg_mvprod_layer_2_U0_ap_ready);

assign ap_sync_ready = (ap_sync_mvprod_layer_2_U0_ap_ready & ap_sync_mvprod_layer_1_U0_ap_ready & ap_sync_add_bias_pre_L1_U0_ap_ready);

assign classify_U0_ap_continue = digit_full_n;

assign classify_U0_ap_start = L2_out_activ_V_t_empty_n;

assign classify_U0_start_full_n = 1'b1;

assign classify_U0_start_write = 1'b0;

assign input_0_V_address0 = add_bias_pre_L1_U0_input_0_V_address0;

assign input_0_V_address1 = add_bias_pre_L1_U0_input_0_V_address1;

assign input_0_V_ce0 = add_bias_pre_L1_U0_input_0_V_ce0;

assign input_0_V_ce1 = add_bias_pre_L1_U0_input_0_V_ce1;

assign input_0_V_d0 = 18'd0;

assign input_0_V_d1 = 18'd0;

assign input_0_V_we0 = 1'b0;

assign input_0_V_we1 = 1'b0;

assign input_10_V_address0 = add_bias_pre_L1_U0_input_10_V_address0;

assign input_10_V_address1 = add_bias_pre_L1_U0_input_10_V_address1;

assign input_10_V_ce0 = add_bias_pre_L1_U0_input_10_V_ce0;

assign input_10_V_ce1 = add_bias_pre_L1_U0_input_10_V_ce1;

assign input_10_V_d0 = 18'd0;

assign input_10_V_d1 = 18'd0;

assign input_10_V_we0 = 1'b0;

assign input_10_V_we1 = 1'b0;

assign input_11_V_address0 = add_bias_pre_L1_U0_input_11_V_address0;

assign input_11_V_address1 = add_bias_pre_L1_U0_input_11_V_address1;

assign input_11_V_ce0 = add_bias_pre_L1_U0_input_11_V_ce0;

assign input_11_V_ce1 = add_bias_pre_L1_U0_input_11_V_ce1;

assign input_11_V_d0 = 18'd0;

assign input_11_V_d1 = 18'd0;

assign input_11_V_we0 = 1'b0;

assign input_11_V_we1 = 1'b0;

assign input_12_V_address0 = add_bias_pre_L1_U0_input_12_V_address0;

assign input_12_V_address1 = add_bias_pre_L1_U0_input_12_V_address1;

assign input_12_V_ce0 = add_bias_pre_L1_U0_input_12_V_ce0;

assign input_12_V_ce1 = add_bias_pre_L1_U0_input_12_V_ce1;

assign input_12_V_d0 = 18'd0;

assign input_12_V_d1 = 18'd0;

assign input_12_V_we0 = 1'b0;

assign input_12_V_we1 = 1'b0;

assign input_13_V_address0 = add_bias_pre_L1_U0_input_13_V_address0;

assign input_13_V_address1 = add_bias_pre_L1_U0_input_13_V_address1;

assign input_13_V_ce0 = add_bias_pre_L1_U0_input_13_V_ce0;

assign input_13_V_ce1 = add_bias_pre_L1_U0_input_13_V_ce1;

assign input_13_V_d0 = 18'd0;

assign input_13_V_d1 = 18'd0;

assign input_13_V_we0 = 1'b0;

assign input_13_V_we1 = 1'b0;

assign input_14_V_address0 = add_bias_pre_L1_U0_input_14_V_address0;

assign input_14_V_address1 = add_bias_pre_L1_U0_input_14_V_address1;

assign input_14_V_ce0 = add_bias_pre_L1_U0_input_14_V_ce0;

assign input_14_V_ce1 = add_bias_pre_L1_U0_input_14_V_ce1;

assign input_14_V_d0 = 18'd0;

assign input_14_V_d1 = 18'd0;

assign input_14_V_we0 = 1'b0;

assign input_14_V_we1 = 1'b0;

assign input_15_V_address0 = add_bias_pre_L1_U0_input_15_V_address0;

assign input_15_V_address1 = add_bias_pre_L1_U0_input_15_V_address1;

assign input_15_V_ce0 = add_bias_pre_L1_U0_input_15_V_ce0;

assign input_15_V_ce1 = add_bias_pre_L1_U0_input_15_V_ce1;

assign input_15_V_d0 = 18'd0;

assign input_15_V_d1 = 18'd0;

assign input_15_V_we0 = 1'b0;

assign input_15_V_we1 = 1'b0;

assign input_1_V_address0 = add_bias_pre_L1_U0_input_1_V_address0;

assign input_1_V_address1 = add_bias_pre_L1_U0_input_1_V_address1;

assign input_1_V_ce0 = add_bias_pre_L1_U0_input_1_V_ce0;

assign input_1_V_ce1 = add_bias_pre_L1_U0_input_1_V_ce1;

assign input_1_V_d0 = 18'd0;

assign input_1_V_d1 = 18'd0;

assign input_1_V_we0 = 1'b0;

assign input_1_V_we1 = 1'b0;

assign input_2_V_address0 = add_bias_pre_L1_U0_input_2_V_address0;

assign input_2_V_address1 = add_bias_pre_L1_U0_input_2_V_address1;

assign input_2_V_ce0 = add_bias_pre_L1_U0_input_2_V_ce0;

assign input_2_V_ce1 = add_bias_pre_L1_U0_input_2_V_ce1;

assign input_2_V_d0 = 18'd0;

assign input_2_V_d1 = 18'd0;

assign input_2_V_we0 = 1'b0;

assign input_2_V_we1 = 1'b0;

assign input_3_V_address0 = add_bias_pre_L1_U0_input_3_V_address0;

assign input_3_V_address1 = add_bias_pre_L1_U0_input_3_V_address1;

assign input_3_V_ce0 = add_bias_pre_L1_U0_input_3_V_ce0;

assign input_3_V_ce1 = add_bias_pre_L1_U0_input_3_V_ce1;

assign input_3_V_d0 = 18'd0;

assign input_3_V_d1 = 18'd0;

assign input_3_V_we0 = 1'b0;

assign input_3_V_we1 = 1'b0;

assign input_4_V_address0 = add_bias_pre_L1_U0_input_4_V_address0;

assign input_4_V_address1 = add_bias_pre_L1_U0_input_4_V_address1;

assign input_4_V_ce0 = add_bias_pre_L1_U0_input_4_V_ce0;

assign input_4_V_ce1 = add_bias_pre_L1_U0_input_4_V_ce1;

assign input_4_V_d0 = 18'd0;

assign input_4_V_d1 = 18'd0;

assign input_4_V_we0 = 1'b0;

assign input_4_V_we1 = 1'b0;

assign input_5_V_address0 = add_bias_pre_L1_U0_input_5_V_address0;

assign input_5_V_address1 = add_bias_pre_L1_U0_input_5_V_address1;

assign input_5_V_ce0 = add_bias_pre_L1_U0_input_5_V_ce0;

assign input_5_V_ce1 = add_bias_pre_L1_U0_input_5_V_ce1;

assign input_5_V_d0 = 18'd0;

assign input_5_V_d1 = 18'd0;

assign input_5_V_we0 = 1'b0;

assign input_5_V_we1 = 1'b0;

assign input_6_V_address0 = add_bias_pre_L1_U0_input_6_V_address0;

assign input_6_V_address1 = add_bias_pre_L1_U0_input_6_V_address1;

assign input_6_V_ce0 = add_bias_pre_L1_U0_input_6_V_ce0;

assign input_6_V_ce1 = add_bias_pre_L1_U0_input_6_V_ce1;

assign input_6_V_d0 = 18'd0;

assign input_6_V_d1 = 18'd0;

assign input_6_V_we0 = 1'b0;

assign input_6_V_we1 = 1'b0;

assign input_7_V_address0 = add_bias_pre_L1_U0_input_7_V_address0;

assign input_7_V_address1 = add_bias_pre_L1_U0_input_7_V_address1;

assign input_7_V_ce0 = add_bias_pre_L1_U0_input_7_V_ce0;

assign input_7_V_ce1 = add_bias_pre_L1_U0_input_7_V_ce1;

assign input_7_V_d0 = 18'd0;

assign input_7_V_d1 = 18'd0;

assign input_7_V_we0 = 1'b0;

assign input_7_V_we1 = 1'b0;

assign input_8_V_address0 = add_bias_pre_L1_U0_input_8_V_address0;

assign input_8_V_address1 = add_bias_pre_L1_U0_input_8_V_address1;

assign input_8_V_ce0 = add_bias_pre_L1_U0_input_8_V_ce0;

assign input_8_V_ce1 = add_bias_pre_L1_U0_input_8_V_ce1;

assign input_8_V_d0 = 18'd0;

assign input_8_V_d1 = 18'd0;

assign input_8_V_we0 = 1'b0;

assign input_8_V_we1 = 1'b0;

assign input_9_V_address0 = add_bias_pre_L1_U0_input_9_V_address0;

assign input_9_V_address1 = add_bias_pre_L1_U0_input_9_V_address1;

assign input_9_V_ce0 = add_bias_pre_L1_U0_input_9_V_ce0;

assign input_9_V_ce1 = add_bias_pre_L1_U0_input_9_V_ce1;

assign input_9_V_d0 = 18'd0;

assign input_9_V_d1 = 18'd0;

assign input_9_V_we0 = 1'b0;

assign input_9_V_we1 = 1'b0;

assign mvprod_layer_1_U0_ap_continue = L1_no_activ_V_i_full_n;

assign mvprod_layer_1_U0_ap_start = ((ap_sync_reg_mvprod_layer_1_U0_ap_ready ^ 1'b1) & bias_added_9_9_V_empty_n & bias_added_9_8_V_empty_n & bias_added_9_7_V_empty_n & bias_added_9_6_V_empty_n & bias_added_9_5_V_empty_n & bias_added_9_4_V_empty_n & bias_added_9_3_V_empty_n & bias_added_9_2_V_empty_n & bias_added_9_25_V_empty_n & bias_added_9_24_V_empty_n & bias_added_9_23_V_empty_n & bias_added_9_22_V_empty_n & bias_added_9_21_V_empty_n & bias_added_9_20_V_empty_n & bias_added_9_1_V_empty_n & bias_added_9_19_V_empty_n & bias_added_9_18_V_empty_n & bias_added_9_17_V_empty_n & bias_added_9_16_V_empty_n & bias_added_9_15_V_empty_n & bias_added_9_14_V_empty_n & bias_added_9_13_V_empty_n & bias_added_9_12_V_empty_n & bias_added_9_11_V_empty_n & bias_added_9_10_V_empty_n & bias_added_9_0_V_empty_n & bias_added_8_9_V_empty_n & bias_added_8_8_V_empty_n & bias_added_8_7_V_empty_n & bias_added_8_6_V_empty_n & bias_added_8_5_V_empty_n & bias_added_8_4_V_empty_n & bias_added_8_3_V_empty_n & bias_added_8_2_V_empty_n & bias_added_8_25_V_empty_n & bias_added_8_24_V_empty_n & bias_added_8_23_V_empty_n & bias_added_8_22_V_empty_n & bias_added_8_21_V_empty_n & bias_added_8_20_V_empty_n & bias_added_8_1_V_empty_n & bias_added_8_19_V_empty_n & bias_added_8_18_V_empty_n & bias_added_8_17_V_empty_n & bias_added_8_16_V_empty_n & bias_added_8_15_V_empty_n & bias_added_8_14_V_empty_n & bias_added_8_13_V_empty_n & bias_added_8_12_V_empty_n & bias_added_8_11_V_empty_n & bias_added_8_10_V_empty_n & bias_added_8_0_V_empty_n & bias_added_7_9_V_empty_n & bias_added_7_8_V_empty_n & bias_added_7_7_V_empty_n & bias_added_7_6_V_empty_n & bias_added_7_5_V_empty_n & bias_added_7_4_V_empty_n & bias_added_7_3_V_empty_n & bias_added_7_2_V_empty_n & bias_added_7_25_V_empty_n & bias_added_7_24_V_empty_n & bias_added_7_23_V_empty_n & bias_added_7_22_V_empty_n & bias_added_7_21_V_empty_n & bias_added_7_20_V_empty_n & bias_added_7_1_V_empty_n & bias_added_7_19_V_empty_n & bias_added_7_18_V_empty_n & bias_added_7_17_V_empty_n & bias_added_7_16_V_empty_n & bias_added_7_15_V_empty_n & bias_added_7_14_V_empty_n & bias_added_7_13_V_empty_n & bias_added_7_12_V_empty_n & bias_added_7_11_V_empty_n & bias_added_7_10_V_empty_n & bias_added_7_0_V_empty_n & bias_added_6_9_V_empty_n & bias_added_6_8_V_empty_n & bias_added_6_7_V_empty_n & bias_added_6_6_V_empty_n & bias_added_6_5_V_empty_n & bias_added_6_4_V_empty_n & bias_added_6_3_V_empty_n & bias_added_6_2_V_empty_n & bias_added_6_25_V_empty_n & bias_added_6_24_V_empty_n & bias_added_6_23_V_empty_n & bias_added_6_22_V_empty_n & bias_added_6_21_V_empty_n & bias_added_6_20_V_empty_n & bias_added_6_1_V_empty_n & bias_added_6_19_V_empty_n & bias_added_6_18_V_empty_n & bias_added_6_17_V_empty_n & bias_added_6_16_V_empty_n & bias_added_6_15_V_empty_n & bias_added_6_14_V_empty_n & bias_added_6_13_V_empty_n & bias_added_6_12_V_empty_n & bias_added_6_11_V_empty_n & bias_added_6_10_V_empty_n & bias_added_6_0_V_empty_n & bias_added_5_9_V_empty_n & bias_added_5_8_V_empty_n & bias_added_5_7_V_empty_n & bias_added_5_6_V_empty_n & bias_added_5_5_V_empty_n & bias_added_5_4_V_empty_n & bias_added_5_3_V_empty_n & bias_added_5_2_V_empty_n & bias_added_5_25_V_empty_n & bias_added_5_24_V_empty_n & bias_added_5_23_V_empty_n & bias_added_5_22_V_empty_n & bias_added_5_21_V_empty_n & bias_added_5_20_V_empty_n & bias_added_5_1_V_empty_n & bias_added_5_19_V_empty_n & bias_added_5_18_V_empty_n & bias_added_5_17_V_empty_n & bias_added_5_16_V_empty_n & bias_added_5_15_V_empty_n & bias_added_5_14_V_empty_n & bias_added_5_13_V_empty_n & bias_added_5_12_V_empty_n & bias_added_5_11_V_empty_n & bias_added_5_10_V_empty_n & bias_added_5_0_V_empty_n & bias_added_4_9_V_empty_n & bias_added_4_8_V_empty_n & bias_added_4_7_V_empty_n & bias_added_4_6_V_empty_n & bias_added_4_5_V_empty_n & bias_added_4_4_V_empty_n & bias_added_4_3_V_empty_n & bias_added_4_2_V_empty_n & bias_added_4_25_V_empty_n & bias_added_4_24_V_empty_n & bias_added_4_23_V_empty_n & bias_added_4_22_V_empty_n & bias_added_4_21_V_empty_n & bias_added_4_20_V_empty_n & bias_added_4_1_V_empty_n & bias_added_4_19_V_empty_n & bias_added_4_18_V_empty_n & bias_added_4_17_V_empty_n & bias_added_4_16_V_empty_n & bias_added_4_15_V_empty_n & bias_added_4_14_V_empty_n & bias_added_4_13_V_empty_n & bias_added_4_12_V_empty_n & bias_added_4_11_V_empty_n & bias_added_4_10_V_empty_n & bias_added_4_0_V_empty_n & bias_added_3_9_V_empty_n & bias_added_3_8_V_empty_n & bias_added_3_7_V_empty_n & bias_added_3_6_V_empty_n & bias_added_3_5_V_empty_n & bias_added_3_4_V_empty_n & bias_added_3_3_V_empty_n & bias_added_3_2_V_empty_n & bias_added_3_25_V_empty_n & bias_added_3_24_V_empty_n & bias_added_3_23_V_empty_n & bias_added_3_22_V_empty_n & bias_added_3_21_V_empty_n & bias_added_3_20_V_empty_n & bias_added_3_1_V_empty_n & bias_added_3_19_V_empty_n & bias_added_3_18_V_empty_n & bias_added_3_17_V_empty_n & bias_added_3_16_V_empty_n & bias_added_3_15_V_empty_n & bias_added_3_14_V_empty_n & bias_added_3_13_V_empty_n & bias_added_3_12_V_empty_n & bias_added_3_11_V_empty_n & bias_added_3_10_V_empty_n & bias_added_3_0_V_empty_n & bias_added_2_9_V_empty_n & bias_added_2_8_V_empty_n & bias_added_2_7_V_empty_n & bias_added_2_6_V_empty_n & bias_added_2_5_V_empty_n & bias_added_2_4_V_empty_n & bias_added_2_3_V_empty_n & bias_added_2_2_V_empty_n & bias_added_2_25_V_empty_n & bias_added_2_24_V_empty_n & bias_added_2_23_V_empty_n & bias_added_2_22_V_empty_n & bias_added_2_21_V_empty_n & bias_added_2_20_V_empty_n & bias_added_2_1_V_empty_n & bias_added_2_19_V_empty_n & bias_added_2_18_V_empty_n & bias_added_2_17_V_empty_n & bias_added_2_16_V_empty_n & bias_added_2_15_V_empty_n & bias_added_2_14_V_empty_n & bias_added_2_13_V_empty_n & bias_added_2_12_V_empty_n & bias_added_2_11_V_empty_n & bias_added_2_10_V_empty_n & bias_added_2_0_V_empty_n & bias_added_1_9_V_empty_n & bias_added_1_8_V_empty_n & bias_added_1_7_V_empty_n & bias_added_1_6_V_empty_n & bias_added_1_5_V_empty_n & bias_added_1_4_V_empty_n & bias_added_1_3_V_empty_n & bias_added_1_2_V_empty_n & bias_added_1_25_V_empty_n & bias_added_1_24_V_empty_n & bias_added_1_23_V_empty_n & bias_added_1_22_V_empty_n & bias_added_1_21_V_empty_n & bias_added_1_20_V_empty_n & bias_added_1_1_V_empty_n & bias_added_1_19_V_empty_n & bias_added_1_18_V_empty_n & bias_added_1_17_V_empty_n & bias_added_1_16_V_empty_n & bias_added_1_15_V_empty_n & bias_added_1_14_V_empty_n & bias_added_1_13_V_empty_n & bias_added_1_12_V_empty_n & bias_added_1_11_V_empty_n & bias_added_1_10_V_empty_n & bias_added_1_0_V_empty_n & bias_added_15_9_V_empty_n & bias_added_15_8_V_empty_n & bias_added_15_7_V_empty_n & bias_added_15_6_V_empty_n & bias_added_15_5_V_empty_n & bias_added_15_4_V_empty_n & bias_added_15_3_V_empty_n & bias_added_15_2_V_empty_n & bias_added_15_1_V_empty_n & bias_added_15_10_V_empty_n & bias_added_15_0_V_empty_n & bias_added_14_9_V_empty_n & bias_added_14_8_V_empty_n & bias_added_14_7_V_empty_n & bias_added_14_6_V_empty_n & bias_added_14_5_V_empty_n & bias_added_14_4_V_empty_n & bias_added_14_3_V_empty_n & bias_added_14_2_V_empty_n & bias_added_14_25_V_empty_n & bias_added_14_24_V_empty_n & bias_added_14_23_V_empty_n & bias_added_14_22_V_empty_n & bias_added_14_21_V_empty_n & bias_added_14_20_V_empty_n & bias_added_14_1_V_empty_n & bias_added_14_19_V_empty_n & bias_added_14_18_V_empty_n & bias_added_14_17_V_empty_n & bias_added_14_16_V_empty_n & bias_added_14_15_V_empty_n & bias_added_14_14_V_empty_n & bias_added_14_13_V_empty_n & bias_added_14_12_V_empty_n & bias_added_14_11_V_empty_n & bias_added_14_10_V_empty_n & bias_added_14_0_V_empty_n & bias_added_13_9_V_empty_n & bias_added_13_8_V_empty_n & bias_added_13_7_V_empty_n & bias_added_13_6_V_empty_n & bias_added_13_5_V_empty_n & bias_added_13_4_V_empty_n & bias_added_13_3_V_empty_n & bias_added_13_2_V_empty_n & bias_added_13_25_V_empty_n & bias_added_13_24_V_empty_n & bias_added_13_23_V_empty_n & bias_added_13_22_V_empty_n & bias_added_13_21_V_empty_n & bias_added_13_20_V_empty_n & bias_added_13_1_V_empty_n & bias_added_13_19_V_empty_n & bias_added_13_18_V_empty_n & bias_added_13_17_V_empty_n & bias_added_13_16_V_empty_n & bias_added_13_15_V_empty_n & bias_added_13_14_V_empty_n & bias_added_13_13_V_empty_n & bias_added_13_12_V_empty_n & bias_added_13_11_V_empty_n & bias_added_13_10_V_empty_n & bias_added_13_0_V_empty_n & bias_added_12_9_V_empty_n & bias_added_12_8_V_empty_n & bias_added_12_7_V_empty_n & bias_added_12_6_V_empty_n & bias_added_12_5_V_empty_n & bias_added_12_4_V_empty_n & bias_added_12_3_V_empty_n & bias_added_12_2_V_empty_n & bias_added_12_25_V_empty_n & bias_added_12_24_V_empty_n & bias_added_12_23_V_empty_n & bias_added_12_22_V_empty_n & bias_added_12_21_V_empty_n & bias_added_12_20_V_empty_n & bias_added_12_1_V_empty_n & bias_added_12_19_V_empty_n & bias_added_12_18_V_empty_n & bias_added_12_17_V_empty_n & bias_added_12_16_V_empty_n & bias_added_12_15_V_empty_n & bias_added_12_14_V_empty_n & bias_added_12_13_V_empty_n & bias_added_12_12_V_empty_n & bias_added_12_11_V_empty_n & bias_added_12_10_V_empty_n & bias_added_12_0_V_empty_n & bias_added_11_9_V_empty_n & bias_added_11_8_V_empty_n & bias_added_11_7_V_empty_n & bias_added_11_6_V_empty_n & bias_added_11_5_V_empty_n & bias_added_11_4_V_empty_n & bias_added_11_3_V_empty_n & bias_added_11_2_V_empty_n & bias_added_11_25_V_empty_n & bias_added_11_24_V_empty_n & bias_added_11_23_V_empty_n & bias_added_11_22_V_empty_n & bias_added_11_21_V_empty_n & bias_added_11_20_V_empty_n & bias_added_11_1_V_empty_n & bias_added_11_19_V_empty_n & bias_added_11_18_V_empty_n & bias_added_11_17_V_empty_n & bias_added_11_16_V_empty_n & bias_added_11_15_V_empty_n & bias_added_11_14_V_empty_n & bias_added_11_13_V_empty_n & bias_added_11_12_V_empty_n & bias_added_11_11_V_empty_n & bias_added_11_10_V_empty_n & bias_added_11_0_V_empty_n & bias_added_10_9_V_empty_n & bias_added_10_8_V_empty_n & bias_added_10_7_V_empty_n & bias_added_10_6_V_empty_n & bias_added_10_5_V_empty_n & bias_added_10_4_V_empty_n & bias_added_10_3_V_empty_n & bias_added_10_2_V_empty_n & bias_added_10_25_V_empty_n & bias_added_10_24_V_empty_n & bias_added_10_23_V_empty_n & bias_added_10_22_V_empty_n & bias_added_10_21_V_empty_n & bias_added_10_20_V_empty_n & bias_added_10_1_V_empty_n & bias_added_10_19_V_empty_n & bias_added_10_18_V_empty_n & bias_added_10_17_V_empty_n & bias_added_10_16_V_empty_n & bias_added_10_15_V_empty_n & bias_added_10_14_V_empty_n & bias_added_10_13_V_empty_n & bias_added_10_12_V_empty_n & bias_added_10_11_V_empty_n & bias_added_10_10_V_empty_n & bias_added_10_0_V_empty_n & bias_added_0_9_V_empty_n & bias_added_0_8_V_empty_n & bias_added_0_7_V_empty_n & bias_added_0_6_V_empty_n & bias_added_0_5_V_empty_n & bias_added_0_4_V_empty_n & bias_added_0_3_V_empty_n & bias_added_0_2_V_empty_n & bias_added_0_25_V_empty_n & bias_added_0_24_V_empty_n & bias_added_0_23_V_empty_n & bias_added_0_22_V_empty_n & bias_added_0_21_V_empty_n & bias_added_0_20_V_empty_n & bias_added_0_1_V_empty_n & bias_added_0_19_V_empty_n & bias_added_0_18_V_empty_n & bias_added_0_17_V_empty_n & bias_added_0_16_V_empty_n & bias_added_0_15_V_empty_n & bias_added_0_14_V_empty_n & bias_added_0_13_V_empty_n & bias_added_0_12_V_empty_n & bias_added_0_11_V_empty_n & bias_added_0_10_V_empty_n & ap_start);

assign mvprod_layer_1_U0_result_V_full_n = L1_no_activ_V_i_full_n;

assign mvprod_layer_1_U0_start_full_n = 1'b1;

assign mvprod_layer_1_U0_start_write = 1'b0;

assign mvprod_layer_2_U0_ap_continue = L2_out_V_i_full_n;

assign mvprod_layer_2_U0_ap_start = ((ap_sync_reg_mvprod_layer_2_U0_ap_ready ^ 1'b1) & ap_start & L2_bias_added_V_t_empty_n);

assign mvprod_layer_2_U0_result_V_full_n = L2_out_V_i_full_n;

assign mvprod_layer_2_U0_start_full_n = 1'b1;

assign mvprod_layer_2_U0_start_write = 1'b0;

assign p_src_mlp_cpp_lin_U0_ap_continue = 1'b1;

assign p_src_mlp_cpp_lin_U0_ap_start = digit_load_loc_chann_empty_n;

assign p_src_mlp_cpp_lin_U0_start_full_n = 1'b1;

assign p_src_mlp_cpp_lin_U0_start_write = 1'b0;

assign sigmoid_activation_L_1_U0_ap_continue = L1_activ_V_i_full_n;

assign sigmoid_activation_L_1_U0_ap_start = L1_no_activ_V_t_empty_n;

assign sigmoid_activation_L_1_U0_result_V_full_n = L1_activ_V_i_full_n;

assign sigmoid_activation_L_1_U0_start_full_n = 1'b1;

assign sigmoid_activation_L_1_U0_start_write = 1'b0;

assign sigmoid_activation_L_U0_ap_continue = L2_out_activ_V_i_full_n;

assign sigmoid_activation_L_U0_ap_start = L2_out_V_t_empty_n;

assign sigmoid_activation_L_U0_result_V_full_n = L2_out_activ_V_i_full_n;

assign sigmoid_activation_L_U0_start_full_n = 1'b1;

assign sigmoid_activation_L_U0_start_write = 1'b0;

assign tmp_p_src_mlp_cpp_lin_fu_634_ap_return = 32'd0;

assign weights_L1_0_V_address0 = mvprod_layer_1_U0_matrix_0_V_address0;

assign weights_L1_0_V_address1 = mvprod_layer_1_U0_matrix_0_V_address1;

assign weights_L1_0_V_ce0 = mvprod_layer_1_U0_matrix_0_V_ce0;

assign weights_L1_0_V_ce1 = mvprod_layer_1_U0_matrix_0_V_ce1;

assign weights_L1_0_V_d0 = 18'd0;

assign weights_L1_0_V_d1 = 18'd0;

assign weights_L1_0_V_we0 = 1'b0;

assign weights_L1_0_V_we1 = 1'b0;

assign weights_L1_10_V_address0 = mvprod_layer_1_U0_matrix_10_V_address0;

assign weights_L1_10_V_address1 = mvprod_layer_1_U0_matrix_10_V_address1;

assign weights_L1_10_V_ce0 = mvprod_layer_1_U0_matrix_10_V_ce0;

assign weights_L1_10_V_ce1 = mvprod_layer_1_U0_matrix_10_V_ce1;

assign weights_L1_10_V_d0 = 18'd0;

assign weights_L1_10_V_d1 = 18'd0;

assign weights_L1_10_V_we0 = 1'b0;

assign weights_L1_10_V_we1 = 1'b0;

assign weights_L1_11_V_address0 = mvprod_layer_1_U0_matrix_11_V_address0;

assign weights_L1_11_V_address1 = mvprod_layer_1_U0_matrix_11_V_address1;

assign weights_L1_11_V_ce0 = mvprod_layer_1_U0_matrix_11_V_ce0;

assign weights_L1_11_V_ce1 = mvprod_layer_1_U0_matrix_11_V_ce1;

assign weights_L1_11_V_d0 = 18'd0;

assign weights_L1_11_V_d1 = 18'd0;

assign weights_L1_11_V_we0 = 1'b0;

assign weights_L1_11_V_we1 = 1'b0;

assign weights_L1_12_V_address0 = mvprod_layer_1_U0_matrix_12_V_address0;

assign weights_L1_12_V_address1 = mvprod_layer_1_U0_matrix_12_V_address1;

assign weights_L1_12_V_ce0 = mvprod_layer_1_U0_matrix_12_V_ce0;

assign weights_L1_12_V_ce1 = mvprod_layer_1_U0_matrix_12_V_ce1;

assign weights_L1_12_V_d0 = 18'd0;

assign weights_L1_12_V_d1 = 18'd0;

assign weights_L1_12_V_we0 = 1'b0;

assign weights_L1_12_V_we1 = 1'b0;

assign weights_L1_13_V_address0 = mvprod_layer_1_U0_matrix_13_V_address0;

assign weights_L1_13_V_address1 = mvprod_layer_1_U0_matrix_13_V_address1;

assign weights_L1_13_V_ce0 = mvprod_layer_1_U0_matrix_13_V_ce0;

assign weights_L1_13_V_ce1 = mvprod_layer_1_U0_matrix_13_V_ce1;

assign weights_L1_13_V_d0 = 18'd0;

assign weights_L1_13_V_d1 = 18'd0;

assign weights_L1_13_V_we0 = 1'b0;

assign weights_L1_13_V_we1 = 1'b0;

assign weights_L1_14_V_address0 = mvprod_layer_1_U0_matrix_14_V_address0;

assign weights_L1_14_V_address1 = mvprod_layer_1_U0_matrix_14_V_address1;

assign weights_L1_14_V_ce0 = mvprod_layer_1_U0_matrix_14_V_ce0;

assign weights_L1_14_V_ce1 = mvprod_layer_1_U0_matrix_14_V_ce1;

assign weights_L1_14_V_d0 = 18'd0;

assign weights_L1_14_V_d1 = 18'd0;

assign weights_L1_14_V_we0 = 1'b0;

assign weights_L1_14_V_we1 = 1'b0;

assign weights_L1_15_V_address0 = mvprod_layer_1_U0_matrix_15_V_address0;

assign weights_L1_15_V_address1 = mvprod_layer_1_U0_matrix_15_V_address1;

assign weights_L1_15_V_ce0 = mvprod_layer_1_U0_matrix_15_V_ce0;

assign weights_L1_15_V_ce1 = mvprod_layer_1_U0_matrix_15_V_ce1;

assign weights_L1_15_V_d0 = 18'd0;

assign weights_L1_15_V_d1 = 18'd0;

assign weights_L1_15_V_we0 = 1'b0;

assign weights_L1_15_V_we1 = 1'b0;

assign weights_L1_1_V_address0 = mvprod_layer_1_U0_matrix_1_V_address0;

assign weights_L1_1_V_address1 = mvprod_layer_1_U0_matrix_1_V_address1;

assign weights_L1_1_V_ce0 = mvprod_layer_1_U0_matrix_1_V_ce0;

assign weights_L1_1_V_ce1 = mvprod_layer_1_U0_matrix_1_V_ce1;

assign weights_L1_1_V_d0 = 18'd0;

assign weights_L1_1_V_d1 = 18'd0;

assign weights_L1_1_V_we0 = 1'b0;

assign weights_L1_1_V_we1 = 1'b0;

assign weights_L1_2_V_address0 = mvprod_layer_1_U0_matrix_2_V_address0;

assign weights_L1_2_V_address1 = mvprod_layer_1_U0_matrix_2_V_address1;

assign weights_L1_2_V_ce0 = mvprod_layer_1_U0_matrix_2_V_ce0;

assign weights_L1_2_V_ce1 = mvprod_layer_1_U0_matrix_2_V_ce1;

assign weights_L1_2_V_d0 = 18'd0;

assign weights_L1_2_V_d1 = 18'd0;

assign weights_L1_2_V_we0 = 1'b0;

assign weights_L1_2_V_we1 = 1'b0;

assign weights_L1_3_V_address0 = mvprod_layer_1_U0_matrix_3_V_address0;

assign weights_L1_3_V_address1 = mvprod_layer_1_U0_matrix_3_V_address1;

assign weights_L1_3_V_ce0 = mvprod_layer_1_U0_matrix_3_V_ce0;

assign weights_L1_3_V_ce1 = mvprod_layer_1_U0_matrix_3_V_ce1;

assign weights_L1_3_V_d0 = 18'd0;

assign weights_L1_3_V_d1 = 18'd0;

assign weights_L1_3_V_we0 = 1'b0;

assign weights_L1_3_V_we1 = 1'b0;

assign weights_L1_4_V_address0 = mvprod_layer_1_U0_matrix_4_V_address0;

assign weights_L1_4_V_address1 = mvprod_layer_1_U0_matrix_4_V_address1;

assign weights_L1_4_V_ce0 = mvprod_layer_1_U0_matrix_4_V_ce0;

assign weights_L1_4_V_ce1 = mvprod_layer_1_U0_matrix_4_V_ce1;

assign weights_L1_4_V_d0 = 18'd0;

assign weights_L1_4_V_d1 = 18'd0;

assign weights_L1_4_V_we0 = 1'b0;

assign weights_L1_4_V_we1 = 1'b0;

assign weights_L1_5_V_address0 = mvprod_layer_1_U0_matrix_5_V_address0;

assign weights_L1_5_V_address1 = mvprod_layer_1_U0_matrix_5_V_address1;

assign weights_L1_5_V_ce0 = mvprod_layer_1_U0_matrix_5_V_ce0;

assign weights_L1_5_V_ce1 = mvprod_layer_1_U0_matrix_5_V_ce1;

assign weights_L1_5_V_d0 = 18'd0;

assign weights_L1_5_V_d1 = 18'd0;

assign weights_L1_5_V_we0 = 1'b0;

assign weights_L1_5_V_we1 = 1'b0;

assign weights_L1_6_V_address0 = mvprod_layer_1_U0_matrix_6_V_address0;

assign weights_L1_6_V_address1 = mvprod_layer_1_U0_matrix_6_V_address1;

assign weights_L1_6_V_ce0 = mvprod_layer_1_U0_matrix_6_V_ce0;

assign weights_L1_6_V_ce1 = mvprod_layer_1_U0_matrix_6_V_ce1;

assign weights_L1_6_V_d0 = 18'd0;

assign weights_L1_6_V_d1 = 18'd0;

assign weights_L1_6_V_we0 = 1'b0;

assign weights_L1_6_V_we1 = 1'b0;

assign weights_L1_7_V_address0 = mvprod_layer_1_U0_matrix_7_V_address0;

assign weights_L1_7_V_address1 = mvprod_layer_1_U0_matrix_7_V_address1;

assign weights_L1_7_V_ce0 = mvprod_layer_1_U0_matrix_7_V_ce0;

assign weights_L1_7_V_ce1 = mvprod_layer_1_U0_matrix_7_V_ce1;

assign weights_L1_7_V_d0 = 18'd0;

assign weights_L1_7_V_d1 = 18'd0;

assign weights_L1_7_V_we0 = 1'b0;

assign weights_L1_7_V_we1 = 1'b0;

assign weights_L1_8_V_address0 = mvprod_layer_1_U0_matrix_8_V_address0;

assign weights_L1_8_V_address1 = mvprod_layer_1_U0_matrix_8_V_address1;

assign weights_L1_8_V_ce0 = mvprod_layer_1_U0_matrix_8_V_ce0;

assign weights_L1_8_V_ce1 = mvprod_layer_1_U0_matrix_8_V_ce1;

assign weights_L1_8_V_d0 = 18'd0;

assign weights_L1_8_V_d1 = 18'd0;

assign weights_L1_8_V_we0 = 1'b0;

assign weights_L1_8_V_we1 = 1'b0;

assign weights_L1_9_V_address0 = mvprod_layer_1_U0_matrix_9_V_address0;

assign weights_L1_9_V_address1 = mvprod_layer_1_U0_matrix_9_V_address1;

assign weights_L1_9_V_ce0 = mvprod_layer_1_U0_matrix_9_V_ce0;

assign weights_L1_9_V_ce1 = mvprod_layer_1_U0_matrix_9_V_ce1;

assign weights_L1_9_V_d0 = 18'd0;

assign weights_L1_9_V_d1 = 18'd0;

assign weights_L1_9_V_we0 = 1'b0;

assign weights_L1_9_V_we1 = 1'b0;

assign weights_L2_V_address0 = mvprod_layer_2_U0_matrix_V_address0;

assign weights_L2_V_address1 = mvprod_layer_2_U0_matrix_V_address1;

assign weights_L2_V_ce0 = mvprod_layer_2_U0_matrix_V_ce0;

assign weights_L2_V_ce1 = mvprod_layer_2_U0_matrix_V_ce1;

assign weights_L2_V_d0 = 18'd0;

assign weights_L2_V_d1 = 18'd0;

assign weights_L2_V_we0 = 1'b0;

assign weights_L2_V_we1 = 1'b0;

endmodule //mlp
