Classic Timing Analyzer report for compteur2bcd
Thu Sep 07 09:05:59 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'H'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.536 ns                         ; C            ; cpt_value[2] ; --         ; H        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.655 ns                         ; cpt_value[2] ; S[2]         ; H          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.021 ns                         ; C            ; cpt_value[1] ; --         ; H        ; 0            ;
; Clock Setup: 'H'             ; N/A   ; None          ; 442.67 MHz ( period = 2.259 ns ) ; cpt_value[1] ; cpt_value[2] ; H          ; H        ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; H               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'H'                                                                                                                                                                                 ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 442.67 MHz ( period = 2.259 ns )               ; cpt_value[1] ; cpt_value[1] ; H          ; H        ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 442.67 MHz ( period = 2.259 ns )               ; cpt_value[1] ; cpt_value[3] ; H          ; H        ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 442.67 MHz ( period = 2.259 ns )               ; cpt_value[1] ; cpt_value[2] ; H          ; H        ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[2] ; cpt_value[1] ; H          ; H        ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[2] ; cpt_value[3] ; H          ; H        ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[2] ; cpt_value[2] ; H          ; H        ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[3] ; cpt_value[1] ; H          ; H        ; None                        ; None                      ; 1.870 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[3] ; cpt_value[3] ; H          ; H        ; None                        ; None                      ; 1.870 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[3] ; cpt_value[2] ; H          ; H        ; None                        ; None                      ; 1.870 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[0] ; cpt_value[1] ; H          ; H        ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[0] ; cpt_value[3] ; H          ; H        ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[0] ; cpt_value[2] ; H          ; H        ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cpt_value[0] ; cpt_value[0] ; H          ; H        ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To           ; To Clock ;
+-------+--------------+------------+------+--------------+----------+
; N/A   ; None         ; 0.536 ns   ; C    ; cpt_value[1] ; H        ;
; N/A   ; None         ; 0.536 ns   ; C    ; cpt_value[3] ; H        ;
; N/A   ; None         ; 0.536 ns   ; C    ; cpt_value[2] ; H        ;
+-------+--------------+------------+------+--------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+--------------+------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To   ; From Clock ;
+-------+--------------+------------+--------------+------+------------+
; N/A   ; None         ; 7.655 ns   ; cpt_value[2] ; S[2] ; H          ;
; N/A   ; None         ; 7.552 ns   ; cpt_value[0] ; S[0] ; H          ;
; N/A   ; None         ; 7.549 ns   ; cpt_value[1] ; S[1] ; H          ;
; N/A   ; None         ; 7.536 ns   ; cpt_value[3] ; S[3] ; H          ;
+-------+--------------+------------+--------------+------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To           ; To Clock ;
+---------------+-------------+-----------+------+--------------+----------+
; N/A           ; None        ; 1.021 ns  ; C    ; cpt_value[1] ; H        ;
; N/A           ; None        ; 1.020 ns  ; C    ; cpt_value[2] ; H        ;
; N/A           ; None        ; 1.015 ns  ; C    ; cpt_value[3] ; H        ;
+---------------+-------------+-----------+------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 07 09:05:58 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compteur2bcd -c compteur2bcd --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "H" is an undefined clock
Info: Clock "H" has Internal fmax of 442.67 MHz between source register "cpt_value[1]" and destination register "cpt_value[1]" (period= 2.259 ns)
    Info: + Longest register to register delay is 2.045 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value[1]'
        Info: 2: + IC(0.333 ns) + CELL(0.438 ns) = 0.771 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 1; COMB Node = 'cpt_value[0]~23'
        Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 1.161 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 3; COMB Node = 'cpt_value[0]~24'
        Info: 4: + IC(0.225 ns) + CELL(0.659 ns) = 2.045 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value[1]'
        Info: Total cell delay = 1.247 ns ( 60.98 % )
        Info: Total interconnect delay = 0.798 ns ( 39.02 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "H" to destination register is 3.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
            Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value[1]'
            Info: Total cell delay = 1.399 ns ( 40.12 % )
            Info: Total interconnect delay = 2.088 ns ( 59.88 % )
        Info: - Longest clock path from clock "H" to source register is 3.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
            Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value[1]'
            Info: Total cell delay = 1.399 ns ( 40.12 % )
            Info: Total interconnect delay = 2.088 ns ( 59.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "cpt_value[1]" (data pin = "C", clock pin = "H") is 0.536 ns
    Info: + Longest pin to register delay is 4.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'C'
        Info: 2: + IC(1.366 ns) + CELL(0.420 ns) = 2.785 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 1; COMB Node = 'cpt_value[0]~23'
        Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.175 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 3; COMB Node = 'cpt_value[0]~24'
        Info: 4: + IC(0.225 ns) + CELL(0.659 ns) = 4.059 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value[1]'
        Info: Total cell delay = 2.228 ns ( 54.89 % )
        Info: Total interconnect delay = 1.831 ns ( 45.11 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "H" to destination register is 3.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
        Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value[1]'
        Info: Total cell delay = 1.399 ns ( 40.12 % )
        Info: Total interconnect delay = 2.088 ns ( 59.88 % )
Info: tco from clock "H" to destination pin "S[2]" through register "cpt_value[2]" is 7.655 ns
    Info: + Longest clock path from clock "H" to source register is 3.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
        Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N15; Fanout = 4; REG Node = 'cpt_value[2]'
        Info: Total cell delay = 1.399 ns ( 40.12 % )
        Info: Total interconnect delay = 2.088 ns ( 59.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N15; Fanout = 4; REG Node = 'cpt_value[2]'
        Info: 2: + IC(1.130 ns) + CELL(2.788 ns) = 3.918 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'S[2]'
        Info: Total cell delay = 2.788 ns ( 71.16 % )
        Info: Total interconnect delay = 1.130 ns ( 28.84 % )
Info: th for register "cpt_value[1]" (data pin = "C", clock pin = "H") is 1.021 ns
    Info: + Longest clock path from clock "H" to destination register is 3.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'
        Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value[1]'
        Info: Total cell delay = 1.399 ns ( 40.12 % )
        Info: Total interconnect delay = 2.088 ns ( 59.88 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.732 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'C'
        Info: 2: + IC(1.367 ns) + CELL(0.366 ns) = 2.732 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value[1]'
        Info: Total cell delay = 1.365 ns ( 49.96 % )
        Info: Total interconnect delay = 1.367 ns ( 50.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Sep 07 09:05:59 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


