$date
   Mon Aug 11 22:14:16 2025
$end

$version
  2023.2
  $dumpfile ("dump.vcd") 
$end

$timescale
  1ps
$end

$scope module Using_Always_Block $end
$var reg 1 ! clk $end
$var reg 1 " clk_25MHz $end
$var reg 1 # clk_50MHz $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
0#
0$
$end

#5000
1!

#10000
0!
1"

#15000
1!

#20000
0!
0"
1#

#25000
1!

#30000
0!
1"

#35000
1!

#40000
0!
0"
0#

#45000
1!

#50000
0!
1"

#55000
1!

#60000
0!
0"
1#

#65000
1!

#70000
0!
1"

#75000
1!

#80000
0!
0"
0#

#85000
1!

#90000
0!
1"

#95000
1!

#100000
0!
0"
1#

#105000
1!

#110000
0!
1"

#115000
1!

#120000
0!
0"
0#

#125000
1!

#130000
0!
1"

#135000
1!

#140000
0!
0"
1#

#145000
1!

#150000
0!
1"

#155000
1!

#160000
0!
0"
0#

#165000
1!

#170000
0!
1"

#175000
1!

#180000
0!
0"
1#

#185000
1!

#190000
0!
1"
