set_max_delay 4.0 -rise -from [get_clocks {core_clk}] -fall_from [get_ports {clk0}] -rise_through pin2 -fall_through [get_pins flop_Q] -to and1 -rise_to clk* -fall_to xor1 -ignore_clock_latency -reset_path
