INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pikachu/Desktop/Hardware course design/Experiment_1/Experiment_1.srcs/sim_1/new/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
