<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="1"><name>RX_CLK_P</name><period>1.66667</period><waveform>0 0.833335</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { RX_CLK_P }]</orig_string><macro><type>PORT</type><pattern>RX_CLK_P</pattern></macro></source><comment/><origin><file>E:/Suneel/Core/CoreRXIODBitAlign/SVN_CheckOut/CoreRxIODBitAlign_PF_HSVKit_1200_Mbps/CoreRxIODBitAlign_new_1000Mbps_updaCPZ/designer/IOG_IOD_DDRX4_COMP/place_route.sdc</file><line>7</line></origin></clock><clock Id="2"><name>REF_CLK_0</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { REF_CLK_0 }]</orig_string><macro><type>PORT</type><pattern>REF_CLK_0</pattern></macro></source><comment/><origin><file>E:/Suneel/Core/CoreRXIODBitAlign/SVN_CheckOut/CoreRxIODBitAlign_PF_HSVKit_1200_Mbps/CoreRxIODBitAlign_new_1000Mbps_updaCPZ/designer/IOG_IOD_DDRX4_COMP/place_route.sdc</file><line>8</line></origin></clock><generated_clock Id="3"><name>IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0/OUT0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0/OUT0 }]</orig_string><macro><type>PIN</type><pattern>IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0:OUT0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0:REF_CLK_0 </pattern></macro></master><mult_factor>5</mult_factor><div_factor>1</div_factor><comment/><edges/><edge_shift/><origin><file>E:/Suneel/Core/CoreRXIODBitAlign/SVN_CheckOut/CoreRxIODBitAlign_PF_HSVKit_1200_Mbps/CoreRxIODBitAlign_new_1000Mbps_updaCPZ/designer/IOG_IOD_DDRX4_COMP/place_route.sdc</file><line>9</line></origin></generated_clock><generated_clock Id="4"><name>IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0/OUT2</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0/OUT2 }]</orig_string><macro><type>PIN</type><pattern>IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0:OUT2</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>IOG_IOD_CLOCK_0/IOG_IOD_CLOCK_0/pll_inst_0:REF_CLK_0 </pattern></macro></master><mult_factor>5</mult_factor><div_factor>4</div_factor><comment/><edges/><edge_shift/><origin><file>E:/Suneel/Core/CoreRXIODBitAlign/SVN_CheckOut/CoreRxIODBitAlign_PF_HSVKit_1200_Mbps/CoreRxIODBitAlign_new_1000Mbps_updaCPZ/designer/IOG_IOD_DDRX4_COMP/place_route.sdc</file><line>10</line></origin></generated_clock><generated_clock Id="5"><name>IOG_IOD_DDRX4_PF_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { IOG_IOD_DDRX4_PF_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV }]</orig_string><macro><type>PIN</type><pattern>IOG_IOD_DDRX4_PF_0/PF_CLK_DIV_FIFO/I_CDD:Y_DIV</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { IOG_IOD_DDRX4_PF_0/PF_CLK_DIV_FIFO/I_CDD/A }]</orig_string><macro><type>PIN</type><pattern>IOG_IOD_DDRX4_PF_0/PF_CLK_DIV_FIFO/I_CDD:A </pattern></macro></master><mult_factor>1</mult_factor><div_factor>4</div_factor><comment/><edges/><edge_shift/><origin><file>E:/Suneel/Core/CoreRXIODBitAlign/SVN_CheckOut/CoreRxIODBitAlign_PF_HSVKit_1200_Mbps/CoreRxIODBitAlign_new_1000Mbps_updaCPZ/designer/IOG_IOD_DDRX4_COMP/place_route.sdc</file><line>11</line></origin></generated_clock><generated_clock Id="6"><name>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 }]</orig_string><macro><type>PIN</type><pattern>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0 </pattern></macro></master><mult_factor>2</mult_factor><div_factor>1</div_factor><comment/><edges/><edge_shift/><origin><file>E:/Suneel/Core/CoreRXIODBitAlign/SVN_CheckOut/CoreRxIODBitAlign_PF_HSVKit_1200_Mbps/CoreRxIODBitAlign_new_1000Mbps_updaCPZ/designer/IOG_IOD_DDRX4_COMP/place_route.sdc</file><line>12</line></origin></generated_clock></Scenario></TCML>