{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511716149295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511716149295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 18:09:09 2017 " "Processing started: Sun Nov 26 18:09:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511716149295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511716149295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad6 -c zad6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad6 -c zad6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511716149295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511716149514 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux zad6.vhd " "Entity \"mux\" obtained from \"zad6.vhd\" instead of from Quartus II megafunction library" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 201 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1511716149889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad6.vhd 10 5 " "Found 10 design units, including 5 entities, in source file zad6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zad6-ar_zad_6 " "Found design unit 1: zad6-ar_zad_6" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock-ar_zad_5 " "Found design unit 2: clock-ar_zad_5" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux-ar_mux " "Found design unit 3: mux-ar_mux" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jk-ar_jk " "Found design unit 4: jk-ar_jk" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 242 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 d-ar_d " "Found design unit 5: d-ar_d" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 284 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_ENTITY_NAME" "1 zad6 " "Found entity 1: zad6" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Found entity 2: clock" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_ENTITY_NAME" "4 jk " "Found entity 4: jk" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""} { "Info" "ISGN_ENTITY_NAME" "5 d " "Found entity 5: d" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511716149889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zad6 " "Elaborating entity \"zad6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511716149904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:i0 " "Elaborating entity \"clock\" for hierarchy \"clock:i0\"" {  } { { "zad6.vhd" "i0" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511716150217 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wyk zad6.vhd(181) " "VHDL Process Statement warning at zad6.vhd(181): signal \"wyk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511716150233 "|zad6|clock:i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxj0 " "Elaborating entity \"mux\" for hierarchy \"mux:muxj0\"" {  } { { "zad6.vhd" "muxj0" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511716150280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk jk:jk0 " "Elaborating entity \"jk\" for hierarchy \"jk:jk0\"" {  } { { "zad6.vhd" "jk0" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511716150358 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_to zad6.vhd(250) " "VHDL Process Statement warning at zad6.vhd(250): signal \"reset_to\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511716150358 "|zad6|jk:jk0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp zad6.vhd(267) " "VHDL Process Statement warning at zad6.vhd(267): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511716150358 "|zad6|jk:jk0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d d:d0 " "Elaborating entity \"d\" for hierarchy \"d:d0\"" {  } { { "zad6.vhd" "d0" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511716150373 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_to zad6.vhd(289) " "VHDL Process Statement warning at zad6.vhd(289): signal \"reset_to\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511716150373 "|zad6|d:d0"}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[31\] " "Node \"clock:i0\|i\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[31\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[30\] " "Node \"clock:i0\|i\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[30\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[29\] " "Node \"clock:i0\|i\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[29\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[28\] " "Node \"clock:i0\|i\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[28\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[27\] " "Node \"clock:i0\|i\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[27\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[26\] " "Node \"clock:i0\|i\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[26\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[25\] " "Node \"clock:i0\|i\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[25\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[24\] " "Node \"clock:i0\|i\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[24\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[23\] " "Node \"clock:i0\|i\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[23\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[22\] " "Node \"clock:i0\|i\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[22\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[21\] " "Node \"clock:i0\|i\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[21\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[20\] " "Node \"clock:i0\|i\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[20\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[19\] " "Node \"clock:i0\|i\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[19\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[18\] " "Node \"clock:i0\|i\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[18\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[17\] " "Node \"clock:i0\|i\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[17\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[16\] " "Node \"clock:i0\|i\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[16\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[15\] " "Node \"clock:i0\|i\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[15\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[14\] " "Node \"clock:i0\|i\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[14\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[13\] " "Node \"clock:i0\|i\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[13\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[12\] " "Node \"clock:i0\|i\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[12\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[11\] " "Node \"clock:i0\|i\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[11\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[10\] " "Node \"clock:i0\|i\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[10\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[9\] " "Node \"clock:i0\|i\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[9\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[8\] " "Node \"clock:i0\|i\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[8\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[7\] " "Node \"clock:i0\|i\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[7\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[6\] " "Node \"clock:i0\|i\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[6\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[5\] " "Node \"clock:i0\|i\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[5\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[4\] " "Node \"clock:i0\|i\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[4\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[3\] " "Node \"clock:i0\|i\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[3\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[2\] " "Node \"clock:i0\|i\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[2\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[1\] " "Node \"clock:i0\|i\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[1\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_WIRE_LOOP" "clock:i0\|i\[0\] " "Node \"clock:i0\|i\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "zad6.vhd" "i\[0\]" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 172 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1511716150701 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1511716152014 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 280 -1 0 } } { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511716152139 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511716152139 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jk:jk2\|temp jk:jk2\|temp~_emulated jk:jk2\|temp~1 " "Register \"jk:jk2\|temp\" is converted into an equivalent circuit using register \"jk:jk2\|temp~_emulated\" and latch \"jk:jk2\|temp~1\"" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511716152155 "|zad6|jk:jk2|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jk:jk3\|temp jk:jk3\|temp~_emulated jk:jk3\|temp~1 " "Register \"jk:jk3\|temp\" is converted into an equivalent circuit using register \"jk:jk3\|temp~_emulated\" and latch \"jk:jk3\|temp~1\"" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511716152155 "|zad6|jk:jk3|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jk:jk0\|temp jk:jk0\|temp~_emulated jk:jk0\|temp~1 " "Register \"jk:jk0\|temp\" is converted into an equivalent circuit using register \"jk:jk0\|temp~_emulated\" and latch \"jk:jk0\|temp~1\"" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511716152155 "|zad6|jk:jk0|temp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "jk:jk1\|temp jk:jk1\|temp~_emulated jk:jk1\|temp~1 " "Register \"jk:jk1\|temp\" is converted into an equivalent circuit using register \"jk:jk1\|temp~_emulated\" and latch \"jk:jk1\|temp~1\"" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 252 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511716152155 "|zad6|jk:jk1|temp"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1511716152155 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] VCC " "Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] VCC " "Pin \"hex1\[4\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] VCC " "Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] VCC " "Pin \"hex4\[6\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] VCC " "Pin \"hex4\[5\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] VCC " "Pin \"hex4\[4\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] VCC " "Pin \"hex4\[3\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] VCC " "Pin \"hex4\[2\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] VCC " "Pin \"hex4\[1\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] VCC " "Pin \"hex5\[6\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] VCC " "Pin \"hex5\[5\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] VCC " "Pin \"hex5\[4\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] VCC " "Pin \"hex5\[3\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] VCC " "Pin \"hex5\[2\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] VCC " "Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] VCC " "Pin \"hex5\[0\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] VCC " "Pin \"hex6\[6\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[5\] VCC " "Pin \"hex6\[5\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[4\] VCC " "Pin \"hex6\[4\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[3\] VCC " "Pin \"hex6\[3\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] VCC " "Pin \"hex6\[2\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] VCC " "Pin \"hex6\[1\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[0\] VCC " "Pin \"hex6\[0\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] VCC " "Pin \"hex7\[6\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[5\] VCC " "Pin \"hex7\[5\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[4\] VCC " "Pin \"hex7\[4\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[3\] VCC " "Pin \"hex7\[3\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] VCC " "Pin \"hex7\[2\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] VCC " "Pin \"hex7\[1\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[0\] VCC " "Pin \"hex7\[0\]\" is stuck at VCC" {  } { { "zad6.vhd" "" { Text "D:/Mega/polibuda/podstawy_techniki_cyfrowej/projekty/zad6/zad6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511716152233 "|zad6|hex7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511716152233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511716153671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511716153671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511716154592 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511716154592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511716154592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511716154592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511716154624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 18:09:14 2017 " "Processing ended: Sun Nov 26 18:09:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511716154624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511716154624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511716154624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511716154624 ""}
