Source Block: oh/elink/hdl/emaxi.v@474:484@HdlStmAssign
   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};
   assign    m_axi_arlen[7:0]     = 8'd0;  
   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove 
   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait
   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;
   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait
				      
   //#################################################################
   //Read response channel
   //#################################################################
   assign    m_axi_rready         = ~txrr_wait; //BUG!: 1'b1

Diff Content:
- 479    assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait
+ 479    assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait
+ 479    assign    fifo_rd_en           =  m_axi_rvalid & m_axi_rready;//BUG & ~txrr_wait

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/emaxi.v@468:478

   //###################################################################
   //Read address channel
   //###################################################################
   
   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];
   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};
   assign    m_axi_arlen[7:0]     = 8'd0;  
   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove 
   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait
   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;

Clone Blocks 2:
oh/elink/hdl/emaxi.v@469:479
   //###################################################################
   //Read address channel
   //###################################################################
   
   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];
   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};
   assign    m_axi_arlen[7:0]     = 8'd0;  
   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove 
   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait
   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;
   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait

Clone Blocks 3:
oh/elink/hdl/emaxi.v@472:482
   
   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];
   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};
   assign    m_axi_arlen[7:0]     = 8'd0;  
   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove 
   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait
   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;
   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait
				      
   //#################################################################
   //Read response channel

Clone Blocks 4:
oh/elink/hdl/emaxi.v@473:483
   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];
   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};
   assign    m_axi_arlen[7:0]     = 8'd0;  
   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove 
   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait
   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;
   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait
				      
   //#################################################################
   //Read response channel
   //#################################################################

Clone Blocks 5:
oh/elink/hdl/emaxi.v@470:480
   //Read address channel
   //###################################################################
   
   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];
   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};
   assign    m_axi_arlen[7:0]     = 8'd0;  
   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove 
   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait
   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;
   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait
				      

Clone Blocks 6:
oh/elink/hdl/emaxi.v@471:481
   //###################################################################
   
   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];
   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};
   assign    m_axi_arlen[7:0]     = 8'd0;  
   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove 
   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait
   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;
   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait
				      
   //#################################################################

