<!doctype html><html lang=en dir=auto><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>Verilog 转 Spice 网表 | 退思轩</title><meta name=keywords content="数模混合集成电路,Verilog,Spice"><meta name=description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。
v21vs -64 -sn \ -v ../../../../0UTPUT/TOP_TSCam.pg.v\ -v ./Pixel.pg.v \ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \ -s./SPAD.cdl \ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示：
-a <c1>[<c2>] : Change array delimiters from the default &#34;[]&#34;. : c1 replaces left side '['. : c2 optionally replaces right side ']'."><meta name=author content="Kai Wang"><link rel=canonical href=https://kwang.life/posts/2022/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/><meta name=google-site-verification content="G-FVKQ0YJ3T3"><link crossorigin=anonymous href=/assets/css/stylesheet.19b9a72a1cb47402a15029e7247af1a53274c9af40df1a9db8e03abbf7395418.css integrity="sha256-GbmnKhy0dAKhUCnnJHrxpTJ0ya9A3xqduOA6u/c5VBg=" rel="preload stylesheet" as=style><script defer crossorigin=anonymous src=/assets/js/highlight.f413e19d0714851f6474e7ee9632408e58ac146fbdbe62747134bea2fa3415e0.js integrity="sha256-9BPhnQcUhR9kdOfuljJAjlisFG+9vmJ0cTS+ovo0FeA=" onload=hljs.initHighlightingOnLoad()></script>
<link rel=icon href=https://kwang.life/%3Clink%20/%20abs%20url%3E><link rel=icon type=image/png sizes=16x16 href=https://kwang.life/%3Clink%20/%20abs%20url%3E><link rel=icon type=image/png sizes=32x32 href=https://kwang.life/%3Clink%20/%20abs%20url%3E><link rel=apple-touch-icon href=https://kwang.life/%3Clink%20/%20abs%20url%3E><link rel=mask-icon href=https://kwang.life/%3Clink%20/%20abs%20url%3E><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--hljs-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><script async src="https://www.googletagmanager.com/gtag/js?id=G-FVKQ0YJ3T3"></script>
<script>var doNotTrack=!1;if(!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag('js',new Date),gtag('config','G-FVKQ0YJ3T3',{anonymize_ip:!1})}</script><meta property="og:title" content="Verilog 转 Spice 网表"><meta property="og:description" content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。
v21vs -64 -sn \ -v ../../../../0UTPUT/TOP_TSCam.pg.v\ -v ./Pixel.pg.v \ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \ -s./SPAD.cdl \ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示：
-a <c1>[<c2>] : Change array delimiters from the default &#34;[]&#34;. : c1 replaces left side '['. : c2 optionally replaces right side ']'."><meta property="og:type" content="article"><meta property="og:url" content="https://kwang.life/posts/2022/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"><meta property="og:image" content="https://kwang.life/%3Clink%20or%20path%20of%20image%20for%20opengraph,%20twitter-cards%3E"><meta property="article:section" content="posts"><meta property="article:published_time" content="2022-06-27T17:37:00+08:00"><meta property="article:modified_time" content="2022-06-27T17:37:00+08:00"><meta property="og:site_name" content="退思轩"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://kwang.life/%3Clink%20or%20path%20of%20image%20for%20opengraph,%20twitter-cards%3E"><meta name=twitter:title content="Verilog 转 Spice 网表"><meta name=twitter:description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。
v21vs -64 -sn \ -v ../../../../0UTPUT/TOP_TSCam.pg.v\ -v ./Pixel.pg.v \ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \ -s./SPAD.cdl \ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示：
-a <c1>[<c2>] : Change array delimiters from the default &#34;[]&#34;. : c1 replaces left side '['. : c2 optionally replaces right side ']'."><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":2,"name":"Posts","item":"https://kwang.life/posts/"},{"@type":"ListItem","position":3,"name":"Verilog 转 Spice 网表","item":"https://kwang.life/posts/2022/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"Verilog 转 Spice 网表","name":"Verilog 转 Spice 网表","description":"v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。\nv21vs -64 -sn \\ -v ../../../../0UTPUT/TOP_TSCam.pg.v\\ -v ./Pixel.pg.v \\ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \\ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \\ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \\ -s./SPAD.cdl \\ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示：\n-a \u0026lt;c1\u0026gt;[\u0026lt;c2\u0026gt;] : Change array delimiters from the default \u0026#34;[]\u0026#34;. : c1 replaces left side \u0026#39;[\u0026#39;. : c2 optionally replaces right side \u0026#39;]\u0026#39;.","keywords":["数模混合集成电路","Verilog","Spice"],"articleBody":"v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。\nv21vs -64 -sn \\ -v ../../../../0UTPUT/TOP_TSCam.pg.v\\ -v ./Pixel.pg.v \\ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \\ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \\ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \\ -s./SPAD.cdl \\ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示：\n-a [] : Change array delimiters from the default \"[]\". : c1 replaces left side '['. : c2 optionally replaces right side ']'. -addpin : Add to the signature of any Verilog module that does not have it. Connect to port in all instances that do not already have a connection specified. Spice libraries parsed with -lsr and -lsp will not have pins added -addpin is not compatitble with -i. -b : Preserve backslash character in escaped identifiers. -cb : Prefer CALDRCLVSEVE(Calibre CB) license during license search. -c : Change illegal spice characters c1 to c2. -cfg : Config file for passing IP blocks related information. This will bring a custom spice file in to the Verilog and call a top level subckt from the Verilog. -e : Generate empty .SUBCKT statements (no instances are translated) -e is useful for generating \"black box\" subcircuits from library files -h[elp] : Help. Prints this message. -i : Make calls using pins in order (traditional spice) not with $PINS. For non-Calibre use only, avoid using -i option for LVS. -ictrace : Prefer ICTRACE license during license search. -incvdir : Add INCLUDE path for files `include'ed from verilog files. -l : Defines the Verilog library file name (the library is not translated). The library file is parsed for interface pin configurations(see -s). -lsp : Spice library file name, pin mode. The Spice file is parsed for interface configurations. Pins with pin select ([]) annotation are kept as individual pins using escaped identifiers. See also -lsr and -l. -lsr : Spice library file name, range mode. The Spice file is parsed for interface configurations. Pins with pin select ([]) annotation are assembled into Verilog ranges. See also -lsp and -l. -n : Causes unconnected pins to get numbered connections starting at 1000. -o : Defines the file for the resulting Spice-like netlist to be used in the LVS (layout versus schematic) application. This result will include a translation of the Verilog netlist. -s : Causes the string .INCLUDE \"filename\" to be put at the beginning of the generated spice file (-o). -s does not cause v2lvs to read the SPICE file (see -lsr and -lsp). -s0 : Default global ground is changed to . -s1 : Default global power is changed to . -sk : \"supply0\" and \"supply1\" nets are not connected to default power/ground. -sl : \"supply0\" and \"supply1\" nets are not connected to globals. -sn : Default power and ground nets are not connected to globals. -so : Filename provides instance or module specific power/ground overrides. -t : Causes an Calibre/XRC source template file to be written to an svdb database. -p : Defines a prefix to be used for primitive gate instantiations. -u : Defines a prefix for the naming of unnamed pins in module instantiations. -v : Defines the Verilog design netlist file name. -werror : Treat Warnings as Errors (-w applies). -w : Defines a warning messaged level 0-4. 2 is the default. 0 - no warnings. 1 - level 0 + warn skipped modules and multiple declarations of modules. 2 - level 1 warnings + calls to undeclared modules. 3 - level 2 warnings + called port array width mismatches. + unsupported compiler directives. 4 - level 3 warnings + all ignored constructs. (i.e. delays, charges etc) -log : Defines the log file which contains the error and warning messages. -undef_mod : This switch tells v2lvs not to do special handling for undefined modules. -version : Show v2lvs version. -- ... : Pass arguments to the TCL script as an $argv list, access by \"[lindex $argv $n]\". Only one \"--\" switch is allowed. Take care to properly escape special shell characters. ","wordCount":"687","inLanguage":"en","datePublished":"2022-06-27T17:37:00+08:00","dateModified":"2022-06-27T17:37:00+08:00","author":{"@type":"Person","name":"Kai Wang"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://kwang.life/posts/2022/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"},"publisher":{"@type":"Organization","name":"退思轩","logo":{"@type":"ImageObject","url":"https://kwang.life/%3Clink%20/%20abs%20url%3E"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add('dark'):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove('dark'):window.matchMedia('(prefers-color-scheme: dark)').matches&&document.body.classList.add('dark')</script><header class=header><nav class=nav><div class=logo><a href=https://kwang.life accesskey=h title="退思轩 (Alt + H)"><img src=https://kwang.life/apple-touch-icon.png alt aria-label=logo height=35>退思轩</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)"><svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://kwang.life/categories/ title=categories><span>categories</span></a></li><li><a href=https://kwang.life/tags/ title=tags><span>tags</span></a></li><li><a href=https://example.org title=example.org><span>example.org</span>&nbsp;<svg fill="none" shape-rendering="geometricPrecision" stroke="currentcolor" stroke-linecap="round" stroke-linejoin="round" stroke-width="2.5" viewBox="0 0 24 24" height="12" width="12"><path d="M18 13v6a2 2 0 01-2 2H5a2 2 0 01-2-2V8a2 2 0 012-2h6"/><path d="M15 3h6v6"/><path d="M10 14 21 3"/></svg></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://kwang.life>Home</a>&nbsp;»&nbsp;<a href=https://kwang.life/posts/>Posts</a></div><h1 class=post-title>Verilog 转 Spice 网表</h1><div class=post-meta><span title='2022-06-27 17:37:00 +0800 +0800'>June 27, 2022</span>&nbsp;·&nbsp;4 min&nbsp;·&nbsp;687 words&nbsp;·&nbsp;Kai Wang&nbsp;|&nbsp;<a href=https://github.com/%3cpath_to_repo%3e/content/posts/2022/Verilog%20%e8%bd%ac%20Spice%20%e7%bd%91%e8%a1%a8.md rel="noopener noreferrer" target=_blank>Suggest Changes</a></div></header><div class=post-content><p><code>v2lvs</code> 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 <code>v2lvs</code> 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>v21vs</span> <span class=o>-</span><span class=mi>64</span> <span class=o>-</span>sn <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> ..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span><span class=mi>0</span>UTPUT<span class=o>/</span>TOP_TSCam.pg.v<span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> .<span class=o>/</span>Pixel.pg.v <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>PDK<span class=o>/</span>SMIC<span class=o>/</span>SMIC55LL<span class=o>/</span>SPDK55LL_ULP_09121825_OA_CDS_V1.16_2<span class=o>/</span>smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2<span class=o>/</span>Calibre<span class=o>/</span>LVS<span class=o>/</span>empty_subckt.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD_CELL<span class=o>/</span>SMIC-55<span class=o>/</span>SCC55NLL_HD_LVT_V2.0b<span class=o>/</span>SCC55NLL_HD_LVT_V2p0b<span class=o>/</span>cdl<span class=o>/</span>SCC55NLL_HD_LVT_V2p0.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD CELL<span class=o>/</span>SMIC-55<span class=o>/</span>I0<span class=o>/</span>SP55NLLD2RP OV3 VOp7<span class=o>/</span><span class=mi>1</span>vs<span class=o>/</span>SP55NLLD2RP_OV3_VOp7.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s.</span><span class=o>/</span>SPAD.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-o</span> TOP_TSCam.cdl
</span></span></code></pre></div><p>关于 <code>v2lvs</code> 更详细的指令介绍如下所示：</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-shell data-lang=shell><span class=line><span class=cl>-a &lt;c1&gt;<span class=o>[</span>&lt;c2&gt;<span class=o>]</span>    : Change array delimiters from the default <span class=s2>&#34;[]&#34;</span>. 
</span></span><span class=line><span class=cl>                 :     c1 replaces left side <span class=s1>&#39;[&#39;</span>. 
</span></span><span class=line><span class=cl>                 :     c2 optionally replaces right side <span class=s1>&#39;]&#39;</span>. 
</span></span><span class=line><span class=cl>-addpin &lt;pin&gt;    : Add &lt;pin&gt; to the signature of any Verilog module that does not have it. 
</span></span><span class=line><span class=cl>                     Connect &lt;pin&gt; to port &lt;pin&gt; in all instances that <span class=k>do</span> not already have a 
</span></span><span class=line><span class=cl>                     connection specified. 
</span></span><span class=line><span class=cl>                     Spice libraries parsed with -lsr and -lsp will not have pins added 
</span></span><span class=line><span class=cl>                     -addpin is not compatitble with -i. 
</span></span><span class=line><span class=cl>-b               : Preserve backslash character in escaped identifiers. 
</span></span><span class=line><span class=cl>-cb              : Prefer CALDRCLVSEVE<span class=o>(</span>Calibre CB<span class=o>)</span> license during license search.      
</span></span><span class=line><span class=cl>-c &lt;c1&gt;&lt;c2&gt;      : Change illegal spice characters c1 to c2. 
</span></span><span class=line><span class=cl>-cfg &lt;filename&gt;  : Config file <span class=k>for</span> passing IP blocks related information. This will    
</span></span><span class=line><span class=cl>                     bring a custom spice file in to the Verilog and call a top level  
</span></span><span class=line><span class=cl>                     subckt from the Verilog.                                          
</span></span><span class=line><span class=cl>-e               : Generate empty .SUBCKT statements <span class=o>(</span>no instances are translated<span class=o>)</span>     
</span></span><span class=line><span class=cl>                     -e is useful <span class=k>for</span> generating <span class=s2>&#34;black box&#34;</span> subcircuits from library files 
</span></span><span class=line><span class=cl>-h<span class=o>[</span>elp<span class=o>]</span>          : Help.  Prints this message.                                         
</span></span><span class=line><span class=cl>-i               : Make calls using pins in order <span class=o>(</span>traditional spice<span class=o>)</span> not with <span class=nv>$PINS</span>.  
</span></span><span class=line><span class=cl>                     For non-Calibre use only, avoid using -i option <span class=k>for</span> LVS.            
</span></span><span class=line><span class=cl>-ictrace         : Prefer ICTRACE license during license search.                       
</span></span><span class=line><span class=cl>-incvdir         : Add INCLUDE path <span class=k>for</span> files <span class=sb>`</span>include<span class=err>&#39;</span>ed from verilog files.          
</span></span><span class=line><span class=cl>-l &lt;filename&gt;    : Defines the Verilog library file name <span class=o>(</span>the library is not translated<span class=o>)</span>.  
</span></span><span class=line><span class=cl>                     The library file is parsed <span class=k>for</span> interface pin configurations<span class=o>(</span>see -s<span class=o>)</span>.  
</span></span><span class=line><span class=cl>-lsp &lt;filename&gt;  : Spice library file name, pin mode. The Spice file is parsed <span class=k>for</span>     
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     kept as individual pins using escaped identifiers. See also -lsr and -l. 
</span></span><span class=line><span class=cl>-lsr &lt;filename&gt;  : Spice library file name, range mode. The Spice file is parsed <span class=k>for</span>   
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     assembled into Verilog ranges. See also -lsp and -l.              
</span></span><span class=line><span class=cl>-n               : Causes unconnected pins to get numbered connections starting at 1000.   
</span></span><span class=line><span class=cl>-o &lt;filename&gt;    : Defines the file <span class=k>for</span> the resulting Spice-like netlist to be used in   
</span></span><span class=line><span class=cl>                     the LVS <span class=o>(</span>layout versus schematic<span class=o>)</span> application. This result will   
</span></span><span class=line><span class=cl>                     include a translation of the Verilog netlist.                     
</span></span><span class=line><span class=cl>-s &lt;filename&gt;    : Causes the string .INCLUDE <span class=s2>&#34;filename&#34;</span> to be put at the beginning of   
</span></span><span class=line><span class=cl>                     the generated spice file <span class=o>(</span>-o<span class=o>)</span>.                                    
</span></span><span class=line><span class=cl>                     -s does not cause v2lvs to <span class=nb>read</span> the SPICE file <span class=o>(</span>see -lsr and -lsp<span class=o>)</span>.   
</span></span><span class=line><span class=cl>-s0 &lt;string&gt;     : Default global ground is changed to &lt;string&gt;.                       
</span></span><span class=line><span class=cl>-s1 &lt;string&gt;     : Default global power is changed to &lt;string&gt;.                        
</span></span><span class=line><span class=cl>-sk              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to default power/ground. 
</span></span><span class=line><span class=cl>-sl              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to globals.      
</span></span><span class=line><span class=cl>-sn              : Default power and ground nets are not connected to globals.         
</span></span><span class=line><span class=cl>-so &lt;filename&gt;   : Filename provides instance or module specific power/ground overrides.   
</span></span><span class=line><span class=cl>-t &lt;svdb_dir&gt;    : Causes an Calibre/XRC <span class=nb>source</span> template file to be written to an svdb database. 
</span></span><span class=line><span class=cl>-p &lt;string&gt;      : Defines a prefix to be used <span class=k>for</span> primitive gate instantiations.      
</span></span><span class=line><span class=cl>-u &lt;string&gt;      : Defines a prefix <span class=k>for</span> the naming of unnamed pins in module instantiations. 
</span></span><span class=line><span class=cl>-v &lt;filename&gt;    : Defines the Verilog design netlist file name.                       
</span></span><span class=line><span class=cl>-werror          : Treat Warnings as Errors <span class=o>(</span>-w &lt;n&gt; applies<span class=o>)</span>.                          
</span></span><span class=line><span class=cl>-w &lt;n&gt;           : Defines a warning messaged level 0-4. <span class=m>2</span> is the default.             
</span></span><span class=line><span class=cl>                         <span class=m>0</span> - no warnings.                                              
</span></span><span class=line><span class=cl>                         <span class=m>1</span> - level <span class=m>0</span> + warn skipped modules and multiple declarations of modules. 
</span></span><span class=line><span class=cl>                         <span class=m>2</span> - level <span class=m>1</span> warnings + calls to undeclared modules.           
</span></span><span class=line><span class=cl>                         <span class=m>3</span> - level <span class=m>2</span> warnings + called port array width mismatches.    
</span></span><span class=line><span class=cl>                                             + unsupported compiler directives.        
</span></span><span class=line><span class=cl>                         <span class=m>4</span> - level <span class=m>3</span> warnings + all ignored constructs.                
</span></span><span class=line><span class=cl>                           <span class=o>(</span>i.e. delays, charges etc<span class=o>)</span> 
</span></span><span class=line><span class=cl>-log &lt;filename&gt;  : Defines the log file which contains the error and warning messages.   
</span></span><span class=line><span class=cl>-undef_mod       : This switch tells v2lvs not to <span class=k>do</span> special handling <span class=k>for</span> undefined modules. 
</span></span><span class=line><span class=cl>-version         : Show v2lvs version.                                                 
</span></span><span class=line><span class=cl>-- &lt;a0&gt; &lt;a1&gt; ... : Pass arguments to the TCL script as an <span class=nv>$argv</span> list, access by <span class=s2>&#34;[lindex </span><span class=nv>$argv</span><span class=s2> </span><span class=nv>$n</span><span class=s2>]&#34;</span>. 
</span></span><span class=line><span class=cl>                     Only one <span class=s2>&#34;--&#34;</span> switch is allowed. 
</span></span><span class=line><span class=cl>                     Take care to properly escape special shell characters.
</span></span></code></pre></div></div><footer class=post-footer><ul class=post-tags><li><a href=https://kwang.life/tags/%E6%95%B0%E6%A8%A1%E6%B7%B7%E5%90%88%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF/>数模混合集成电路</a></li><li><a href=https://kwang.life/tags/verilog/>Verilog</a></li><li><a href=https://kwang.life/tags/spice/>Spice</a></li></ul><nav class=paginav><a class=prev href=https://kwang.life/posts/2022/linux-%E9%85%8D%E7%BD%AE-github-%E8%B4%A6%E5%8F%B7/><span class=title>« Prev</span><br><span>Linux 配置 GitHub 账号</span></a>
<a class=next href=https://kwang.life/posts/2022/%E7%BB%93%E5%90%88-tar-%E5%92%8C-openssl-%E5%8A%A0%E5%AF%86%E6%96%87%E4%BB%B6%E5%8F%8A%E7%9B%AE%E5%BD%95/><span class=title>Next »</span><br><span>结合 TAR 和 OpenSSL 加密文件及目录</span></a></nav><div class=share-buttons><a target=_blank rel="noopener noreferrer" aria-label="share Verilog 转 Spice 网表 on twitter" href="https://twitter.com/intent/tweet/?text=Verilog%20%e8%bd%ac%20Spice%20%e7%bd%91%e8%a1%a8&url=https%3a%2f%2fkwang.life%2fposts%2f2022%2fverilog-%25E8%25BD%25AC-spice-%25E7%25BD%2591%25E8%25A1%25A8%2f&hashtags=%e6%95%b0%e6%a8%a1%e6%b7%b7%e5%90%88%e9%9b%86%e6%88%90%e7%94%b5%e8%b7%af%2cVerilog%2cSpice"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM195.519 424.544c135.939.0 210.268-112.643 210.268-210.268.0-3.218.0-6.437-.153-9.502 14.406-10.421 26.973-23.448 36.935-38.314-13.18 5.824-27.433 9.809-42.452 11.648 15.326-9.196 26.973-23.602 32.49-40.92-14.252 8.429-30.038 14.56-46.896 17.931-13.487-14.406-32.644-23.295-53.946-23.295-40.767.0-73.87 33.104-73.87 73.87.0 5.824.613 11.494 1.992 16.858-61.456-3.065-115.862-32.49-152.337-77.241-6.284 10.881-9.962 23.601-9.962 37.088.0 25.594 13.027 48.276 32.95 61.456-12.107-.307-23.448-3.678-33.41-9.196v.92c0 35.862 25.441 65.594 59.311 72.49-6.13 1.686-12.72 2.606-19.464 2.606-4.751.0-9.348-.46-13.946-1.38 9.349 29.426 36.628 50.728 68.965 51.341-25.287 19.771-57.164 31.571-91.8 31.571-5.977.0-11.801-.306-17.625-1.073 32.337 21.15 71.264 33.41 112.95 33.41z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Verilog 转 Spice 网表 on linkedin" href="https://www.linkedin.com/shareArticle?mini=true&url=https%3a%2f%2fkwang.life%2fposts%2f2022%2fverilog-%25E8%25BD%25AC-spice-%25E7%25BD%2591%25E8%25A1%25A8%2f&title=Verilog%20%e8%bd%ac%20Spice%20%e7%bd%91%e8%a1%a8&summary=Verilog%20%e8%bd%ac%20Spice%20%e7%bd%91%e8%a1%a8&source=https%3a%2f%2fkwang.life%2fposts%2f2022%2fverilog-%25E8%25BD%25AC-spice-%25E7%25BD%2591%25E8%25A1%25A8%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM160.461 423.278V197.561h-75.04v225.717h75.04zm270.539.0V293.839c0-69.333-37.018-101.586-86.381-101.586-39.804.0-57.634 21.891-67.617 37.266v-31.958h-75.021c.995 21.181.0 225.717.0 225.717h75.02V297.222c0-6.748.486-13.492 2.474-18.315 5.414-13.475 17.767-27.434 38.494-27.434 27.135.0 38.007 20.707 38.007 51.037v120.768H431zM123.448 88.722C97.774 88.722 81 105.601 81 127.724c0 21.658 16.264 39.002 41.455 39.002h.484c26.165.0 42.452-17.344 42.452-39.002-.485-22.092-16.241-38.954-41.943-39.002z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Verilog 转 Spice 网表 on reddit" href="https://reddit.com/submit?url=https%3a%2f%2fkwang.life%2fposts%2f2022%2fverilog-%25E8%25BD%25AC-spice-%25E7%25BD%2591%25E8%25A1%25A8%2f&title=Verilog%20%e8%bd%ac%20Spice%20%e7%bd%91%e8%a1%a8"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM446 265.638c0-22.964-18.616-41.58-41.58-41.58-11.211.0-21.361 4.457-28.841 11.666-28.424-20.508-67.586-33.757-111.204-35.278l18.941-89.121 61.884 13.157c.756 15.734 13.642 28.29 29.56 28.29 16.407.0 29.706-13.299 29.706-29.701.0-16.403-13.299-29.702-29.706-29.702-11.666.0-21.657 6.792-26.515 16.578l-69.105-14.69c-1.922-.418-3.939-.042-5.585 1.036-1.658 1.073-2.811 2.761-3.224 4.686l-21.152 99.438c-44.258 1.228-84.046 14.494-112.837 35.232-7.468-7.164-17.589-11.591-28.757-11.591-22.965.0-41.585 18.616-41.585 41.58.0 16.896 10.095 31.41 24.568 37.918-.639 4.135-.99 8.328-.99 12.576.0 63.977 74.469 115.836 166.33 115.836s166.334-51.859 166.334-115.836c0-4.218-.347-8.387-.977-12.493 14.564-6.47 24.735-21.034 24.735-38.001zM326.526 373.831c-20.27 20.241-59.115 21.816-70.534 21.816-11.428.0-50.277-1.575-70.522-21.82-3.007-3.008-3.007-7.882.0-10.889 3.003-2.999 7.882-3.003 10.885.0 12.777 12.781 40.11 17.317 59.637 17.317 19.522.0 46.86-4.536 59.657-17.321 3.016-2.999 7.886-2.995 10.885.008 3.008 3.011 3.003 7.882-.008 10.889zm-5.23-48.781c-16.373.0-29.701-13.324-29.701-29.698.0-16.381 13.328-29.714 29.701-29.714 16.378.0 29.706 13.333 29.706 29.714.0 16.374-13.328 29.698-29.706 29.698zM160.91 295.348c0-16.381 13.328-29.71 29.714-29.71 16.369.0 29.689 13.329 29.689 29.71.0 16.373-13.32 29.693-29.689 29.693-16.386.0-29.714-13.32-29.714-29.693z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Verilog 转 Spice 网表 on facebook" href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fkwang.life%2fposts%2f2022%2fverilog-%25E8%25BD%25AC-spice-%25E7%25BD%2591%25E8%25A1%25A8%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H342.978V319.085h66.6l12.672-82.621h-79.272v-53.617c0-22.603 11.073-44.636 46.58-44.636H425.6v-70.34s-32.71-5.582-63.982-5.582c-65.288.0-107.96 39.569-107.96 111.204v62.971h-72.573v82.621h72.573V512h-191.104c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Verilog 转 Spice 网表 on whatsapp" href="https://api.whatsapp.com/send?text=Verilog%20%e8%bd%ac%20Spice%20%e7%bd%91%e8%a1%a8%20-%20https%3a%2f%2fkwang.life%2fposts%2f2022%2fverilog-%25E8%25BD%25AC-spice-%25E7%25BD%2591%25E8%25A1%25A8%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zm-58.673 127.703c-33.842-33.881-78.847-52.548-126.798-52.568-98.799.0-179.21 80.405-179.249 179.234-.013 31.593 8.241 62.428 23.927 89.612l-25.429 92.884 95.021-24.925c26.181 14.28 55.659 21.807 85.658 21.816h.074c98.789.0 179.206-80.413 179.247-179.243.018-47.895-18.61-92.93-52.451-126.81zM263.976 403.485h-.06c-26.734-.01-52.954-7.193-75.828-20.767l-5.441-3.229-56.386 14.792 15.05-54.977-3.542-5.637c-14.913-23.72-22.791-51.136-22.779-79.287.033-82.142 66.867-148.971 149.046-148.971 39.793.014 77.199 15.531 105.329 43.692 28.128 28.16 43.609 65.592 43.594 105.4-.034 82.149-66.866 148.983-148.983 148.984zm81.721-111.581c-4.479-2.242-26.499-13.075-30.604-14.571-4.105-1.495-7.091-2.241-10.077 2.241-2.986 4.483-11.569 14.572-14.182 17.562-2.612 2.988-5.225 3.364-9.703 1.12-4.479-2.241-18.91-6.97-36.017-22.23C231.8 264.15 222.81 249.484 220.198 245s-.279-6.908 1.963-9.14c2.016-2.007 4.48-5.232 6.719-7.847 2.24-2.615 2.986-4.484 4.479-7.472 1.493-2.99.747-5.604-.374-7.846-1.119-2.241-10.077-24.288-13.809-33.256-3.635-8.733-7.327-7.55-10.077-7.688-2.609-.13-5.598-.158-8.583-.158-2.986.0-7.839 1.121-11.944 5.604-4.105 4.484-15.675 15.32-15.675 37.364.0 22.046 16.048 43.342 18.287 46.332 2.24 2.99 31.582 48.227 76.511 67.627 10.685 4.615 19.028 7.371 25.533 9.434 10.728 3.41 20.492 2.929 28.209 1.775 8.605-1.285 26.499-10.833 30.231-21.295 3.732-10.464 3.732-19.431 2.612-21.298-1.119-1.869-4.105-2.99-8.583-5.232z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Verilog 转 Spice 网表 on telegram" href="https://telegram.me/share/url?text=Verilog%20%e8%bd%ac%20Spice%20%e7%bd%91%e8%a1%a8&url=https%3a%2f%2fkwang.life%2fposts%2f2022%2fverilog-%25E8%25BD%25AC-spice-%25E7%25BD%2591%25E8%25A1%25A8%2f"><svg viewBox="2 2 28 28" height="30" width="30" fill="currentcolor"><path d="M26.49 29.86H5.5a3.37 3.37.0 01-2.47-1 3.35 3.35.0 01-1-2.47V5.48A3.36 3.36.0 013 3 3.37 3.37.0 015.5 2h21A3.38 3.38.0 0129 3a3.36 3.36.0 011 2.46V26.37a3.35 3.35.0 01-1 2.47 3.38 3.38.0 01-2.51 1.02zm-5.38-6.71a.79.79.0 00.85-.66L24.73 9.24a.55.55.0 00-.18-.46.62.62.0 00-.41-.17q-.08.0-16.53 6.11a.59.59.0 00-.41.59.57.57.0 00.43.52l4 1.24 1.61 4.83a.62.62.0 00.63.43.56.56.0 00.4-.17L16.54 20l4.09 3A.9.9.0 0021.11 23.15zM13.8 20.71l-1.21-4q8.72-5.55 8.78-5.55c.15.0.23.0.23.16a.18.18.0 010 .06s-2.51 2.3-7.52 6.8z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Verilog 转 Spice 网表 on ycombinator" href="https://news.ycombinator.com/submitlink?t=Verilog%20%e8%bd%ac%20Spice%20%e7%bd%91%e8%a1%a8&u=https%3a%2f%2fkwang.life%2fposts%2f2022%2fverilog-%25E8%25BD%25AC-spice-%25E7%25BD%2591%25E8%25A1%25A8%2f"><svg width="30" height="30" viewBox="0 0 512 512" fill="currentcolor" xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape"><path d="M449.446.0C483.971.0 512 28.03 512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446zM183.8767 87.9921h-62.034L230.6673 292.4508V424.0079h50.6655V292.4508L390.1575 87.9921H328.1233L256 238.2489z"/></svg></a></div></footer></article></main><footer class=footer><span>&copy; 2023 <a href=https://kwang.life>退思轩</a></span>
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
        <a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg></a><script>let menu=document.getElementById('menu');menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(t){t.preventDefault();var e=this.getAttribute("href").substr(1);window.matchMedia('(prefers-reduced-motion: reduce)').matches?document.querySelector(`[id='${decodeURIComponent(e)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(e)}']`).scrollIntoView({behavior:"smooth"}),e==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${e}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove('dark'),localStorage.setItem("pref-theme",'light')):(document.body.classList.add('dark'),localStorage.setItem("pref-theme",'dark'))})</script></body></html>