// Seed: 2370662418
module module_0 #(
    parameter id_3 = 32'd40,
    parameter id_6 = 32'd49
) (
    id_1,
    id_2
);
  output reg id_2;
  output wire id_1;
  logic _id_3;
  ;
  assign module_1.id_1 = 0;
  assign id_2 = -1;
  always @(1) id_2 <= #id_3 id_3;
  wire [id_3  <<  id_3 : 1] id_4, id_5, _id_6, id_7, id_8;
  wire id_9;
  wire [id_6  <  id_6 : -1] id_10, id_11;
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    input  wand  id_0,
    input  uwire _id_1,
    output wor   id_2,
    output uwire id_3
);
  bit [id_1  &  1 : 1] id_5 = id_5, id_6 = ~!1'h0, id_7 = -1;
  xnor primCall (id_3, id_6, id_9, id_5);
  always id_6 <= #1 -1;
  tri0 id_8;
  parameter id_9 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  assign id_8 = 1;
  always id_6 = -1;
  always begin : LABEL_0
    @* begin : LABEL_1
      id_7 <= id_9[1];
      id_6 = id_7;
    end
  end
endmodule
