[
  {
    "id": "proj-imc",
    "slug": "in-memory-computing",
    "title": "In-Memory Computing",
    "shortDescription": "Developing novel computing paradigms that perform computation directly within memory arrays to overcome the von Neumann bottleneck. The  following repository contains a collection of literatures on SRAM-based in-memory computing (CIM) architectures and techniques.",
    "fullDescription": "In-memory computing (IMC) represents a paradigm shift in computer architecture by performing computations directly within memory arrays, eliminating costly data movement between memory and processing units. Our research focuses on developing efficient IMC architectures for machine learning inference workloads such as CNN, LLM, etc. Exploring both analog and digital implementations using CMOS-silicon DRAM/SRAM memories as well as emerging non-volatile memory technologies such as ReRAM, PCM, and MRAM.",
    "image": "/images/research/in-memory-computing.png",
    "topics": [
      "Digital SRAM In-Memory Computing",
      "Programmable Mixed-Signal SRAM In-Memory Computing",
      "ADC/DAC-free In-Memory Computing",
      "ReRAM-based In-Memory Computing"
    ],
    "links": {
      "github": "https://github.com/BUAA-CI-LAB/Literatures-on-SRAM-based-CIM"
    },
    "status": "active",
    "startYear": 2024
  },
  {
    "id": "proj-riscv",
    "slug": "riscv-architectures",
    "title": "RISC-V Architectures",
    "shortDescription": "Designing and implementing custom RISC-V processors and extensions for specialized computing applications.",
    "fullDescription": "RISC-V is an open-source instruction set architecture that enables innovation in processor design. Our lab develops custom RISC-V cores with specialized extensions for various application domains, including edge AI, cryptography, and signal processing. We also contribute to the RISC-V ecosystem through tools, simulators, and educational resources.",
    "image": "/images/projects/riscv.svg",
    "topics": [
      "Custom RISC-V core implementations",
      "Vector and matrix extension development",
      "Security extensions for trusted computing",
      "Low-power RISC-V designs for IoT",
      "RISC-V simulation and verification tools",
      "Open-source processor development"
    ],
    "links": {
      "github": "https://github.com/SARCS-Research-Group-IIITH/riscv-core",
      "documentation": "https://sarcs-lab.github.io/riscv-docs"
    },
    "status": "active",
    "startYear": 2020
  },
  {
    "id": "proj-accelerators",
    "slug": "hardware-accelerators",
    "title": "Hardware Accelerators",
    "shortDescription": "Building domain-specific accelerators for AI workloads. The following repository contains a deep learning accelerator based on systolic array architecture.",
    "fullDescription": "Domain-specific hardware accelerators provide orders of magnitude improvement in performance and energy efficiency compared to general-purpose processors. Our research develops accelerator architectures for applications like LLM training and inference, drawing inspiration from designs like Gemmini and Eyeriss. We explore novel dataflow architectures, including systolic arrays, memory hierarchies, and interconnects to optimize throughput and minimize latency. System level integration and software stack development are also key components of our work.",
    "image": "/images/research/systolic-array.png",
    "topics": [
      "Deep learning accelerator architectures",
      "Systolic array designs",
      "Interconnects",
      "Hardware-software co-design",
      "Compiler optimizations for accelerators"
    ],
    "links": {
      "github": "https://github.com/ucb-bar/gemmini"
    },
    "status": "active",
    "startYear": 2021
  }
]
