<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1046" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1046{left:460px;bottom:68px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2_1046{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1046{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1046{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1046{left:359px;bottom:657px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_1046{left:69px;bottom:495px;letter-spacing:0.13px;}
#t7_1046{left:69px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t8_1046{left:69px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_1046{left:69px;bottom:432px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#ta_1046{left:69px;bottom:415px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#tb_1046{left:69px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_1046{left:69px;bottom:376px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#td_1046{left:69px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#te_1046{left:69px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1046{left:69px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tg_1046{left:69px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#th_1046{left:69px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_1046{left:69px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_1046{left:69px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tk_1046{left:69px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_1046{left:69px;bottom:206px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tm_1046{left:69px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_1046{left:69px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_1046{left:69px;bottom:150px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tp_1046{left:69px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tq_1046{left:74px;bottom:1030px;letter-spacing:-0.13px;}
#tr_1046{left:74px;bottom:1013px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_1046{left:74px;bottom:996px;letter-spacing:-0.15px;}
#tt_1046{left:326px;bottom:1030px;}
#tu_1046{left:373px;bottom:1030px;letter-spacing:-0.15px;}
#tv_1046{left:448px;bottom:1030px;letter-spacing:-0.16px;}
#tw_1046{left:448px;bottom:1013px;letter-spacing:-0.15px;}
#tx_1046{left:535px;bottom:1030px;letter-spacing:-0.12px;}
#ty_1046{left:535px;bottom:1013px;letter-spacing:-0.13px;}
#tz_1046{left:535px;bottom:996px;letter-spacing:-0.12px;}
#t10_1046{left:74px;bottom:973px;letter-spacing:-0.13px;}
#t11_1046{left:74px;bottom:956px;letter-spacing:-0.13px;}
#t12_1046{left:74px;bottom:940px;letter-spacing:-0.15px;}
#t13_1046{left:326px;bottom:973px;}
#t14_1046{left:373px;bottom:973px;letter-spacing:-0.15px;}
#t15_1046{left:448px;bottom:973px;letter-spacing:-0.16px;}
#t16_1046{left:448px;bottom:956px;letter-spacing:-0.15px;}
#t17_1046{left:535px;bottom:973px;letter-spacing:-0.12px;}
#t18_1046{left:535px;bottom:956px;letter-spacing:-0.13px;}
#t19_1046{left:535px;bottom:940px;letter-spacing:-0.12px;}
#t1a_1046{left:74px;bottom:917px;letter-spacing:-0.13px;}
#t1b_1046{left:74px;bottom:900px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_1046{left:74px;bottom:883px;letter-spacing:-0.15px;}
#t1d_1046{left:326px;bottom:917px;}
#t1e_1046{left:373px;bottom:917px;letter-spacing:-0.16px;}
#t1f_1046{left:448px;bottom:917px;letter-spacing:-0.16px;}
#t1g_1046{left:535px;bottom:917px;letter-spacing:-0.12px;}
#t1h_1046{left:535px;bottom:900px;letter-spacing:-0.13px;}
#t1i_1046{left:535px;bottom:883px;letter-spacing:-0.12px;}
#t1j_1046{left:74px;bottom:860px;letter-spacing:-0.13px;}
#t1k_1046{left:74px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_1046{left:74px;bottom:826px;letter-spacing:-0.15px;}
#t1m_1046{left:326px;bottom:860px;}
#t1n_1046{left:373px;bottom:860px;letter-spacing:-0.15px;}
#t1o_1046{left:448px;bottom:860px;letter-spacing:-0.16px;}
#t1p_1046{left:448px;bottom:843px;letter-spacing:-0.15px;}
#t1q_1046{left:535px;bottom:860px;letter-spacing:-0.12px;}
#t1r_1046{left:535px;bottom:843px;letter-spacing:-0.13px;}
#t1s_1046{left:535px;bottom:826px;letter-spacing:-0.12px;}
#t1t_1046{left:74px;bottom:803px;letter-spacing:-0.13px;}
#t1u_1046{left:74px;bottom:787px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_1046{left:74px;bottom:770px;letter-spacing:-0.15px;}
#t1w_1046{left:326px;bottom:803px;}
#t1x_1046{left:373px;bottom:803px;letter-spacing:-0.15px;}
#t1y_1046{left:448px;bottom:803px;letter-spacing:-0.16px;}
#t1z_1046{left:448px;bottom:787px;letter-spacing:-0.15px;}
#t20_1046{left:535px;bottom:803px;letter-spacing:-0.12px;}
#t21_1046{left:535px;bottom:787px;letter-spacing:-0.13px;}
#t22_1046{left:535px;bottom:770px;letter-spacing:-0.12px;}
#t23_1046{left:74px;bottom:747px;letter-spacing:-0.13px;}
#t24_1046{left:74px;bottom:730px;letter-spacing:-0.13px;}
#t25_1046{left:74px;bottom:713px;letter-spacing:-0.15px;}
#t26_1046{left:326px;bottom:747px;}
#t27_1046{left:373px;bottom:747px;letter-spacing:-0.16px;}
#t28_1046{left:448px;bottom:747px;letter-spacing:-0.16px;}
#t29_1046{left:535px;bottom:747px;letter-spacing:-0.12px;}
#t2a_1046{left:535px;bottom:730px;letter-spacing:-0.13px;}
#t2b_1046{left:535px;bottom:713px;letter-spacing:-0.12px;}
#t2c_1046{left:89px;bottom:635px;letter-spacing:-0.14px;}
#t2d_1046{left:170px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2e_1046{left:299px;bottom:635px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2f_1046{left:441px;bottom:635px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2g_1046{left:591px;bottom:635px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2h_1046{left:740px;bottom:635px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2i_1046{left:103px;bottom:611px;}
#t2j_1046{left:193px;bottom:611px;letter-spacing:-0.15px;}
#t2k_1046{left:282px;bottom:611px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_1046{left:433px;bottom:611px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_1046{left:612px;bottom:611px;letter-spacing:-0.11px;}
#t2n_1046{left:762px;bottom:611px;letter-spacing:-0.17px;}
#t2o_1046{left:103px;bottom:587px;}
#t2p_1046{left:193px;bottom:587px;letter-spacing:-0.17px;}
#t2q_1046{left:288px;bottom:587px;letter-spacing:-0.13px;}
#t2r_1046{left:438px;bottom:587px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2s_1046{left:582px;bottom:587px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2t_1046{left:762px;bottom:587px;letter-spacing:-0.17px;}
#t2u_1046{left:104px;bottom:562px;}
#t2v_1046{left:178px;bottom:562px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_1046{left:288px;bottom:562px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_1046{left:434px;bottom:562px;letter-spacing:-0.11px;}
#t2y_1046{left:582px;bottom:562px;letter-spacing:-0.12px;}
#t2z_1046{left:762px;bottom:562px;letter-spacing:-0.17px;}
#t30_1046{left:103px;bottom:538px;}
#t31_1046{left:194px;bottom:538px;letter-spacing:-0.1px;}
#t32_1046{left:288px;bottom:538px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t33_1046{left:434px;bottom:538px;letter-spacing:-0.11px;}
#t34_1046{left:582px;bottom:538px;letter-spacing:-0.12px;}
#t35_1046{left:762px;bottom:538px;letter-spacing:-0.17px;}
#t36_1046{left:74px;bottom:1083px;letter-spacing:-0.14px;}
#t37_1046{left:74px;bottom:1068px;letter-spacing:-0.12px;}
#t38_1046{left:326px;bottom:1083px;letter-spacing:-0.13px;word-spacing:0.08px;}
#t39_1046{left:326px;bottom:1068px;letter-spacing:-0.18px;}
#t3a_1046{left:373px;bottom:1083px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t3b_1046{left:373px;bottom:1068px;letter-spacing:-0.14px;}
#t3c_1046{left:373px;bottom:1053px;letter-spacing:-0.13px;}
#t3d_1046{left:448px;bottom:1083px;letter-spacing:-0.12px;}
#t3e_1046{left:448px;bottom:1068px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t3f_1046{left:535px;bottom:1083px;letter-spacing:-0.13px;}

.s1_1046{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1046{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1046{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1046{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_1046{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_1046{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1046" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1046Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1046" style="-webkit-user-select: none;"><object width="935" height="1210" data="1046/1046.svg" type="image/svg+xml" id="pdf1046" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1046" class="t s1_1046">PMAXSB/PMAXSW/PMAXSD/PMAXSQâ€”Maximum of Packed Signed Integers </span>
<span id="t2_1046" class="t s2_1046">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1046" class="t s1_1046">4-312 </span><span id="t4_1046" class="t s1_1046">Vol. 2B </span>
<span id="t5_1046" class="t s3_1046">Instruction Operand Encoding </span>
<span id="t6_1046" class="t s3_1046">Description </span>
<span id="t7_1046" class="t s4_1046">Performs a SIMD compare of the packed signed byte, word, dword or qword integers in the second source operand </span>
<span id="t8_1046" class="t s4_1046">and the first source operand and returns the maximum value for each pair of integers to the destination operand. </span>
<span id="t9_1046" class="t s4_1046">Legacy SSE version PMAXSW: The source operand can be an MMX technology register or a 64-bit memory location. </span>
<span id="ta_1046" class="t s4_1046">The destination operand can be an MMX technology register. </span>
<span id="tb_1046" class="t s4_1046">128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source </span>
<span id="tc_1046" class="t s4_1046">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding YMM destina- </span>
<span id="td_1046" class="t s4_1046">tion register remain unchanged. </span>
<span id="te_1046" class="t s4_1046">VEX.128 encoded version: The first source and destination operands are XMM registers. The second source </span>
<span id="tf_1046" class="t s4_1046">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination </span>
<span id="tg_1046" class="t s4_1046">register are zeroed. </span>
<span id="th_1046" class="t s4_1046">VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The </span>
<span id="ti_1046" class="t s4_1046">first source and destination operands are YMM registers. Bits (MAXVL-1:256) of the corresponding destination </span>
<span id="tj_1046" class="t s4_1046">register are zeroed. </span>
<span id="tk_1046" class="t s4_1046">EVEX encoded VPMAXSD/Q: The first source operand is a ZMM/YMM/XMM register; The second source operand is </span>
<span id="tl_1046" class="t s4_1046">a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a </span>
<span id="tm_1046" class="t s4_1046">32/64-bit memory location. The destination operand is conditionally updated based on writemask k1. </span>
<span id="tn_1046" class="t s4_1046">EVEX encoded VPMAXSB/W: The first source operand is a ZMM/YMM/XMM register; The second source operand is </span>
<span id="to_1046" class="t s4_1046">a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand is conditionally updated </span>
<span id="tp_1046" class="t s4_1046">based on writemask k1. </span>
<span id="tq_1046" class="t s5_1046">EVEX.128.66.0F38.W0 3D /r </span>
<span id="tr_1046" class="t s5_1046">VPMAXSD xmm1 {k1}{z}, xmm2, </span>
<span id="ts_1046" class="t s5_1046">xmm3/m128/m32bcst </span>
<span id="tt_1046" class="t s5_1046">D </span><span id="tu_1046" class="t s5_1046">V/V </span><span id="tv_1046" class="t s5_1046">AVX512VL </span>
<span id="tw_1046" class="t s5_1046">AVX512F </span>
<span id="tx_1046" class="t s5_1046">Compare packed signed dword integers in xmm2 and </span>
<span id="ty_1046" class="t s5_1046">xmm3/m128/m32bcst and store packed maximum </span>
<span id="tz_1046" class="t s5_1046">values in xmm1 using writemask k1. </span>
<span id="t10_1046" class="t s5_1046">EVEX.256.66.0F38.W0 3D /r </span>
<span id="t11_1046" class="t s5_1046">VPMAXSD ymm1 {k1}{z}, ymm2, </span>
<span id="t12_1046" class="t s5_1046">ymm3/m256/m32bcst </span>
<span id="t13_1046" class="t s5_1046">D </span><span id="t14_1046" class="t s5_1046">V/V </span><span id="t15_1046" class="t s5_1046">AVX512VL </span>
<span id="t16_1046" class="t s5_1046">AVX512F </span>
<span id="t17_1046" class="t s5_1046">Compare packed signed dword integers in ymm2 and </span>
<span id="t18_1046" class="t s5_1046">ymm3/m256/m32bcst and store packed maximum </span>
<span id="t19_1046" class="t s5_1046">values in ymm1 using writemask k1. </span>
<span id="t1a_1046" class="t s5_1046">EVEX.512.66.0F38.W0 3D /r </span>
<span id="t1b_1046" class="t s5_1046">VPMAXSD zmm1 {k1}{z}, zmm2, </span>
<span id="t1c_1046" class="t s5_1046">zmm3/m512/m32bcst </span>
<span id="t1d_1046" class="t s5_1046">D </span><span id="t1e_1046" class="t s5_1046">V/V </span><span id="t1f_1046" class="t s5_1046">AVX512F </span><span id="t1g_1046" class="t s5_1046">Compare packed signed dword integers in zmm2 and </span>
<span id="t1h_1046" class="t s5_1046">zmm3/m512/m32bcst and store packed maximum </span>
<span id="t1i_1046" class="t s5_1046">values in zmm1 using writemask k1. </span>
<span id="t1j_1046" class="t s5_1046">EVEX.128.66.0F38.W1 3D /r </span>
<span id="t1k_1046" class="t s5_1046">VPMAXSQ xmm1 {k1}{z}, xmm2, </span>
<span id="t1l_1046" class="t s5_1046">xmm3/m128/m64bcst </span>
<span id="t1m_1046" class="t s5_1046">D </span><span id="t1n_1046" class="t s5_1046">V/V </span><span id="t1o_1046" class="t s5_1046">AVX512VL </span>
<span id="t1p_1046" class="t s5_1046">AVX512F </span>
<span id="t1q_1046" class="t s5_1046">Compare packed signed qword integers in xmm2 and </span>
<span id="t1r_1046" class="t s5_1046">xmm3/m128/m64bcst and store packed maximum </span>
<span id="t1s_1046" class="t s5_1046">values in xmm1 using writemask k1. </span>
<span id="t1t_1046" class="t s5_1046">EVEX.256.66.0F38.W1 3D /r </span>
<span id="t1u_1046" class="t s5_1046">VPMAXSQ ymm1 {k1}{z}, ymm2, </span>
<span id="t1v_1046" class="t s5_1046">ymm3/m256/m64bcst </span>
<span id="t1w_1046" class="t s5_1046">D </span><span id="t1x_1046" class="t s5_1046">V/V </span><span id="t1y_1046" class="t s5_1046">AVX512VL </span>
<span id="t1z_1046" class="t s5_1046">AVX512F </span>
<span id="t20_1046" class="t s5_1046">Compare packed signed qword integers in ymm2 and </span>
<span id="t21_1046" class="t s5_1046">ymm3/m256/m64bcst and store packed maximum </span>
<span id="t22_1046" class="t s5_1046">values in ymm1 using writemask k1. </span>
<span id="t23_1046" class="t s5_1046">EVEX.512.66.0F38.W1 3D /r </span>
<span id="t24_1046" class="t s5_1046">VPMAXSQ zmm1 {k1}{z}, zmm2, </span>
<span id="t25_1046" class="t s5_1046">zmm3/m512/m64bcst </span>
<span id="t26_1046" class="t s5_1046">D </span><span id="t27_1046" class="t s5_1046">V/V </span><span id="t28_1046" class="t s5_1046">AVX512F </span><span id="t29_1046" class="t s5_1046">Compare packed signed qword integers in zmm2 and </span>
<span id="t2a_1046" class="t s5_1046">zmm3/m512/m64bcst and store packed maximum </span>
<span id="t2b_1046" class="t s5_1046">values in zmm1 using writemask k1. </span>
<span id="t2c_1046" class="t s6_1046">Op/En </span><span id="t2d_1046" class="t s6_1046">Tuple Type </span><span id="t2e_1046" class="t s6_1046">Operand 1 </span><span id="t2f_1046" class="t s6_1046">Operand 2 </span><span id="t2g_1046" class="t s6_1046">Operand 3 </span><span id="t2h_1046" class="t s6_1046">Operand 4 </span>
<span id="t2i_1046" class="t s5_1046">A </span><span id="t2j_1046" class="t s5_1046">N/A </span><span id="t2k_1046" class="t s5_1046">ModRM:reg (r, w) </span><span id="t2l_1046" class="t s5_1046">ModRM:r/m (r) </span><span id="t2m_1046" class="t s5_1046">N/A </span><span id="t2n_1046" class="t s5_1046">N/A </span>
<span id="t2o_1046" class="t s5_1046">B </span><span id="t2p_1046" class="t s5_1046">N/A </span><span id="t2q_1046" class="t s5_1046">ModRM:reg (w) </span><span id="t2r_1046" class="t s5_1046">VEX.vvvv (r) </span><span id="t2s_1046" class="t s5_1046">ModRM:r/m (r) </span><span id="t2t_1046" class="t s5_1046">N/A </span>
<span id="t2u_1046" class="t s5_1046">C </span><span id="t2v_1046" class="t s5_1046">Full Mem </span><span id="t2w_1046" class="t s5_1046">ModRM:reg (w) </span><span id="t2x_1046" class="t s5_1046">EVEX.vvvv (r) </span><span id="t2y_1046" class="t s5_1046">ModRM:r/m (r) </span><span id="t2z_1046" class="t s5_1046">N/A </span>
<span id="t30_1046" class="t s5_1046">D </span><span id="t31_1046" class="t s5_1046">Full </span><span id="t32_1046" class="t s5_1046">ModRM:reg (w) </span><span id="t33_1046" class="t s5_1046">EVEX.vvvv (r) </span><span id="t34_1046" class="t s5_1046">ModRM:r/m (r) </span><span id="t35_1046" class="t s5_1046">N/A </span>
<span id="t36_1046" class="t s6_1046">Opcode/ </span>
<span id="t37_1046" class="t s6_1046">Instruction </span>
<span id="t38_1046" class="t s6_1046">Op / </span>
<span id="t39_1046" class="t s6_1046">En </span>
<span id="t3a_1046" class="t s6_1046">64/32 bit </span>
<span id="t3b_1046" class="t s6_1046">Mode </span>
<span id="t3c_1046" class="t s6_1046">Support </span>
<span id="t3d_1046" class="t s6_1046">CPUID </span>
<span id="t3e_1046" class="t s6_1046">Feature Flag </span>
<span id="t3f_1046" class="t s6_1046">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
