// Seed: 2409469677
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6
);
  assign id_1 = 1 - -1;
  wire id_8;
  wire [-1 'b0 : 1] id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    output uwire id_0,
    output logic id_1,
    input wire id_2,
    input tri id_3,
    input supply1 _id_4,
    input uwire id_5,
    input tri0 id_6,
    output supply1 id_7
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_6,
      id_2,
      id_6,
      id_3,
      id_6
  );
  logic [7:0] id_9;
  initial $signed(92);
  ;
  for (id_11 = id_5; (id_4); id_1 = -1) begin : LABEL_0
    assign id_9[id_4] = id_11;
  end
endmodule
