m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/simulation
<<<<<<< HEAD
Z1 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
!i10b 1
Z2 !s108 1692912444.000000
Z3 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
Z4 !s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
Z5 =======
Z6 !s110 1692978321
!i10b 1
Z7 !s108 1692978321.000000
Z8 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
R1
R0
<<<<<<< HEAD
!s110 1692912444
!i10b 1
R2
R3
R4
R5
R6
!i10b 1
R7
R8
R1
R0
<<<<<<< HEAD
w1692910126
Z9 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z10 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z11 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
R5
w1692978271
R9
R10
R11
Z12 dC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
<<<<<<< HEAD
Z13 DEx4 work 16 spi_master_cs_tb 0 22 NoQmJM;]NL9^aPUB<Sd:W1
l73
L36
VJOH64dlNz_IV6iE[@MAkm0
!s100 Yc4fA;Kd2fZlF`h<0j4We1
Z14 OW;C;10.5c;63
33
Z15 !s110 1692979058
!i10b 1
Z16 !s108 1692979058.000000
Z17 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
Z18 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R5
R13
l73
L36
VENNJ:T^Jd_YBTXJQ7RHem0
!s100 KmjOEnOD0<hPnh07]6G_K2
R14
33
!s110 1692978893
!i10b 1
!s108 1692978893.000000
R18
Z19 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R0
<<<<<<< HEAD
R17
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R5
R18
R19
R0
<<<<<<< HEAD
Z20 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
Z21 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R5
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R0
<<<<<<< HEAD
Z22 w1692977152
R5
w1692979028
R0
<<<<<<< HEAD
Z23 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R5
R0
<<<<<<< HEAD
R23
Z24 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R5
Z25 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
Z26 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R0
<<<<<<< HEAD
Z27 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
Z28 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R5
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R0
<<<<<<< HEAD
R22
R5
w1692972633
R0
<<<<<<< HEAD
DEx4 work 10 spi_master 0 22 ]ONe<EIlkR@8J8[1ZLYO`3
l68
L51
Vg6fdo;K@N5[1gK:Bha<::1
!s100 bQPV75oRBNhWOT<FK6jbU2
R5
Z29 DEx4 work 10 spi_master 0 22 kd:07Yo9WF_hK1WKJNSSl0
l69
L52
Z30 VId[2TX7NnRRgbN`L^0LkG1
Z31 !s100 ?@Y^aSFh9oDR<Q5OcX5`@1
R0
<<<<<<< HEAD
!s110 1692972097
!i10b 1
!s108 1692972097.000000
Z32 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
Z33 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R5
R15
!i10b 1
R16
Z34 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
Z35 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R0
<<<<<<< HEAD
Z36 w1692971709
R9
R10
R11
Z37 dC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
Z38 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
Z39 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
R5
R22
R9
R10
R11
R12
8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
Z40 o-2008 -explicit -work presynth -O0
Z41 tCvgOpt 0
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
R0
Atb
R29
R9
R10
R11
DEx4 work 13 spi_master_tb 0 22 C8_3JE?YTjdD`TFhjKR`J2
l71
L36
Vn>5N:8^m;9^WOG8k[?Yja0
!s100 KKUC<=KSz1o2TR=60HLhR2
R14
33
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
VC8_3JE?YTjdD`TFhjKR`J2
!s100 P;IGG0oj9>n6@k4f2h^EV1
R14
33
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
w1692978861
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
R0
Atb
R20
R9
R10
R11
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
VNoQmJM;]NL9^aPUB<Sd:W1
!s100 nz=WAG_8jPJQ7=F<gL@U73
R14
33
R15
!i10b 1
R16
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R9
R10
R11
R12
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R25
R26
!i113 1
R40
R41
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
R0
Artl
R29
R9
R10
R11
Z42 DEx4 work 13 spi_master_cs 0 22 =]m`<BMdz_b<h5[oi6SoR2
l87
L77
Z43 V=dZ9aHDMZhd_E@0B3L<DE0
Z44 !s100 GD]g]?45[46aPn:G<SRDn3
R14
33
R15
!i10b 1
R16
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L45
Z45 V=]m`<BMdz_b<h5[oi6SoR2
Z46 !s100 X`A5KFc_dG<VAO`z1>Sk>1
R14
33
R15
!i10b 1
R16
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R9
R10
R11
R12
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R14
33
R15
!i10b 1
R16
R34
R35
!i113 1
R40
R41
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R40
R41
R0
Artl
R9
R10
R11
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L23
Z47 Vkd:07Yo9WF_hK1WKJNSSl0
Z48 !s100 2X1NAAgV;e]BhH7g5Gh?42
R14
33
R0
Efifo
R36
R10
R11
R37
Z49 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
Z50 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
l0
L8
VCYz=fc7P;;J]cEOeI2dOK0
!s100 l@`iM8=5_ggA`<Bae>dzl0
R14
33
Z51 !s110 1693238265
!i10b 1
Z52 !s108 1693238264.000000
Z53 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
Z54 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
!i113 1
R40
R41
Adef_arch
R10
R11
DEx4 work 4 fifo 0 22 CYz=fc7P;;J]cEOeI2dOK0
l161
L25
VgaF_WdZgUUZiL4MIQA4QF0
!s100 21jClPcoZ3Sm=_d<[m8m@3
R14
33
R51
!i10b 1
R52
R53
R54
!i113 1
R40
R41
Efifo_tb
Z55 w1693003857
R9
R10
R11
R37
Z56 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
Z57 FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
l0
L33
VfSnX`[[H;We89Vdi?Y28l3
!s100 lb;ECVfFf>[X9Q:F;K5bE2
R14
33
R51
!i10b 1
Z58 !s108 1693238265.000000
Z59 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
Z60 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
!i113 1
R40
R41
Abehave
R9
R10
R11
DEx4 work 7 fifo_tb 0 22 fSnX`[[H;We89Vdi?Y28l3
l67
L36
VlAOgU>fTC=URnGN?4EKg;0
!s100 miBllB5O71dl3:eWB:`c=1
R14
33
R51
!i10b 1
R58
R59
R60
!i113 1
R40
R41
Espi_master
Z61 w1692983598
R9
R10
R11
R37
R38
R39
l0
L23
R47
R48
R14
33
Z62 !s110 1693251350
!i10b 1
Z63 !s108 1693251350.000000
R32
R33
!i113 1
R40
R41
Artl
R9
R10
R11
R29
l69
L52
R30
R31
R14
33
R62
!i10b 1
R63
R32
R33
!i113 1
R40
R41
Espi_master_cs
R61
R9
R10
R11
R37
R27
R28
l0
L45
R45
R46
R14
33
R62
!i10b 1
R63
R23
R24
!i113 1
R40
R41
Artl
R29
R9
R10
R11
R42
l87
L77
R43
R44
R14
33
R62
!i10b 1
R63
R23
R24
!i113 1
R40
R41
Espi_master_cs_tb
Z64 w1693251336
R9
R10
R11
R37
R20
R21
l0
L34
VZLf@UjM=FUSX1aI?0?PhT2
!s100 e<[Rh7GN_@el`VE5:BAD<1
R14
33
R62
!i10b 1
R63
R17
Z65 !s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
!i113 1
R40
R41
Atb
R42
R9
R10
R11
DEx4 work 16 spi_master_cs_tb 0 22 ZLf@UjM=FUSX1aI?0?PhT2
l74
L37
Vl5QI1Ob9DoUcO3]QVPf_40
!s100 lkgV^PB?Y;zioh6z;3MR@2
R14
33
R62
!i10b 1
R63
R17
R65
!i113 1
R40
R41
Espi_master_tb
R0
Espi_master_with_single_cs_tb
w1692888430
R9
R10
R11
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
l0
L33
VTKne5oMePMHfT_]`U_Ue:3
!s100 91@hK5_ah4Sm0nW:Ic;GH1
R14
33
!s110 1692888943
!i10b 1
!s108 1692888943.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!i113 1
R40
R41
