// Seed: 1453519744
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    output uwire id_6,
    output tri1 id_7,
    output uwire id_8
);
  wire id_10;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd41,
    parameter id_6 = 32'd53,
    parameter id_9 = 32'd26
) (
    input  wire id_0,
    input  wand id_1
    , id_8,
    input  tri0 _id_2,
    output wor  id_3,
    input  tri  id_4,
    input  wire id_5
    , _id_9,
    input  wire _id_6
);
  supply1 [id_6 : -1] id_10 = id_9 ? 1 : id_0;
  assign id_9 = id_0;
  wire id_11;
  ;
  logic [id_9 : id_2] id_12;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_7 = 0;
  nand primCall (id_3, id_5, id_12);
endmodule
