{
  "name": "ostd::arch::irq::remapping::IrqRemapping::init",
  "span": "ostd/src/arch/x86/irq/remapping.rs:20:5: 20:43",
  "mir": "fn ostd::arch::irq::remapping::IrqRemapping::init(_1: &arch::irq::remapping::IrqRemapping, _2: u8) -> () {\n    let mut _0: ();\n    let mut _3: bool;\n    let  _4: &arch::iommu::interrupt_remapping::IrtEntryHandle;\n    let mut _5: &spin::once::Once<arch::iommu::interrupt_remapping::IrtEntryHandle>;\n    let mut _6: {closure@ostd/src/arch/x86/irq/remapping.rs:25:30: 25:32};\n    let mut _7: &u8;\n    debug self => _1;\n    debug irq_num => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = arch::iommu::interrupt_remapping::has_interrupt_remapping() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        switchInt(move _3) -> [0: bb2, otherwise: bb3];\n    }\n    bb2: {\n        StorageDead(_3);\n        goto -> bb5;\n    }\n    bb3: {\n        StorageDead(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = &((*_1).0: spin::once::Once<arch::iommu::interrupt_remapping::IrtEntryHandle>);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = &_2;\n        _6 = {closure@ostd/src/arch/x86/irq/remapping.rs:25:30: 25:32}(move _7);\n        StorageDead(_7);\n        _4 = spin::once::Once::<arch::iommu::interrupt_remapping::IrtEntryHandle>::call_once::<{closure@ostd/src/arch/x86/irq/remapping.rs:25:30: 25:32}>(move _5, move _6) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_4);\n        goto -> bb5;\n    }\n    bb5: {\n        return;\n    }\n}\n"
}