<stg><name>dense_1</name>


<trans_list>

<trans id="5321" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5322" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7347" from="3" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7348" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7313" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7314" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7315" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7316" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7317" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7318" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7319" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7320" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7321" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7322" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7323" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7324" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7325" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7326" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7327" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7328" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7329" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7330" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7331" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7332" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7333" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7334" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7335" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7336" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7337" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7338" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7339" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7340" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7341" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7342" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7343" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7344" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7345" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7346" from="37" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7310" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7311" from="39" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0  %write_flag15_0 = phi i1 [ false, %0 ], [ %write_flag15_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag15_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:1  %dense_1_out_5_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V54_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_5_V_wri"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2  %write_flag18_0 = phi i1 [ false, %0 ], [ %write_flag18_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag18_0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:3  %dense_1_out_4_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V53_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_4_V_wri"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:4  %dense_1_out_6_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V55_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_6_V_wri"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:5  %write_flag21_0 = phi i1 [ false, %0 ], [ %write_flag21_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag21_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:6  %write_flag12_0 = phi i1 [ false, %0 ], [ %write_flag12_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag12_0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:7  %dense_1_out_7_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V56_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_7_V_wri"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:8  %write_flag24_0 = phi i1 [ false, %0 ], [ %write_flag24_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag24_0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:9  %dense_1_out_3_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V52_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_3_V_wri"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:10  %dense_1_out_8_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V57_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_8_V_wri"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:11  %write_flag27_0 = phi i1 [ false, %0 ], [ %write_flag27_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag27_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:12  %write_flag9_0 = phi i1 [ false, %0 ], [ %write_flag9_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag9_0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:13  %dense_1_out_9_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V58_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_9_V_wri"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:14  %write_flag30_0 = phi i1 [ false, %0 ], [ %write_flag30_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag30_0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:15  %dense_1_out_2_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V51_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_2_V_wri"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:16  %dense_1_out_10_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V59_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_10_V_wr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:17  %write_flag33_0 = phi i1 [ false, %0 ], [ %write_flag33_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag33_0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:18  %write_flag6_0 = phi i1 [ false, %0 ], [ %write_flag6_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag6_0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:19  %dense_1_out_11_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V60_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_11_V_wr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:20  %write_flag36_0 = phi i1 [ false, %0 ], [ %write_flag36_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag36_0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:21  %dense_1_out_1_V_wri = phi i14 [ undef, %0 ], [ %dense_1_out_V50_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_1_V_wri"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:22  %dense_1_out_12_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V61_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_12_V_wr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:23  %write_flag39_0 = phi i1 [ false, %0 ], [ %write_flag39_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag39_0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:24  %write_flag3_0 = phi i1 [ false, %0 ], [ %write_flag3_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag3_0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:25  %dense_1_out_13_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V62_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_13_V_wr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:26  %write_flag42_0 = phi i1 [ false, %0 ], [ %write_flag42_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag42_0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:27  %dense_1_out_V_086 = phi i14 [ undef, %0 ], [ %dense_1_out_V_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_V_086"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:28  %dense_1_out_14_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V63_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_14_V_wr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:29  %write_flag45_0 = phi i1 [ false, %0 ], [ %write_flag45_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag45_0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:30  %write_flag_0 = phi i1 [ false, %0 ], [ %write_flag_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:31  %dense_1_out_15_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V64_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_15_V_wr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:32  %write_flag48_0 = phi i1 [ false, %0 ], [ %write_flag48_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag48_0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:33  %dense_1_out_27_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V76_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_27_V_wr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:34  %write_flag84_0 = phi i1 [ false, %0 ], [ %write_flag84_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag84_0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:35  %write_flag81_0 = phi i1 [ false, %0 ], [ %write_flag81_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag81_0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:36  %dense_1_out_28_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V77_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_28_V_wr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:37  %write_flag87_0 = phi i1 [ false, %0 ], [ %write_flag87_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag87_0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:38  %dense_1_out_26_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V75_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_26_V_wr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:39  %dense_1_out_29_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V78_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_29_V_wr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:40  %write_flag90_0 = phi i1 [ false, %0 ], [ %write_flag90_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag90_0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:41  %write_flag78_0 = phi i1 [ false, %0 ], [ %write_flag78_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag78_0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:42  %dense_1_out_30_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V79_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_30_V_wr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:43  %write_flag93_0 = phi i1 [ false, %0 ], [ %write_flag93_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag93_0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:44  %dense_1_out_25_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V74_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_25_V_wr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:45  %dense_1_out_31_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V80_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_31_V_wr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:46  %write_flag96_0 = phi i1 [ false, %0 ], [ %write_flag96_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag96_0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:47  %write_flag75_0 = phi i1 [ false, %0 ], [ %write_flag75_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag75_0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:48  %dense_1_out_32_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V81_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_32_V_wr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:49  %write_flag99_0 = phi i1 [ false, %0 ], [ %write_flag99_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag99_0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:50  %dense_1_out_24_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V73_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_24_V_wr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:51  %dense_1_out_33_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V82_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_33_V_wr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:52  %write_flag102_0 = phi i1 [ false, %0 ], [ %write_flag102_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag102_0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:53  %write_flag72_0 = phi i1 [ false, %0 ], [ %write_flag72_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag72_0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:54  %dense_1_out_34_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V83_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_34_V_wr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:55  %write_flag105_0 = phi i1 [ false, %0 ], [ %write_flag105_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag105_0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:56  %dense_1_out_23_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V72_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_23_V_wr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:57  %dense_1_out_35_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V84_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_35_V_wr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:58  %write_flag108_0 = phi i1 [ false, %0 ], [ %write_flag108_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag108_0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:59  %write_flag69_0 = phi i1 [ false, %0 ], [ %write_flag69_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag69_0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:60  %dense_1_out_36_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V85_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_36_V_wr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:61  %write_flag111_0 = phi i1 [ false, %0 ], [ %write_flag111_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag111_0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:62  %dense_1_out_22_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V71_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_22_V_wr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:63  %dense_1_out_37_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V86_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_37_V_wr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:64  %write_flag114_0 = phi i1 [ false, %0 ], [ %write_flag114_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag114_0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:65  %write_flag66_0 = phi i1 [ false, %0 ], [ %write_flag66_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag66_0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:66  %dense_1_out_38_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V87_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_38_V_wr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:67  %write_flag117_0 = phi i1 [ false, %0 ], [ %write_flag117_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag117_0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:68  %dense_1_out_21_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V70_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_21_V_wr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:69  %dense_1_out_39_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V88_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_39_V_wr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:70  %write_flag120_0 = phi i1 [ false, %0 ], [ %write_flag120_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag120_0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:71  %write_flag63_0 = phi i1 [ false, %0 ], [ %write_flag63_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag63_0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:72  %dense_1_out_40_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V89_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_40_V_wr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:73  %write_flag123_0 = phi i1 [ false, %0 ], [ %write_flag123_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag123_0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:74  %dense_1_out_20_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V69_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_20_V_wr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:75  %dense_1_out_41_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V90_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_41_V_wr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:76  %write_flag126_0 = phi i1 [ false, %0 ], [ %write_flag126_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag126_0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:77  %write_flag60_0 = phi i1 [ false, %0 ], [ %write_flag60_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag60_0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:78  %dense_1_out_42_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V91_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_42_V_wr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:79  %write_flag129_0 = phi i1 [ false, %0 ], [ %write_flag129_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag129_0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:80  %dense_1_out_19_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V68_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_19_V_wr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:81  %dense_1_out_43_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V92_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_43_V_wr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:82  %write_flag132_0 = phi i1 [ false, %0 ], [ %write_flag132_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag132_0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:83  %write_flag57_0 = phi i1 [ false, %0 ], [ %write_flag57_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag57_0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:84  %dense_1_out_44_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V93_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_44_V_wr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:85  %write_flag135_0 = phi i1 [ false, %0 ], [ %write_flag135_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag135_0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:86  %dense_1_out_18_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V67_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_18_V_wr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:87  %dense_1_out_45_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V94_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_45_V_wr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:88  %write_flag138_0 = phi i1 [ false, %0 ], [ %write_flag138_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag138_0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:89  %write_flag54_0 = phi i1 [ false, %0 ], [ %write_flag54_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag54_0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:90  %dense_1_out_46_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V95_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_46_V_wr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:91  %write_flag141_0 = phi i1 [ false, %0 ], [ %write_flag141_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag141_0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:92  %dense_1_out_17_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V66_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_17_V_wr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:93  %dense_1_out_47_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V96_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_47_V_wr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:94  %write_flag144_0 = phi i1 [ false, %0 ], [ %write_flag144_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag144_0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:95  %write_flag51_0 = phi i1 [ false, %0 ], [ %write_flag51_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag51_0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:96  %dense_1_out_48_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V97_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_48_V_wr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:97  %write_flag147_0 = phi i1 [ false, %0 ], [ %write_flag147_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="write_flag147_0"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:98  %dense_1_out_16_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V65_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_16_V_wr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:99  %dense_1_out_49_V_wr = phi i14 [ undef, %0 ], [ %dense_1_out_V98_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="dense_1_out_49_V_wr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:100  %i_0 = phi i6 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:101  %icmp_ln9 = icmp eq i6 %i_0, -14

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:102  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:103  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:104  br i1 %icmp_ln9, label %45, label %DENSE_LOOP_begin

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str465) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str465)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="6">
<![CDATA[
DENSE_LOOP_begin:2  %zext_ln14 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="15" op_0_bw="6">
<![CDATA[
DENSE_LOOP_begin:3  %zext_ln13 = zext i6 %i_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_begin:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5101" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %select_ln23 = select i1 %write_flag_0, i14 %dense_1_out_V_086, i14 0

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5102" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:1  %mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %select_ln23, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5103" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:2  %mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %dense_1_out_1_V_wri, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5104" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:3  %mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %dense_1_out_2_V_wri, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5105" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:4  %mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %dense_1_out_3_V_wri, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5106" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:5  %mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %dense_1_out_4_V_wri, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5107" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:6  %mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %dense_1_out_5_V_wri, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5108" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:7  %mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %dense_1_out_6_V_wri, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5109" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:8  %mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %dense_1_out_7_V_wri, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5110" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:9  %mrv_8 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7, i14 %dense_1_out_8_V_wri, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5111" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:10  %mrv_9 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_8, i14 %dense_1_out_9_V_wri, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5112" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:11  %mrv_s = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_9, i14 %dense_1_out_10_V_wr, 10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5113" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:12  %mrv_10 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_s, i14 %dense_1_out_11_V_wr, 11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5114" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:13  %mrv_11 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_10, i14 %dense_1_out_12_V_wr, 12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5115" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:14  %mrv_12 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_11, i14 %dense_1_out_13_V_wr, 13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5116" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:15  %mrv_13 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_12, i14 %dense_1_out_14_V_wr, 14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5117" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:16  %mrv_14 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_13, i14 %dense_1_out_15_V_wr, 15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5118" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:17  %mrv_15 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_14, i14 %dense_1_out_16_V_wr, 16

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5119" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:18  %mrv_16 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_15, i14 %dense_1_out_17_V_wr, 17

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5120" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:19  %mrv_17 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_16, i14 %dense_1_out_18_V_wr, 18

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5121" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:20  %mrv_18 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_17, i14 %dense_1_out_19_V_wr, 19

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5122" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:21  %mrv_19 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_18, i14 %dense_1_out_20_V_wr, 20

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5123" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:22  %mrv_20 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_19, i14 %dense_1_out_21_V_wr, 21

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5124" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:23  %mrv_21 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_20, i14 %dense_1_out_22_V_wr, 22

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5125" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:24  %mrv_22 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_21, i14 %dense_1_out_23_V_wr, 23

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5126" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:25  %mrv_23 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_22, i14 %dense_1_out_24_V_wr, 24

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5127" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:26  %mrv_24 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_23, i14 %dense_1_out_25_V_wr, 25

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5128" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:27  %mrv_25 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_24, i14 %dense_1_out_26_V_wr, 26

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5129" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:28  %mrv_26 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_25, i14 %dense_1_out_27_V_wr, 27

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5130" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:29  %mrv_27 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_26, i14 %dense_1_out_28_V_wr, 28

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5131" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:30  %mrv_28 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_27, i14 %dense_1_out_29_V_wr, 29

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5132" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:31  %mrv_29 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_28, i14 %dense_1_out_30_V_wr, 30

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5133" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:32  %mrv_30 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_29, i14 %dense_1_out_31_V_wr, 31

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5134" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:33  %mrv_31 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_30, i14 %dense_1_out_32_V_wr, 32

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5135" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:34  %mrv_32 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_31, i14 %dense_1_out_33_V_wr, 33

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5136" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:35  %mrv_33 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_32, i14 %dense_1_out_34_V_wr, 34

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5137" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:36  %mrv_34 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_33, i14 %dense_1_out_35_V_wr, 35

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5138" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:37  %mrv_35 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_34, i14 %dense_1_out_36_V_wr, 36

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5139" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:38  %mrv_36 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_35, i14 %dense_1_out_37_V_wr, 37

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5140" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:39  %mrv_37 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_36, i14 %dense_1_out_38_V_wr, 38

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5141" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:40  %mrv_38 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_37, i14 %dense_1_out_39_V_wr, 39

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5142" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:41  %mrv_39 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_38, i14 %dense_1_out_40_V_wr, 40

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5143" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:42  %mrv_40 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_39, i14 %dense_1_out_41_V_wr, 41

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5144" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:43  %mrv_41 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_40, i14 %dense_1_out_42_V_wr, 42

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5145" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:44  %mrv_42 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_41, i14 %dense_1_out_43_V_wr, 43

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5146" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:45  %mrv_43 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_42, i14 %dense_1_out_44_V_wr, 44

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5147" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:46  %mrv_44 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_43, i14 %dense_1_out_45_V_wr, 45

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5148" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:47  %mrv_45 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_44, i14 %dense_1_out_46_V_wr, 46

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5149" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:48  %mrv_46 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_45, i14 %dense_1_out_47_V_wr, 47

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5150" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:49  %mrv_47 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_46, i14 %dense_1_out_48_V_wr, 48

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5151" bw="700" op_0_bw="700" op_1_bw="14">
<![CDATA[
:50  %mrv_48 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_47, i14 %dense_1_out_49_V_wr, 49

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5152" bw="0" op_0_bw="700">
<![CDATA[
:51  ret { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_48

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %p_Val2_0 = phi i14 [ 0, %DENSE_LOOP_begin ], [ %select_ln340_105, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_0"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %j_0_0 = phi i9 [ 0, %DENSE_LOOP_begin ], [ %add_ln13_48, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln13 = icmp eq i9 %j_0_0, -112

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln13, label %DENSE_LOOP_end, label %FLAT_LOOP

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:3  %zext_ln1117 = zext i9 %j_0_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:4  %mul_ln1117 = mul i15 50, %zext_ln1117

]]></Node>
<StgValue><ssdm name="mul_ln1117"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:5  %add_ln1117 = add i15 %zext_ln13, %mul_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:6  %zext_ln1117_2 = zext i15 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_2"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:7  %dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="9">
<![CDATA[
FLAT_LOOP:10  %trunc_ln1116 = trunc i9 %j_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1116"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="3">
<![CDATA[
FLAT_LOOP:11  %zext_ln1116 = zext i3 %trunc_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:12  %flat_array_0_V_addr = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:13  %flat_array_0_V_load = load i14* %flat_array_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:14  %flat_array_1_V_addr = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_1_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:15  %flat_array_1_V_load_2 = load i14* %flat_array_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_2"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:16  %flat_array_2_V_addr = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_2_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:17  %flat_array_2_V_load_2 = load i14* %flat_array_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_2"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:18  %flat_array_3_V_addr = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_3_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:19  %flat_array_3_V_load_2 = load i14* %flat_array_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_2"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:20  %flat_array_4_V_addr = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_4_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:21  %flat_array_4_V_load_2 = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_2"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:22  %flat_array_5_V_addr = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_5_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:23  %flat_array_5_V_load_2 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_2"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:24  %flat_array_6_V_addr = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_6_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:25  %flat_array_6_V_load_2 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_2"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:26  %flat_array_7_V_addr = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_7_V_addr"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:27  %flat_array_7_V_load_2 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_2"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:28  %flat_array_8_V_addr = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_8_V_addr"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:29  %flat_array_8_V_load_2 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_2"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:30  %flat_array_9_V_addr = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_9_V_addr"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:31  %flat_array_9_V_load_2 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_2"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:32  %flat_array_10_V_add = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_10_V_add"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:33  %flat_array_10_V_loa = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:34  %flat_array_11_V_add = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_11_V_add"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:35  %flat_array_11_V_loa = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:36  %flat_array_12_V_add = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_12_V_add"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:37  %flat_array_12_V_loa = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:38  %flat_array_13_V_add = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_13_V_add"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:39  %flat_array_13_V_loa = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:40  %flat_array_14_V_add = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_14_V_add"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:41  %flat_array_14_V_loa = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:42  %flat_array_15_V_add = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_15_V_add"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:43  %flat_array_15_V_loa = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:44  %flat_array_16_V_add = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_16_V_add"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:45  %flat_array_16_V_loa = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:46  %flat_array_17_V_add = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_17_V_add"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:47  %flat_array_17_V_loa = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:48  %flat_array_18_V_add = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_18_V_add"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:49  %flat_array_18_V_loa = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:50  %flat_array_19_V_add = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_19_V_add"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:51  %flat_array_19_V_loa = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:52  %flat_array_20_V_add = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_20_V_add"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:53  %flat_array_20_V_loa = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:54  %flat_array_21_V_add = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_21_V_add"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:55  %flat_array_21_V_loa = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:56  %flat_array_22_V_add = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_22_V_add"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:57  %flat_array_22_V_loa = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:58  %flat_array_23_V_add = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_23_V_add"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:59  %flat_array_23_V_loa = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:60  %flat_array_24_V_add = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_24_V_add"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:61  %flat_array_24_V_loa = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:62  %flat_array_25_V_add = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_25_V_add"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:63  %flat_array_25_V_loa = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:64  %flat_array_26_V_add = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_26_V_add"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:65  %flat_array_26_V_loa = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:66  %flat_array_27_V_add = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_27_V_add"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:67  %flat_array_27_V_loa = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:68  %flat_array_28_V_add = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_28_V_add"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:69  %flat_array_28_V_loa = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:70  %flat_array_29_V_add = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_29_V_add"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:71  %flat_array_29_V_loa = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:72  %flat_array_30_V_add = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_30_V_add"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:73  %flat_array_30_V_loa = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:74  %flat_array_31_V_add = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_31_V_add"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:75  %flat_array_31_V_loa = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:76  %flat_array_32_V_add = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_32_V_add"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:77  %flat_array_32_V_loa = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:78  %flat_array_33_V_add = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_33_V_add"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:79  %flat_array_33_V_loa = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:80  %flat_array_34_V_add = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_34_V_add"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:81  %flat_array_34_V_loa = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:82  %flat_array_35_V_add = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_35_V_add"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:83  %flat_array_35_V_loa = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:84  %flat_array_36_V_add = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_36_V_add"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:85  %flat_array_36_V_loa = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:86  %flat_array_37_V_add = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_37_V_add"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:87  %flat_array_37_V_loa = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:88  %flat_array_38_V_add = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_38_V_add"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:89  %flat_array_38_V_loa = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:90  %flat_array_39_V_add = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_39_V_add"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:91  %flat_array_39_V_loa = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:92  %flat_array_40_V_add = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_40_V_add"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:93  %flat_array_40_V_loa = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:94  %flat_array_41_V_add = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_41_V_add"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:95  %flat_array_41_V_loa = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:96  %flat_array_42_V_add = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_42_V_add"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:97  %flat_array_42_V_loa = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:98  %flat_array_43_V_add = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_43_V_add"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:99  %flat_array_43_V_loa = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:100  %flat_array_44_V_add = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_44_V_add"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:101  %flat_array_44_V_loa = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:102  %flat_array_45_V_add = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_45_V_add"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:103  %flat_array_45_V_loa = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:104  %flat_array_46_V_add = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_46_V_add"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:105  %flat_array_46_V_loa = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:106  %flat_array_47_V_add = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_47_V_add"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:107  %flat_array_47_V_loa = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:108  %flat_array_48_V_add = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_48_V_add"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:109  %flat_array_48_V_loa = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:110  %flat_array_49_V_add = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="flat_array_49_V_add"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:111  %flat_array_49_V_loa = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:114  %dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
FLAT_LOOP:150  %or_ln13 = or i9 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:151  %zext_ln1117_3 = zext i9 %or_ln13 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_3"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:152  %mul_ln1117_1 = mul i15 50, %zext_ln1117_3

]]></Node>
<StgValue><ssdm name="mul_ln1117_1"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:153  %add_ln1117_1 = add i15 %zext_ln13, %mul_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_1"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:154  %zext_ln1117_4 = zext i15 %add_ln1117_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_4"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:155  %dense_1_weights_V_ad_1 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_4

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_1"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
FLAT_LOOP:156  %or_ln1116 = or i3 %trunc_ln1116, 1

]]></Node>
<StgValue><ssdm name="or_ln1116"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="3">
<![CDATA[
FLAT_LOOP:157  %zext_ln1116_1 = zext i3 %or_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:158  %flat_array_0_V_addr_1 = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:159  %flat_array_0_V_load_1 = load i14* %flat_array_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:160  %flat_array_1_V_addr_1 = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_1_V_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:161  %flat_array_1_V_load_3 = load i14* %flat_array_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_3"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:162  %flat_array_2_V_addr_1 = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_2_V_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:163  %flat_array_2_V_load_3 = load i14* %flat_array_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_3"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:164  %flat_array_3_V_addr_1 = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_3_V_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:165  %flat_array_3_V_load_3 = load i14* %flat_array_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_3"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:166  %flat_array_4_V_addr_1 = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_4_V_addr_1"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:167  %flat_array_4_V_load_3 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:168  %flat_array_5_V_addr_1 = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_5_V_addr_1"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:169  %flat_array_5_V_load_3 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_3"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:170  %flat_array_6_V_addr_1 = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_6_V_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:171  %flat_array_6_V_load_3 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_3"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:172  %flat_array_7_V_addr_1 = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_7_V_addr_1"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:173  %flat_array_7_V_load_3 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_3"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:174  %flat_array_8_V_addr_1 = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_8_V_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:175  %flat_array_8_V_load_3 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_3"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:176  %flat_array_9_V_addr_1 = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_9_V_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:177  %flat_array_9_V_load_3 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_3"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:178  %flat_array_10_V_add_1 = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_10_V_add_1"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:179  %flat_array_10_V_loa_1 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_1"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:180  %flat_array_11_V_add_1 = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_11_V_add_1"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:181  %flat_array_11_V_loa_1 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_1"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:182  %flat_array_12_V_add_1 = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_12_V_add_1"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:183  %flat_array_12_V_loa_1 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_1"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:184  %flat_array_13_V_add_1 = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_13_V_add_1"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:185  %flat_array_13_V_loa_1 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_1"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:186  %flat_array_14_V_add_1 = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_14_V_add_1"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:187  %flat_array_14_V_loa_1 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_1"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:188  %flat_array_15_V_add_1 = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_15_V_add_1"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:189  %flat_array_15_V_loa_1 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_1"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:190  %flat_array_16_V_add_1 = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_16_V_add_1"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:191  %flat_array_16_V_loa_1 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_1"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:192  %flat_array_17_V_add_1 = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_17_V_add_1"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:193  %flat_array_17_V_loa_1 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_1"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:194  %flat_array_18_V_add_1 = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_18_V_add_1"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:195  %flat_array_18_V_loa_1 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_1"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:196  %flat_array_19_V_add_1 = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_19_V_add_1"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:197  %flat_array_19_V_loa_1 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_1"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:198  %flat_array_20_V_add_1 = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_20_V_add_1"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:199  %flat_array_20_V_loa_1 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_1"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:200  %flat_array_21_V_add_1 = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_21_V_add_1"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:201  %flat_array_21_V_loa_1 = load i14* %flat_array_21_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_1"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:202  %flat_array_22_V_add_1 = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_22_V_add_1"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:203  %flat_array_22_V_loa_1 = load i14* %flat_array_22_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_1"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:204  %flat_array_23_V_add_1 = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_23_V_add_1"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:205  %flat_array_23_V_loa_1 = load i14* %flat_array_23_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_1"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:206  %flat_array_24_V_add_1 = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_24_V_add_1"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:207  %flat_array_24_V_loa_1 = load i14* %flat_array_24_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_1"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:208  %flat_array_25_V_add_1 = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_25_V_add_1"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:209  %flat_array_25_V_loa_1 = load i14* %flat_array_25_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_1"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:210  %flat_array_26_V_add_1 = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_26_V_add_1"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:211  %flat_array_26_V_loa_1 = load i14* %flat_array_26_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_1"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:212  %flat_array_27_V_add_1 = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_27_V_add_1"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:213  %flat_array_27_V_loa_1 = load i14* %flat_array_27_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_1"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:214  %flat_array_28_V_add_1 = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_28_V_add_1"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:215  %flat_array_28_V_loa_1 = load i14* %flat_array_28_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_1"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:216  %flat_array_29_V_add_1 = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_29_V_add_1"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:217  %flat_array_29_V_loa_1 = load i14* %flat_array_29_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_1"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:218  %flat_array_30_V_add_1 = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_30_V_add_1"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:219  %flat_array_30_V_loa_1 = load i14* %flat_array_30_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_1"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:220  %flat_array_31_V_add_1 = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_31_V_add_1"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:221  %flat_array_31_V_loa_1 = load i14* %flat_array_31_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_1"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:222  %flat_array_32_V_add_1 = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_32_V_add_1"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:223  %flat_array_32_V_loa_1 = load i14* %flat_array_32_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_1"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:224  %flat_array_33_V_add_1 = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_33_V_add_1"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:225  %flat_array_33_V_loa_1 = load i14* %flat_array_33_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_1"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:226  %flat_array_34_V_add_1 = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_34_V_add_1"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:227  %flat_array_34_V_loa_1 = load i14* %flat_array_34_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_1"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:228  %flat_array_35_V_add_1 = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_35_V_add_1"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:229  %flat_array_35_V_loa_1 = load i14* %flat_array_35_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_1"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:230  %flat_array_36_V_add_1 = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_36_V_add_1"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:231  %flat_array_36_V_loa_1 = load i14* %flat_array_36_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_1"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:232  %flat_array_37_V_add_1 = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_37_V_add_1"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:233  %flat_array_37_V_loa_1 = load i14* %flat_array_37_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_1"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:234  %flat_array_38_V_add_1 = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_38_V_add_1"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:235  %flat_array_38_V_loa_1 = load i14* %flat_array_38_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_1"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:236  %flat_array_39_V_add_1 = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_39_V_add_1"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:237  %flat_array_39_V_loa_1 = load i14* %flat_array_39_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_1"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:238  %flat_array_40_V_add_1 = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_40_V_add_1"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:239  %flat_array_40_V_loa_1 = load i14* %flat_array_40_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_1"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:240  %flat_array_41_V_add_1 = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_41_V_add_1"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:241  %flat_array_41_V_loa_1 = load i14* %flat_array_41_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_1"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:242  %flat_array_42_V_add_1 = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_42_V_add_1"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:243  %flat_array_42_V_loa_1 = load i14* %flat_array_42_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_1"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:244  %flat_array_43_V_add_1 = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_43_V_add_1"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:245  %flat_array_43_V_loa_1 = load i14* %flat_array_43_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_1"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:246  %flat_array_44_V_add_1 = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_44_V_add_1"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:247  %flat_array_44_V_loa_1 = load i14* %flat_array_44_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_1"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:248  %flat_array_45_V_add_1 = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_45_V_add_1"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:249  %flat_array_45_V_loa_1 = load i14* %flat_array_45_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_1"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:250  %flat_array_46_V_add_1 = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_46_V_add_1"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:251  %flat_array_46_V_loa_1 = load i14* %flat_array_46_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_1"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:252  %flat_array_47_V_add_1 = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_47_V_add_1"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:253  %flat_array_47_V_loa_1 = load i14* %flat_array_47_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_1"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:254  %flat_array_48_V_add_1 = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_48_V_add_1"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:255  %flat_array_48_V_loa_1 = load i14* %flat_array_48_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_1"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:256  %flat_array_49_V_add_1 = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="flat_array_49_V_add_1"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:257  %flat_array_49_V_loa_1 = load i14* %flat_array_49_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_1"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:260  %dense_1_weights_V_lo_1 = load i9* %dense_1_weights_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_1"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
FLAT_LOOP:298  %add_ln13 = add i9 2, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:299  %zext_ln1117_5 = zext i9 %add_ln13 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:300  %mul_ln1117_2 = mul i15 50, %zext_ln1117_5

]]></Node>
<StgValue><ssdm name="mul_ln1117_2"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:301  %add_ln1117_2 = add i15 %zext_ln13, %mul_ln1117_2

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:304  %lshr_ln1116_1 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_1"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
FLAT_LOOP:448  %add_ln13_1 = add i9 3, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:449  %zext_ln1117_7 = zext i9 %add_ln13_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:450  %mul_ln1117_3 = mul i15 50, %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="mul_ln1117_3"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:451  %add_ln1117_3 = add i15 %zext_ln13, %mul_ln1117_3

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:454  %lshr_ln1116_2 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_1, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_2"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
FLAT_LOOP:598  %add_ln13_2 = add i9 4, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:599  %zext_ln1117_9 = zext i9 %add_ln13_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_9"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:600  %mul_ln1117_4 = mul i15 50, %zext_ln1117_9

]]></Node>
<StgValue><ssdm name="mul_ln1117_4"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:601  %add_ln1117_4 = add i15 %zext_ln13, %mul_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:604  %lshr_ln1116_3 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_2, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_3"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
FLAT_LOOP:748  %add_ln13_3 = add i9 5, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_3"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:749  %zext_ln1117_11 = zext i9 %add_ln13_3 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:750  %mul_ln1117_5 = mul i15 50, %zext_ln1117_11

]]></Node>
<StgValue><ssdm name="mul_ln1117_5"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:751  %add_ln1117_5 = add i15 %zext_ln13, %mul_ln1117_5

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:754  %lshr_ln1116_4 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_4"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
FLAT_LOOP:898  %add_ln13_4 = add i9 6, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_4"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:899  %zext_ln1117_13 = zext i9 %add_ln13_4 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_13"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:900  %mul_ln1117_6 = mul i15 50, %zext_ln1117_13

]]></Node>
<StgValue><ssdm name="mul_ln1117_6"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:901  %add_ln1117_6 = add i15 %zext_ln13, %mul_ln1117_6

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:904  %lshr_ln1116_5 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_4, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_5"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
FLAT_LOOP:1048  %add_ln13_5 = add i9 7, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_5"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:1049  %zext_ln1117_15 = zext i9 %add_ln13_5 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_15"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:1050  %mul_ln1117_7 = mul i15 50, %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="mul_ln1117_7"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:1051  %add_ln1117_7 = add i15 %zext_ln13, %mul_ln1117_7

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:1054  %lshr_ln1116_6 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_5, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_6"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
FLAT_LOOP:1201  %add_ln13_6 = add i9 8, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_6"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="15" op_0_bw="9">
<![CDATA[
FLAT_LOOP:1202  %zext_ln1117_17 = zext i9 %add_ln13_6 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_17"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:1203  %mul_ln1117_8 = mul i15 50, %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="mul_ln1117_8"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
FLAT_LOOP:1204  %add_ln1117_8 = add i15 %zext_ln13, %mul_ln1117_8

]]></Node>
<StgValue><ssdm name="add_ln1117_8"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:1207  %tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_6, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0">
<![CDATA[
FLAT_LOOP:1208  switch i6 %tmp_11, label %branch2099 [
    i6 1, label %branch2051
    i6 2, label %branch2052
    i6 3, label %branch2053
    i6 4, label %branch2054
    i6 5, label %branch2055
    i6 6, label %branch2056
    i6 7, label %branch2057
    i6 8, label %branch2058
    i6 9, label %branch2059
    i6 10, label %branch2060
    i6 11, label %branch2061
    i6 12, label %branch2062
    i6 13, label %branch2063
    i6 14, label %branch2064
    i6 15, label %branch2065
    i6 16, label %branch2066
    i6 17, label %branch2067
    i6 18, label %branch2068
    i6 19, label %branch2069
    i6 20, label %branch2070
    i6 21, label %branch2071
    i6 22, label %branch2072
    i6 23, label %branch2073
    i6 24, label %branch2074
    i6 25, label %branch2075
    i6 26, label %branch2076
    i6 27, label %branch2077
    i6 28, label %branch2078
    i6 29, label %branch2079
    i6 30, label %branch2080
    i6 31, label %branch2081
    i6 -32, label %branch2082
    i6 -31, label %branch2083
    i6 -30, label %branch2084
    i6 -29, label %branch2085
    i6 -28, label %branch2086
    i6 -27, label %branch2087
    i6 -26, label %branch2088
    i6 -25, label %branch2089
    i6 -24, label %branch2090
    i6 -23, label %branch2091
    i6 -22, label %branch2092
    i6 -21, label %branch2093
    i6 -20, label %branch2094
    i6 -19, label %branch2095
    i6 -18, label %branch2096
    i6 -17, label %branch2097
    i6 -16, label %branch2098
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:16  %add_ln13_7 = add i9 %j_0_0, 9

]]></Node>
<StgValue><ssdm name="add_ln13_7"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:17  %zext_ln1117_19 = zext i9 %add_ln13_7 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_19"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:18  %mul_ln1117_9 = mul i15 %zext_ln1117_19, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_9"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:19  %add_ln1117_9 = add i15 %mul_ln1117_9, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_9"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:22  %tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_7, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:13  %add_ln13_8 = add i9 10, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_8"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:14  %zext_ln1117_21 = zext i9 %add_ln13_8 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_21"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:15  %mul_ln1117_10 = mul i15 50, %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="mul_ln1117_10"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:16  %add_ln1117_10 = add i15 %zext_ln13, %mul_ln1117_10

]]></Node>
<StgValue><ssdm name="add_ln1117_10"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:19  %tmp_13 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_8, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:13  %add_ln13_9 = add i9 11, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_9"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:14  %zext_ln1117_23 = zext i9 %add_ln13_9 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_23"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:15  %mul_ln1117_11 = mul i15 50, %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="mul_ln1117_11"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:16  %add_ln1117_11 = add i15 %zext_ln13, %mul_ln1117_11

]]></Node>
<StgValue><ssdm name="add_ln1117_11"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:19  %tmp_14 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_9, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:13  %add_ln13_10 = add i9 12, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_10"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:14  %zext_ln1117_25 = zext i9 %add_ln13_10 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_25"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:15  %mul_ln1117_12 = mul i15 50, %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="mul_ln1117_12"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:16  %add_ln1117_12 = add i15 %zext_ln13, %mul_ln1117_12

]]></Node>
<StgValue><ssdm name="add_ln1117_12"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:19  %tmp_15 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_10, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:13  %add_ln13_11 = add i9 13, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_11"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:14  %zext_ln1117_27 = zext i9 %add_ln13_11 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_27"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:15  %mul_ln1117_13 = mul i15 50, %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="mul_ln1117_13"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:16  %add_ln1117_13 = add i15 %zext_ln13, %mul_ln1117_13

]]></Node>
<StgValue><ssdm name="add_ln1117_13"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:19  %tmp_16 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_11, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:13  %add_ln13_12 = add i9 14, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_12"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:14  %zext_ln1117_29 = zext i9 %add_ln13_12 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_29"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:15  %mul_ln1117_14 = mul i15 50, %zext_ln1117_29

]]></Node>
<StgValue><ssdm name="mul_ln1117_14"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:16  %add_ln1117_14 = add i15 %zext_ln13, %mul_ln1117_14

]]></Node>
<StgValue><ssdm name="add_ln1117_14"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:19  %tmp_17 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_12, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:13  %add_ln13_13 = add i9 15, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_13"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:14  %zext_ln1117_31 = zext i9 %add_ln13_13 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_31"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:15  %mul_ln1117_15 = mul i15 50, %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="mul_ln1117_15"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:16  %add_ln1117_15 = add i15 %zext_ln13, %mul_ln1117_15

]]></Node>
<StgValue><ssdm name="add_ln1117_15"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:19  %tmp_18 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_13, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:16  %add_ln13_14 = add i9 %j_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln13_14"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:17  %zext_ln1117_33 = zext i9 %add_ln13_14 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_33"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:18  %mul_ln1117_16 = mul i15 %zext_ln1117_33, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_16"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:19  %add_ln1117_16 = add i15 %mul_ln1117_16, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_16"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:22  %tmp_19 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_14, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:23  switch i6 %tmp_19, label %branch1699 [
    i6 2, label %branch1652
    i6 3, label %branch1653
    i6 4, label %branch1654
    i6 5, label %branch1655
    i6 6, label %branch1656
    i6 7, label %branch1657
    i6 8, label %branch1658
    i6 9, label %branch1659
    i6 10, label %branch1660
    i6 11, label %branch1661
    i6 12, label %branch1662
    i6 13, label %branch1663
    i6 14, label %branch1664
    i6 15, label %branch1665
    i6 16, label %branch1666
    i6 17, label %branch1667
    i6 18, label %branch1668
    i6 19, label %branch1669
    i6 20, label %branch1670
    i6 21, label %branch1671
    i6 22, label %branch1672
    i6 23, label %branch1673
    i6 24, label %branch1674
    i6 25, label %branch1675
    i6 26, label %branch1676
    i6 27, label %branch1677
    i6 28, label %branch1678
    i6 29, label %branch1679
    i6 30, label %branch1680
    i6 31, label %branch1681
    i6 -32, label %branch1682
    i6 -31, label %branch1683
    i6 -30, label %branch1684
    i6 -29, label %branch1685
    i6 -28, label %branch1686
    i6 -27, label %branch1687
    i6 -26, label %branch1688
    i6 -25, label %branch1689
    i6 -24, label %branch1690
    i6 -23, label %branch1691
    i6 -22, label %branch1692
    i6 -21, label %branch1693
    i6 -20, label %branch1694
    i6 -19, label %branch1695
    i6 -18, label %branch1696
    i6 -17, label %branch1697
    i6 -16, label %branch1698
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:16  %add_ln13_15 = add i9 %j_0_0, 17

]]></Node>
<StgValue><ssdm name="add_ln13_15"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:17  %zext_ln1117_35 = zext i9 %add_ln13_15 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_35"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:18  %mul_ln1117_17 = mul i15 %zext_ln1117_35, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_17"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:19  %add_ln1117_17 = add i15 %mul_ln1117_17, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_17"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:22  %tmp_20 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_15, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:13  %add_ln13_16 = add i9 18, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_16"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:14  %zext_ln1117_37 = zext i9 %add_ln13_16 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_37"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:15  %mul_ln1117_18 = mul i15 50, %zext_ln1117_37

]]></Node>
<StgValue><ssdm name="mul_ln1117_18"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:16  %add_ln1117_18 = add i15 %zext_ln13, %mul_ln1117_18

]]></Node>
<StgValue><ssdm name="add_ln1117_18"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:19  %tmp_21 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_16, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:13  %add_ln13_17 = add i9 19, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_17"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:14  %zext_ln1117_39 = zext i9 %add_ln13_17 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_39"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:15  %mul_ln1117_19 = mul i15 50, %zext_ln1117_39

]]></Node>
<StgValue><ssdm name="mul_ln1117_19"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:16  %add_ln1117_19 = add i15 %zext_ln13, %mul_ln1117_19

]]></Node>
<StgValue><ssdm name="add_ln1117_19"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:19  %tmp_22 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_17, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:13  %add_ln13_18 = add i9 20, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_18"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:14  %zext_ln1117_41 = zext i9 %add_ln13_18 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_41"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:15  %mul_ln1117_20 = mul i15 50, %zext_ln1117_41

]]></Node>
<StgValue><ssdm name="mul_ln1117_20"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:16  %add_ln1117_20 = add i15 %zext_ln13, %mul_ln1117_20

]]></Node>
<StgValue><ssdm name="add_ln1117_20"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:19  %tmp_23 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_18, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:13  %add_ln13_19 = add i9 21, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_19"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:14  %zext_ln1117_43 = zext i9 %add_ln13_19 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_43"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:15  %mul_ln1117_21 = mul i15 50, %zext_ln1117_43

]]></Node>
<StgValue><ssdm name="mul_ln1117_21"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:16  %add_ln1117_21 = add i15 %zext_ln13, %mul_ln1117_21

]]></Node>
<StgValue><ssdm name="add_ln1117_21"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:19  %tmp_24 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_19, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:13  %add_ln13_20 = add i9 22, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_20"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:14  %zext_ln1117_45 = zext i9 %add_ln13_20 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_45"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:15  %mul_ln1117_22 = mul i15 50, %zext_ln1117_45

]]></Node>
<StgValue><ssdm name="mul_ln1117_22"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:16  %add_ln1117_22 = add i15 %zext_ln13, %mul_ln1117_22

]]></Node>
<StgValue><ssdm name="add_ln1117_22"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:19  %tmp_25 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_20, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:13  %add_ln13_21 = add i9 23, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_21"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:14  %zext_ln1117_47 = zext i9 %add_ln13_21 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_47"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:15  %mul_ln1117_23 = mul i15 50, %zext_ln1117_47

]]></Node>
<StgValue><ssdm name="mul_ln1117_23"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:16  %add_ln1117_23 = add i15 %zext_ln13, %mul_ln1117_23

]]></Node>
<StgValue><ssdm name="add_ln1117_23"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:19  %tmp_26 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_21, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:16  %add_ln13_22 = add i9 %j_0_0, 24

]]></Node>
<StgValue><ssdm name="add_ln13_22"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:17  %zext_ln1117_49 = zext i9 %add_ln13_22 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_49"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:18  %mul_ln1117_24 = mul i15 %zext_ln1117_49, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_24"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:19  %add_ln1117_24 = add i15 %mul_ln1117_24, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_24"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:20  %zext_ln1117_50 = zext i15 %add_ln1117_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_50"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:21  %dense_1_weights_V_ad_24 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_50

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_24"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:22  %tmp_27 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_22, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:23  switch i6 %tmp_27, label %branch1299 [
    i6 3, label %branch1253
    i6 4, label %branch1254
    i6 5, label %branch1255
    i6 6, label %branch1256
    i6 7, label %branch1257
    i6 8, label %branch1258
    i6 9, label %branch1259
    i6 10, label %branch1260
    i6 11, label %branch1261
    i6 12, label %branch1262
    i6 13, label %branch1263
    i6 14, label %branch1264
    i6 15, label %branch1265
    i6 16, label %branch1266
    i6 17, label %branch1267
    i6 18, label %branch1268
    i6 19, label %branch1269
    i6 20, label %branch1270
    i6 21, label %branch1271
    i6 22, label %branch1272
    i6 23, label %branch1273
    i6 24, label %branch1274
    i6 25, label %branch1275
    i6 26, label %branch1276
    i6 27, label %branch1277
    i6 28, label %branch1278
    i6 29, label %branch1279
    i6 30, label %branch1280
    i6 31, label %branch1281
    i6 -32, label %branch1282
    i6 -31, label %branch1283
    i6 -30, label %branch1284
    i6 -29, label %branch1285
    i6 -28, label %branch1286
    i6 -27, label %branch1287
    i6 -26, label %branch1288
    i6 -25, label %branch1289
    i6 -24, label %branch1290
    i6 -23, label %branch1291
    i6 -22, label %branch1292
    i6 -21, label %branch1293
    i6 -20, label %branch1294
    i6 -19, label %branch1295
    i6 -18, label %branch1296
    i6 -17, label %branch1297
    i6 -16, label %branch1298
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:16  %add_ln13_23 = add i9 %j_0_0, 25

]]></Node>
<StgValue><ssdm name="add_ln13_23"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:17  %zext_ln1117_51 = zext i9 %add_ln13_23 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_51"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:18  %mul_ln1117_25 = mul i15 %zext_ln1117_51, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_25"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:19  %add_ln1117_25 = add i15 %mul_ln1117_25, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_25"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:20  %zext_ln1117_52 = zext i15 %add_ln1117_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_52"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:21  %dense_1_weights_V_ad_25 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_52

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_25"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:22  %tmp_28 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_23, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:13  %add_ln13_24 = add i9 26, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_24"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:14  %zext_ln1117_53 = zext i9 %add_ln13_24 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_53"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:15  %mul_ln1117_26 = mul i15 50, %zext_ln1117_53

]]></Node>
<StgValue><ssdm name="mul_ln1117_26"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:16  %add_ln1117_26 = add i15 %zext_ln13, %mul_ln1117_26

]]></Node>
<StgValue><ssdm name="add_ln1117_26"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:19  %tmp_29 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_24, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:13  %add_ln13_25 = add i9 27, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_25"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:14  %zext_ln1117_55 = zext i9 %add_ln13_25 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_55"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:15  %mul_ln1117_27 = mul i15 50, %zext_ln1117_55

]]></Node>
<StgValue><ssdm name="mul_ln1117_27"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:16  %add_ln1117_27 = add i15 %zext_ln13, %mul_ln1117_27

]]></Node>
<StgValue><ssdm name="add_ln1117_27"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:19  %tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_25, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:13  %add_ln13_26 = add i9 28, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_26"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:14  %zext_ln1117_57 = zext i9 %add_ln13_26 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_57"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:15  %mul_ln1117_28 = mul i15 50, %zext_ln1117_57

]]></Node>
<StgValue><ssdm name="mul_ln1117_28"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:16  %add_ln1117_28 = add i15 %zext_ln13, %mul_ln1117_28

]]></Node>
<StgValue><ssdm name="add_ln1117_28"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:19  %tmp_31 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_26, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:13  %add_ln13_27 = add i9 29, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_27"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:14  %zext_ln1117_59 = zext i9 %add_ln13_27 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_59"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:15  %mul_ln1117_29 = mul i15 50, %zext_ln1117_59

]]></Node>
<StgValue><ssdm name="mul_ln1117_29"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:16  %add_ln1117_29 = add i15 %zext_ln13, %mul_ln1117_29

]]></Node>
<StgValue><ssdm name="add_ln1117_29"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:19  %tmp_32 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_27, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:13  %add_ln13_28 = add i9 30, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_28"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:14  %zext_ln1117_61 = zext i9 %add_ln13_28 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_61"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:15  %mul_ln1117_30 = mul i15 50, %zext_ln1117_61

]]></Node>
<StgValue><ssdm name="mul_ln1117_30"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:16  %add_ln1117_30 = add i15 %zext_ln13, %mul_ln1117_30

]]></Node>
<StgValue><ssdm name="add_ln1117_30"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:19  %tmp_33 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_28, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:13  %add_ln13_29 = add i9 31, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_29"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:14  %zext_ln1117_63 = zext i9 %add_ln13_29 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_63"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:15  %mul_ln1117_31 = mul i15 50, %zext_ln1117_63

]]></Node>
<StgValue><ssdm name="mul_ln1117_31"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:16  %add_ln1117_31 = add i15 %zext_ln13, %mul_ln1117_31

]]></Node>
<StgValue><ssdm name="add_ln1117_31"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:19  %tmp_34 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_29, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:16  %add_ln13_30 = add i9 %j_0_0, 32

]]></Node>
<StgValue><ssdm name="add_ln13_30"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:17  %zext_ln1117_65 = zext i9 %add_ln13_30 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_65"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:18  %mul_ln1117_32 = mul i15 %zext_ln1117_65, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_32"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:19  %add_ln1117_32 = add i15 %mul_ln1117_32, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_32"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:20  %zext_ln1117_66 = zext i15 %add_ln1117_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_66"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:21  %dense_1_weights_V_ad_32 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_66

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_32"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:22  %tmp_35 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_30, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:23  switch i6 %tmp_35, label %branch899 [
    i6 4, label %branch854
    i6 5, label %branch855
    i6 6, label %branch856
    i6 7, label %branch857
    i6 8, label %branch858
    i6 9, label %branch859
    i6 10, label %branch860
    i6 11, label %branch861
    i6 12, label %branch862
    i6 13, label %branch863
    i6 14, label %branch864
    i6 15, label %branch865
    i6 16, label %branch866
    i6 17, label %branch867
    i6 18, label %branch868
    i6 19, label %branch869
    i6 20, label %branch870
    i6 21, label %branch871
    i6 22, label %branch872
    i6 23, label %branch873
    i6 24, label %branch874
    i6 25, label %branch875
    i6 26, label %branch876
    i6 27, label %branch877
    i6 28, label %branch878
    i6 29, label %branch879
    i6 30, label %branch880
    i6 31, label %branch881
    i6 -32, label %branch882
    i6 -31, label %branch883
    i6 -30, label %branch884
    i6 -29, label %branch885
    i6 -28, label %branch886
    i6 -27, label %branch887
    i6 -26, label %branch888
    i6 -25, label %branch889
    i6 -24, label %branch890
    i6 -23, label %branch891
    i6 -22, label %branch892
    i6 -21, label %branch893
    i6 -20, label %branch894
    i6 -19, label %branch895
    i6 -18, label %branch896
    i6 -17, label %branch897
    i6 -16, label %branch898
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:16  %add_ln13_31 = add i9 %j_0_0, 33

]]></Node>
<StgValue><ssdm name="add_ln13_31"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:17  %zext_ln1117_67 = zext i9 %add_ln13_31 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_67"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:18  %mul_ln1117_33 = mul i15 %zext_ln1117_67, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_33"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:19  %add_ln1117_33 = add i15 %mul_ln1117_33, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_33"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:20  %zext_ln1117_68 = zext i15 %add_ln1117_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_68"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:21  %dense_1_weights_V_ad_33 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_68

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_33"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:22  %tmp_36 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_31, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:13  %add_ln13_32 = add i9 34, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_32"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:14  %zext_ln1117_69 = zext i9 %add_ln13_32 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_69"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:15  %mul_ln1117_34 = mul i15 50, %zext_ln1117_69

]]></Node>
<StgValue><ssdm name="mul_ln1117_34"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:16  %add_ln1117_34 = add i15 %zext_ln13, %mul_ln1117_34

]]></Node>
<StgValue><ssdm name="add_ln1117_34"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:19  %tmp_37 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_32, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:13  %add_ln13_33 = add i9 35, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_33"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:14  %zext_ln1117_71 = zext i9 %add_ln13_33 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_71"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:15  %mul_ln1117_35 = mul i15 50, %zext_ln1117_71

]]></Node>
<StgValue><ssdm name="mul_ln1117_35"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:16  %add_ln1117_35 = add i15 %zext_ln13, %mul_ln1117_35

]]></Node>
<StgValue><ssdm name="add_ln1117_35"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:19  %tmp_39 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_33, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:13  %add_ln13_34 = add i9 36, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_34"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:14  %zext_ln1117_73 = zext i9 %add_ln13_34 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_73"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:15  %mul_ln1117_36 = mul i15 50, %zext_ln1117_73

]]></Node>
<StgValue><ssdm name="mul_ln1117_36"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:16  %add_ln1117_36 = add i15 %zext_ln13, %mul_ln1117_36

]]></Node>
<StgValue><ssdm name="add_ln1117_36"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:19  %tmp_41 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_34, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:13  %add_ln13_35 = add i9 37, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_35"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:14  %zext_ln1117_75 = zext i9 %add_ln13_35 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_75"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:15  %mul_ln1117_37 = mul i15 50, %zext_ln1117_75

]]></Node>
<StgValue><ssdm name="mul_ln1117_37"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:16  %add_ln1117_37 = add i15 %zext_ln13, %mul_ln1117_37

]]></Node>
<StgValue><ssdm name="add_ln1117_37"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:19  %tmp_43 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_35, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:13  %add_ln13_36 = add i9 38, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_36"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:14  %zext_ln1117_77 = zext i9 %add_ln13_36 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_77"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:15  %mul_ln1117_38 = mul i15 50, %zext_ln1117_77

]]></Node>
<StgValue><ssdm name="mul_ln1117_38"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:16  %add_ln1117_38 = add i15 %zext_ln13, %mul_ln1117_38

]]></Node>
<StgValue><ssdm name="add_ln1117_38"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:19  %tmp_45 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_36, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:13  %add_ln13_37 = add i9 39, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_37"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:14  %zext_ln1117_79 = zext i9 %add_ln13_37 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_79"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:15  %mul_ln1117_39 = mul i15 50, %zext_ln1117_79

]]></Node>
<StgValue><ssdm name="mul_ln1117_39"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:16  %add_ln1117_39 = add i15 %zext_ln13, %mul_ln1117_39

]]></Node>
<StgValue><ssdm name="add_ln1117_39"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:19  %tmp_47 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_37, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:16  %add_ln13_38 = add i9 %j_0_0, 40

]]></Node>
<StgValue><ssdm name="add_ln13_38"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:17  %zext_ln1117_81 = zext i9 %add_ln13_38 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_81"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:18  %mul_ln1117_40 = mul i15 %zext_ln1117_81, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_40"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:19  %add_ln1117_40 = add i15 %mul_ln1117_40, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_40"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:20  %zext_ln1117_82 = zext i15 %add_ln1117_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_82"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:21  %dense_1_weights_V_ad_40 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_82

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_40"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:22  %tmp_49 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_38, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:23  switch i6 %tmp_49, label %branch499 [
    i6 5, label %branch455
    i6 6, label %branch456
    i6 7, label %branch457
    i6 8, label %branch458
    i6 9, label %branch459
    i6 10, label %branch460
    i6 11, label %branch461
    i6 12, label %branch462
    i6 13, label %branch463
    i6 14, label %branch464
    i6 15, label %branch465
    i6 16, label %branch466
    i6 17, label %branch467
    i6 18, label %branch468
    i6 19, label %branch469
    i6 20, label %branch470
    i6 21, label %branch471
    i6 22, label %branch472
    i6 23, label %branch473
    i6 24, label %branch474
    i6 25, label %branch475
    i6 26, label %branch476
    i6 27, label %branch477
    i6 28, label %branch478
    i6 29, label %branch479
    i6 30, label %branch480
    i6 31, label %branch481
    i6 -32, label %branch482
    i6 -31, label %branch483
    i6 -30, label %branch484
    i6 -29, label %branch485
    i6 -28, label %branch486
    i6 -27, label %branch487
    i6 -26, label %branch488
    i6 -25, label %branch489
    i6 -24, label %branch490
    i6 -23, label %branch491
    i6 -22, label %branch492
    i6 -21, label %branch493
    i6 -20, label %branch494
    i6 -19, label %branch495
    i6 -18, label %branch496
    i6 -17, label %branch497
    i6 -16, label %branch498
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:16  %add_ln13_39 = add i9 %j_0_0, 41

]]></Node>
<StgValue><ssdm name="add_ln13_39"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:17  %zext_ln1117_83 = zext i9 %add_ln13_39 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_83"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:18  %mul_ln1117_41 = mul i15 %zext_ln1117_83, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_41"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:19  %add_ln1117_41 = add i15 %mul_ln1117_41, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_41"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4188" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:20  %zext_ln1117_84 = zext i15 %add_ln1117_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_84"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:21  %dense_1_weights_V_ad_41 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_84

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_41"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4190" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:22  %tmp_51 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_39, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:13  %add_ln13_40 = add i9 42, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_40"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:14  %zext_ln1117_85 = zext i9 %add_ln13_40 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_85"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:15  %mul_ln1117_42 = mul i15 50, %zext_ln1117_85

]]></Node>
<StgValue><ssdm name="mul_ln1117_42"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:16  %add_ln1117_42 = add i15 %zext_ln13, %mul_ln1117_42

]]></Node>
<StgValue><ssdm name="add_ln1117_42"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:19  %tmp_53 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_40, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:13  %add_ln13_41 = add i9 43, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_41"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:14  %zext_ln1117_87 = zext i9 %add_ln13_41 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_87"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:15  %mul_ln1117_43 = mul i15 50, %zext_ln1117_87

]]></Node>
<StgValue><ssdm name="mul_ln1117_43"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4389" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:16  %add_ln1117_43 = add i15 %zext_ln13, %mul_ln1117_43

]]></Node>
<StgValue><ssdm name="add_ln1117_43"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4392" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:19  %tmp_55 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_41, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:13  %add_ln13_42 = add i9 44, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_42"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4437" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:14  %zext_ln1117_89 = zext i9 %add_ln13_42 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_89"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:15  %mul_ln1117_44 = mul i15 50, %zext_ln1117_89

]]></Node>
<StgValue><ssdm name="mul_ln1117_44"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:16  %add_ln1117_44 = add i15 %zext_ln13, %mul_ln1117_44

]]></Node>
<StgValue><ssdm name="add_ln1117_44"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:19  %tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_42, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:13  %add_ln13_43 = add i9 45, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_43"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4487" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:14  %zext_ln1117_91 = zext i9 %add_ln13_43 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_91"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4488" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:15  %mul_ln1117_45 = mul i15 50, %zext_ln1117_91

]]></Node>
<StgValue><ssdm name="mul_ln1117_45"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:16  %add_ln1117_45 = add i15 %zext_ln13, %mul_ln1117_45

]]></Node>
<StgValue><ssdm name="add_ln1117_45"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:19  %tmp_59 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_43, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4536" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:13  %add_ln13_44 = add i9 46, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_44"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:14  %zext_ln1117_93 = zext i9 %add_ln13_44 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_93"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4538" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:15  %mul_ln1117_46 = mul i15 50, %zext_ln1117_93

]]></Node>
<StgValue><ssdm name="mul_ln1117_46"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:16  %add_ln1117_46 = add i15 %zext_ln13, %mul_ln1117_46

]]></Node>
<StgValue><ssdm name="add_ln1117_46"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:19  %tmp_61 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_44, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:13  %add_ln13_45 = add i9 47, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln13_45"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:14  %zext_ln1117_95 = zext i9 %add_ln13_45 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_95"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4588" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:15  %mul_ln1117_47 = mul i15 50, %zext_ln1117_95

]]></Node>
<StgValue><ssdm name="mul_ln1117_47"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:16  %add_ln1117_47 = add i15 %zext_ln13, %mul_ln1117_47

]]></Node>
<StgValue><ssdm name="add_ln1117_47"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4592" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:19  %tmp_63 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_45, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:16  %add_ln13_46 = add i9 %j_0_0, 48

]]></Node>
<StgValue><ssdm name="add_ln13_46"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4640" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:17  %zext_ln1117_97 = zext i9 %add_ln13_46 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_97"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:18  %mul_ln1117_48 = mul i15 %zext_ln1117_97, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_48"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:19  %add_ln1117_48 = add i15 %mul_ln1117_48, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_48"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4643" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:20  %zext_ln1117_98 = zext i15 %add_ln1117_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_98"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4644" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:21  %dense_1_weights_V_ad_48 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_98

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_48"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:22  %tmp_65 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_46, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:23  switch i6 %tmp_65, label %branch99 [
    i6 6, label %branch56
    i6 7, label %branch57
    i6 8, label %branch58
    i6 9, label %branch59
    i6 10, label %branch60
    i6 11, label %branch61
    i6 12, label %branch62
    i6 13, label %branch63
    i6 14, label %branch64
    i6 15, label %branch65
    i6 16, label %branch66
    i6 17, label %branch67
    i6 18, label %branch68
    i6 19, label %branch69
    i6 20, label %branch70
    i6 21, label %branch71
    i6 22, label %branch72
    i6 23, label %branch73
    i6 24, label %branch74
    i6 25, label %branch75
    i6 26, label %branch76
    i6 27, label %branch77
    i6 28, label %branch78
    i6 29, label %branch79
    i6 30, label %branch80
    i6 31, label %branch81
    i6 -32, label %branch82
    i6 -31, label %branch83
    i6 -30, label %branch84
    i6 -29, label %branch85
    i6 -28, label %branch86
    i6 -27, label %branch87
    i6 -26, label %branch88
    i6 -25, label %branch89
    i6 -24, label %branch90
    i6 -23, label %branch91
    i6 -22, label %branch92
    i6 -21, label %branch93
    i6 -20, label %branch94
    i6 -19, label %branch95
    i6 -18, label %branch96
    i6 -17, label %branch97
    i6 -16, label %branch98
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:16  %add_ln13_47 = add i9 %j_0_0, 49

]]></Node>
<StgValue><ssdm name="add_ln13_47"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:17  %zext_ln1117_99 = zext i9 %add_ln13_47 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_99"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:18  %mul_ln1117_49 = mul i15 %zext_ln1117_99, 50

]]></Node>
<StgValue><ssdm name="mul_ln1117_49"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:19  %add_ln1117_49 = add i15 %mul_ln1117_49, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117_49"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:20  %zext_ln1117_100 = zext i15 %add_ln1117_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_100"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:21  %dense_1_weights_V_ad_49 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_100

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_49"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:22  %tmp_67 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln13_47, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:8  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %j_0_0, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6">
<![CDATA[
FLAT_LOOP:9  %zext_ln1116_8 = zext i6 %lshr_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:13  %flat_array_0_V_load = load i14* %flat_array_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:15  %flat_array_1_V_load_2 = load i14* %flat_array_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_2"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:17  %flat_array_2_V_load_2 = load i14* %flat_array_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_2"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:19  %flat_array_3_V_load_2 = load i14* %flat_array_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_2"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:21  %flat_array_4_V_load_2 = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_2"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:23  %flat_array_5_V_load_2 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_2"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:25  %flat_array_6_V_load_2 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_2"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:27  %flat_array_7_V_load_2 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_2"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:29  %flat_array_8_V_load_2 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_2"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:31  %flat_array_9_V_load_2 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_2"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:33  %flat_array_10_V_loa = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:35  %flat_array_11_V_loa = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:37  %flat_array_12_V_loa = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:39  %flat_array_13_V_loa = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:41  %flat_array_14_V_loa = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:43  %flat_array_15_V_loa = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:45  %flat_array_16_V_loa = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:47  %flat_array_17_V_loa = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:49  %flat_array_18_V_loa = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:51  %flat_array_19_V_loa = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:53  %flat_array_20_V_loa = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:55  %flat_array_21_V_loa = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:57  %flat_array_22_V_loa = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:59  %flat_array_23_V_loa = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:61  %flat_array_24_V_loa = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:63  %flat_array_25_V_loa = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:65  %flat_array_26_V_loa = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:67  %flat_array_27_V_loa = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:69  %flat_array_28_V_loa = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:71  %flat_array_29_V_loa = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:73  %flat_array_30_V_loa = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:75  %flat_array_31_V_loa = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:77  %flat_array_32_V_loa = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:79  %flat_array_33_V_loa = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:81  %flat_array_34_V_loa = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:83  %flat_array_35_V_loa = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:85  %flat_array_36_V_loa = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:87  %flat_array_37_V_loa = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:89  %flat_array_38_V_loa = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:91  %flat_array_39_V_loa = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:93  %flat_array_40_V_loa = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:95  %flat_array_41_V_loa = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:97  %flat_array_42_V_loa = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:99  %flat_array_43_V_loa = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:101  %flat_array_44_V_loa = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:103  %flat_array_45_V_loa = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:105  %flat_array_46_V_loa = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:107  %flat_array_47_V_loa = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:109  %flat_array_48_V_loa = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:111  %flat_array_49_V_loa = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="32">
<![CDATA[
FLAT_LOOP:112  %tmp_6 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i32(i14 %flat_array_0_V_load, i14 %flat_array_1_V_load_2, i14 %flat_array_2_V_load_2, i14 %flat_array_3_V_load_2, i14 %flat_array_4_V_load_2, i14 %flat_array_5_V_load_2, i14 %flat_array_6_V_load_2, i14 %flat_array_7_V_load_2, i14 %flat_array_8_V_load_2, i14 %flat_array_9_V_load_2, i14 %flat_array_10_V_loa, i14 %flat_array_11_V_loa, i14 %flat_array_12_V_loa, i14 %flat_array_13_V_loa, i14 %flat_array_14_V_loa, i14 %flat_array_15_V_loa, i14 %flat_array_16_V_loa, i14 %flat_array_17_V_loa, i14 %flat_array_18_V_loa, i14 %flat_array_19_V_loa, i14 %flat_array_20_V_loa, i14 %flat_array_21_V_loa, i14 %flat_array_22_V_loa, i14 %flat_array_23_V_loa, i14 %flat_array_24_V_loa, i14 %flat_array_25_V_loa, i14 %flat_array_26_V_loa, i14 %flat_array_27_V_loa, i14 %flat_array_28_V_loa, i14 %flat_array_29_V_loa, i14 %flat_array_30_V_loa, i14 %flat_array_31_V_loa, i14 %flat_array_32_V_loa, i14 %flat_array_33_V_loa, i14 %flat_array_34_V_loa, i14 %flat_array_35_V_loa, i14 %flat_array_36_V_loa, i14 %flat_array_37_V_loa, i14 %flat_array_38_V_loa, i14 %flat_array_39_V_loa, i14 %flat_array_40_V_loa, i14 %flat_array_41_V_loa, i14 %flat_array_42_V_loa, i14 %flat_array_43_V_loa, i14 %flat_array_44_V_loa, i14 %flat_array_45_V_loa, i14 %flat_array_46_V_loa, i14 %flat_array_47_V_loa, i14 %flat_array_48_V_loa, i14 %flat_array_49_V_loa, i32 %zext_ln1116_8)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:114  %dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:159  %flat_array_0_V_load_1 = load i14* %flat_array_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_1"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:161  %flat_array_1_V_load_3 = load i14* %flat_array_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_3"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:163  %flat_array_2_V_load_3 = load i14* %flat_array_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_3"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:165  %flat_array_3_V_load_3 = load i14* %flat_array_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_3"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:167  %flat_array_4_V_load_3 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_3"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:169  %flat_array_5_V_load_3 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_3"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:171  %flat_array_6_V_load_3 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_3"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:173  %flat_array_7_V_load_3 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_3"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:175  %flat_array_8_V_load_3 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_3"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:177  %flat_array_9_V_load_3 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_3"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:179  %flat_array_10_V_loa_1 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_1"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:181  %flat_array_11_V_loa_1 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_1"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:183  %flat_array_12_V_loa_1 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_1"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:185  %flat_array_13_V_loa_1 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_1"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:187  %flat_array_14_V_loa_1 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_1"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:189  %flat_array_15_V_loa_1 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_1"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:191  %flat_array_16_V_loa_1 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_1"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:193  %flat_array_17_V_loa_1 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_1"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:195  %flat_array_18_V_loa_1 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_1"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:197  %flat_array_19_V_loa_1 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_1"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:199  %flat_array_20_V_loa_1 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_1"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:201  %flat_array_21_V_loa_1 = load i14* %flat_array_21_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_1"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:203  %flat_array_22_V_loa_1 = load i14* %flat_array_22_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_1"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:205  %flat_array_23_V_loa_1 = load i14* %flat_array_23_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_1"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:207  %flat_array_24_V_loa_1 = load i14* %flat_array_24_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_1"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:209  %flat_array_25_V_loa_1 = load i14* %flat_array_25_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_1"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:211  %flat_array_26_V_loa_1 = load i14* %flat_array_26_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_1"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:213  %flat_array_27_V_loa_1 = load i14* %flat_array_27_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_1"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:215  %flat_array_28_V_loa_1 = load i14* %flat_array_28_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_1"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:217  %flat_array_29_V_loa_1 = load i14* %flat_array_29_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_1"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:219  %flat_array_30_V_loa_1 = load i14* %flat_array_30_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_1"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:221  %flat_array_31_V_loa_1 = load i14* %flat_array_31_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_1"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:223  %flat_array_32_V_loa_1 = load i14* %flat_array_32_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_1"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:225  %flat_array_33_V_loa_1 = load i14* %flat_array_33_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_1"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:227  %flat_array_34_V_loa_1 = load i14* %flat_array_34_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_1"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:229  %flat_array_35_V_loa_1 = load i14* %flat_array_35_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_1"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:231  %flat_array_36_V_loa_1 = load i14* %flat_array_36_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_1"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:233  %flat_array_37_V_loa_1 = load i14* %flat_array_37_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_1"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:235  %flat_array_38_V_loa_1 = load i14* %flat_array_38_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_1"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:237  %flat_array_39_V_loa_1 = load i14* %flat_array_39_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_1"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:239  %flat_array_40_V_loa_1 = load i14* %flat_array_40_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_1"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:241  %flat_array_41_V_loa_1 = load i14* %flat_array_41_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_1"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:243  %flat_array_42_V_loa_1 = load i14* %flat_array_42_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_1"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:245  %flat_array_43_V_loa_1 = load i14* %flat_array_43_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_1"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:247  %flat_array_44_V_loa_1 = load i14* %flat_array_44_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_1"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:249  %flat_array_45_V_loa_1 = load i14* %flat_array_45_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_1"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:251  %flat_array_46_V_loa_1 = load i14* %flat_array_46_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_1"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:253  %flat_array_47_V_loa_1 = load i14* %flat_array_47_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_1"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:255  %flat_array_48_V_loa_1 = load i14* %flat_array_48_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_1"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:257  %flat_array_49_V_loa_1 = load i14* %flat_array_49_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_1"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="32">
<![CDATA[
FLAT_LOOP:258  %tmp_s = call i14 @_ssdm_op_Mux.ap_auto.50i14.i32(i14 %flat_array_0_V_load_1, i14 %flat_array_1_V_load_3, i14 %flat_array_2_V_load_3, i14 %flat_array_3_V_load_3, i14 %flat_array_4_V_load_3, i14 %flat_array_5_V_load_3, i14 %flat_array_6_V_load_3, i14 %flat_array_7_V_load_3, i14 %flat_array_8_V_load_3, i14 %flat_array_9_V_load_3, i14 %flat_array_10_V_loa_1, i14 %flat_array_11_V_loa_1, i14 %flat_array_12_V_loa_1, i14 %flat_array_13_V_loa_1, i14 %flat_array_14_V_loa_1, i14 %flat_array_15_V_loa_1, i14 %flat_array_16_V_loa_1, i14 %flat_array_17_V_loa_1, i14 %flat_array_18_V_loa_1, i14 %flat_array_19_V_loa_1, i14 %flat_array_20_V_loa_1, i14 %flat_array_21_V_loa_1, i14 %flat_array_22_V_loa_1, i14 %flat_array_23_V_loa_1, i14 %flat_array_24_V_loa_1, i14 %flat_array_25_V_loa_1, i14 %flat_array_26_V_loa_1, i14 %flat_array_27_V_loa_1, i14 %flat_array_28_V_loa_1, i14 %flat_array_29_V_loa_1, i14 %flat_array_30_V_loa_1, i14 %flat_array_31_V_loa_1, i14 %flat_array_32_V_loa_1, i14 %flat_array_33_V_loa_1, i14 %flat_array_34_V_loa_1, i14 %flat_array_35_V_loa_1, i14 %flat_array_36_V_loa_1, i14 %flat_array_37_V_loa_1, i14 %flat_array_38_V_loa_1, i14 %flat_array_39_V_loa_1, i14 %flat_array_40_V_loa_1, i14 %flat_array_41_V_loa_1, i14 %flat_array_42_V_loa_1, i14 %flat_array_43_V_loa_1, i14 %flat_array_44_V_loa_1, i14 %flat_array_45_V_loa_1, i14 %flat_array_46_V_loa_1, i14 %flat_array_47_V_loa_1, i14 %flat_array_48_V_loa_1, i14 %flat_array_49_V_loa_1, i32 %zext_ln1116_8)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:260  %dense_1_weights_V_lo_1 = load i9* %dense_1_weights_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_1"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:302  %zext_ln1117_6 = zext i15 %add_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:303  %dense_1_weights_V_ad_2 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_6

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_2"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
FLAT_LOOP:306  %add_ln1116 = add i3 2, %trunc_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="3">
<![CDATA[
FLAT_LOOP:307  %zext_ln1116_2 = zext i3 %add_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:308  %flat_array_0_V_addr_2 = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr_2"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:309  %flat_array_0_V_load_2 = load i14* %flat_array_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_2"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:310  %flat_array_1_V_addr_2 = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_addr_2"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:311  %flat_array_1_V_load_4 = load i14* %flat_array_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_4"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:312  %flat_array_2_V_addr_2 = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_addr_2"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:313  %flat_array_2_V_load_4 = load i14* %flat_array_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_4"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:314  %flat_array_3_V_addr_2 = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_addr_2"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:315  %flat_array_3_V_load_4 = load i14* %flat_array_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_4"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:316  %flat_array_4_V_addr_2 = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_addr_2"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:317  %flat_array_4_V_load_4 = load i14* %flat_array_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_4"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:318  %flat_array_5_V_addr_2 = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_addr_2"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:319  %flat_array_5_V_load_4 = load i14* %flat_array_5_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_4"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:320  %flat_array_6_V_addr_2 = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_addr_2"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:321  %flat_array_6_V_load_4 = load i14* %flat_array_6_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_4"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:322  %flat_array_7_V_addr_2 = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_addr_2"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:323  %flat_array_7_V_load_4 = load i14* %flat_array_7_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_4"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:324  %flat_array_8_V_addr_2 = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_addr_2"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:325  %flat_array_8_V_load_4 = load i14* %flat_array_8_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_4"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:326  %flat_array_9_V_addr_2 = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_addr_2"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:327  %flat_array_9_V_load_4 = load i14* %flat_array_9_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_4"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:328  %flat_array_10_V_add_2 = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_add_2"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:329  %flat_array_10_V_loa_2 = load i14* %flat_array_10_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_2"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:330  %flat_array_11_V_add_2 = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_add_2"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:331  %flat_array_11_V_loa_2 = load i14* %flat_array_11_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_2"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:332  %flat_array_12_V_add_2 = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_add_2"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:333  %flat_array_12_V_loa_2 = load i14* %flat_array_12_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_2"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:334  %flat_array_13_V_add_2 = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_add_2"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:335  %flat_array_13_V_loa_2 = load i14* %flat_array_13_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_2"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:336  %flat_array_14_V_add_2 = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_add_2"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:337  %flat_array_14_V_loa_2 = load i14* %flat_array_14_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_2"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:338  %flat_array_15_V_add_2 = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_add_2"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:339  %flat_array_15_V_loa_2 = load i14* %flat_array_15_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_2"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:340  %flat_array_16_V_add_2 = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_add_2"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:341  %flat_array_16_V_loa_2 = load i14* %flat_array_16_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_2"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:342  %flat_array_17_V_add_2 = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_add_2"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:343  %flat_array_17_V_loa_2 = load i14* %flat_array_17_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_2"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:344  %flat_array_18_V_add_2 = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_add_2"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:345  %flat_array_18_V_loa_2 = load i14* %flat_array_18_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_2"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:346  %flat_array_19_V_add_2 = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_add_2"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:347  %flat_array_19_V_loa_2 = load i14* %flat_array_19_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_2"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:348  %flat_array_20_V_add_2 = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_add_2"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:349  %flat_array_20_V_loa_2 = load i14* %flat_array_20_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_2"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:350  %flat_array_21_V_add_2 = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_add_2"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:351  %flat_array_21_V_loa_2 = load i14* %flat_array_21_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_2"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:352  %flat_array_22_V_add_2 = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_add_2"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:353  %flat_array_22_V_loa_2 = load i14* %flat_array_22_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_2"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:354  %flat_array_23_V_add_2 = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_add_2"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:355  %flat_array_23_V_loa_2 = load i14* %flat_array_23_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_2"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:356  %flat_array_24_V_add_2 = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_add_2"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:357  %flat_array_24_V_loa_2 = load i14* %flat_array_24_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_2"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:358  %flat_array_25_V_add_2 = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_add_2"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:359  %flat_array_25_V_loa_2 = load i14* %flat_array_25_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_2"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:360  %flat_array_26_V_add_2 = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_add_2"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:361  %flat_array_26_V_loa_2 = load i14* %flat_array_26_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_2"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:362  %flat_array_27_V_add_2 = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_add_2"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:363  %flat_array_27_V_loa_2 = load i14* %flat_array_27_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_2"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:364  %flat_array_28_V_add_2 = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_add_2"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:365  %flat_array_28_V_loa_2 = load i14* %flat_array_28_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_2"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:366  %flat_array_29_V_add_2 = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_add_2"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:367  %flat_array_29_V_loa_2 = load i14* %flat_array_29_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_2"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:368  %flat_array_30_V_add_2 = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_add_2"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:369  %flat_array_30_V_loa_2 = load i14* %flat_array_30_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_2"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:370  %flat_array_31_V_add_2 = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_add_2"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:371  %flat_array_31_V_loa_2 = load i14* %flat_array_31_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_2"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:372  %flat_array_32_V_add_2 = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_add_2"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:373  %flat_array_32_V_loa_2 = load i14* %flat_array_32_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_2"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:374  %flat_array_33_V_add_2 = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_add_2"/></StgValue>
</operation>

<operation id="864" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:375  %flat_array_33_V_loa_2 = load i14* %flat_array_33_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_2"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:376  %flat_array_34_V_add_2 = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_add_2"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:377  %flat_array_34_V_loa_2 = load i14* %flat_array_34_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_2"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:378  %flat_array_35_V_add_2 = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_add_2"/></StgValue>
</operation>

<operation id="868" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:379  %flat_array_35_V_loa_2 = load i14* %flat_array_35_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_2"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:380  %flat_array_36_V_add_2 = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_add_2"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:381  %flat_array_36_V_loa_2 = load i14* %flat_array_36_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_2"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:382  %flat_array_37_V_add_2 = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_add_2"/></StgValue>
</operation>

<operation id="872" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:383  %flat_array_37_V_loa_2 = load i14* %flat_array_37_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_2"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:384  %flat_array_38_V_add_2 = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_add_2"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:385  %flat_array_38_V_loa_2 = load i14* %flat_array_38_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_2"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:386  %flat_array_39_V_add_2 = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_add_2"/></StgValue>
</operation>

<operation id="876" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:387  %flat_array_39_V_loa_2 = load i14* %flat_array_39_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_2"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:388  %flat_array_40_V_add_2 = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_add_2"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:389  %flat_array_40_V_loa_2 = load i14* %flat_array_40_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_2"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:390  %flat_array_41_V_add_2 = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_add_2"/></StgValue>
</operation>

<operation id="880" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:391  %flat_array_41_V_loa_2 = load i14* %flat_array_41_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_2"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:392  %flat_array_42_V_add_2 = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_add_2"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:393  %flat_array_42_V_loa_2 = load i14* %flat_array_42_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_2"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:394  %flat_array_43_V_add_2 = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_add_2"/></StgValue>
</operation>

<operation id="884" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:395  %flat_array_43_V_loa_2 = load i14* %flat_array_43_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_2"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:396  %flat_array_44_V_add_2 = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_add_2"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:397  %flat_array_44_V_loa_2 = load i14* %flat_array_44_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_2"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:398  %flat_array_45_V_add_2 = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_add_2"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:399  %flat_array_45_V_loa_2 = load i14* %flat_array_45_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_2"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:400  %flat_array_46_V_add_2 = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_add_2"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:401  %flat_array_46_V_loa_2 = load i14* %flat_array_46_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_2"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:402  %flat_array_47_V_add_2 = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_add_2"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:403  %flat_array_47_V_loa_2 = load i14* %flat_array_47_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_2"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:404  %flat_array_48_V_add_2 = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_add_2"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:405  %flat_array_48_V_loa_2 = load i14* %flat_array_48_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_2"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:406  %flat_array_49_V_add_2 = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_add_2"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:407  %flat_array_49_V_loa_2 = load i14* %flat_array_49_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_2"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:410  %dense_1_weights_V_lo_2 = load i9* %dense_1_weights_V_ad_2, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_2"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:452  %zext_ln1117_8 = zext i15 %add_ln1117_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_8"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:453  %dense_1_weights_V_ad_3 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_8

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_3"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
FLAT_LOOP:456  %add_ln1116_1 = add i3 3, %trunc_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116_1"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="3">
<![CDATA[
FLAT_LOOP:457  %zext_ln1116_3 = zext i3 %add_ln1116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:458  %flat_array_0_V_addr_3 = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr_3"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:459  %flat_array_0_V_load_3 = load i14* %flat_array_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_3"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:460  %flat_array_1_V_addr_3 = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_1_V_addr_3"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:461  %flat_array_1_V_load_5 = load i14* %flat_array_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_5"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:462  %flat_array_2_V_addr_3 = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_2_V_addr_3"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:463  %flat_array_2_V_load_5 = load i14* %flat_array_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_5"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:464  %flat_array_3_V_addr_3 = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_3_V_addr_3"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:465  %flat_array_3_V_load_5 = load i14* %flat_array_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_5"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:466  %flat_array_4_V_addr_3 = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_4_V_addr_3"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:467  %flat_array_4_V_load_5 = load i14* %flat_array_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_5"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:468  %flat_array_5_V_addr_3 = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_5_V_addr_3"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:469  %flat_array_5_V_load_5 = load i14* %flat_array_5_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_5"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:470  %flat_array_6_V_addr_3 = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_6_V_addr_3"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:471  %flat_array_6_V_load_5 = load i14* %flat_array_6_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_5"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:472  %flat_array_7_V_addr_3 = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_7_V_addr_3"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:473  %flat_array_7_V_load_5 = load i14* %flat_array_7_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_5"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:474  %flat_array_8_V_addr_3 = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_8_V_addr_3"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:475  %flat_array_8_V_load_5 = load i14* %flat_array_8_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_5"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:476  %flat_array_9_V_addr_3 = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_9_V_addr_3"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:477  %flat_array_9_V_load_5 = load i14* %flat_array_9_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_5"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:478  %flat_array_10_V_add_3 = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_10_V_add_3"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:479  %flat_array_10_V_loa_3 = load i14* %flat_array_10_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_3"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:480  %flat_array_11_V_add_3 = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_11_V_add_3"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:481  %flat_array_11_V_loa_3 = load i14* %flat_array_11_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_3"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:482  %flat_array_12_V_add_3 = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_12_V_add_3"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:483  %flat_array_12_V_loa_3 = load i14* %flat_array_12_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_3"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:484  %flat_array_13_V_add_3 = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_13_V_add_3"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:485  %flat_array_13_V_loa_3 = load i14* %flat_array_13_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_3"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:486  %flat_array_14_V_add_3 = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_14_V_add_3"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:487  %flat_array_14_V_loa_3 = load i14* %flat_array_14_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_3"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:488  %flat_array_15_V_add_3 = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_15_V_add_3"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:489  %flat_array_15_V_loa_3 = load i14* %flat_array_15_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_3"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:490  %flat_array_16_V_add_3 = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_16_V_add_3"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:491  %flat_array_16_V_loa_3 = load i14* %flat_array_16_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_3"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:492  %flat_array_17_V_add_3 = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_17_V_add_3"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:493  %flat_array_17_V_loa_3 = load i14* %flat_array_17_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_3"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:494  %flat_array_18_V_add_3 = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_18_V_add_3"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:495  %flat_array_18_V_loa_3 = load i14* %flat_array_18_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_3"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:496  %flat_array_19_V_add_3 = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_19_V_add_3"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:497  %flat_array_19_V_loa_3 = load i14* %flat_array_19_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_3"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:498  %flat_array_20_V_add_3 = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_20_V_add_3"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:499  %flat_array_20_V_loa_3 = load i14* %flat_array_20_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_3"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:500  %flat_array_21_V_add_3 = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_21_V_add_3"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:501  %flat_array_21_V_loa_3 = load i14* %flat_array_21_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_3"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:502  %flat_array_22_V_add_3 = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_22_V_add_3"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:503  %flat_array_22_V_loa_3 = load i14* %flat_array_22_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_3"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:504  %flat_array_23_V_add_3 = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_23_V_add_3"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:505  %flat_array_23_V_loa_3 = load i14* %flat_array_23_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_3"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:506  %flat_array_24_V_add_3 = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_24_V_add_3"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:507  %flat_array_24_V_loa_3 = load i14* %flat_array_24_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_3"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:508  %flat_array_25_V_add_3 = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_25_V_add_3"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:509  %flat_array_25_V_loa_3 = load i14* %flat_array_25_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_3"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:510  %flat_array_26_V_add_3 = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_26_V_add_3"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:511  %flat_array_26_V_loa_3 = load i14* %flat_array_26_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_3"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:512  %flat_array_27_V_add_3 = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_27_V_add_3"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:513  %flat_array_27_V_loa_3 = load i14* %flat_array_27_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_3"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:514  %flat_array_28_V_add_3 = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_28_V_add_3"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:515  %flat_array_28_V_loa_3 = load i14* %flat_array_28_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_3"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:516  %flat_array_29_V_add_3 = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_29_V_add_3"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:517  %flat_array_29_V_loa_3 = load i14* %flat_array_29_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_3"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:518  %flat_array_30_V_add_3 = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_30_V_add_3"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:519  %flat_array_30_V_loa_3 = load i14* %flat_array_30_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_3"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:520  %flat_array_31_V_add_3 = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_31_V_add_3"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:521  %flat_array_31_V_loa_3 = load i14* %flat_array_31_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_3"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:522  %flat_array_32_V_add_3 = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_32_V_add_3"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:523  %flat_array_32_V_loa_3 = load i14* %flat_array_32_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_3"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:524  %flat_array_33_V_add_3 = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_33_V_add_3"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:525  %flat_array_33_V_loa_3 = load i14* %flat_array_33_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_3"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:526  %flat_array_34_V_add_3 = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_34_V_add_3"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:527  %flat_array_34_V_loa_3 = load i14* %flat_array_34_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_3"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:528  %flat_array_35_V_add_3 = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_35_V_add_3"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:529  %flat_array_35_V_loa_3 = load i14* %flat_array_35_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_3"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:530  %flat_array_36_V_add_3 = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_36_V_add_3"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:531  %flat_array_36_V_loa_3 = load i14* %flat_array_36_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_3"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:532  %flat_array_37_V_add_3 = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_37_V_add_3"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:533  %flat_array_37_V_loa_3 = load i14* %flat_array_37_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_3"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:534  %flat_array_38_V_add_3 = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_38_V_add_3"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:535  %flat_array_38_V_loa_3 = load i14* %flat_array_38_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_3"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:536  %flat_array_39_V_add_3 = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_39_V_add_3"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:537  %flat_array_39_V_loa_3 = load i14* %flat_array_39_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_3"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:538  %flat_array_40_V_add_3 = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_40_V_add_3"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:539  %flat_array_40_V_loa_3 = load i14* %flat_array_40_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_3"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:540  %flat_array_41_V_add_3 = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_41_V_add_3"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:541  %flat_array_41_V_loa_3 = load i14* %flat_array_41_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_3"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:542  %flat_array_42_V_add_3 = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_42_V_add_3"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:543  %flat_array_42_V_loa_3 = load i14* %flat_array_42_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_3"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:544  %flat_array_43_V_add_3 = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_43_V_add_3"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:545  %flat_array_43_V_loa_3 = load i14* %flat_array_43_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_3"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:546  %flat_array_44_V_add_3 = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_44_V_add_3"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:547  %flat_array_44_V_loa_3 = load i14* %flat_array_44_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_3"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:548  %flat_array_45_V_add_3 = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_45_V_add_3"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:549  %flat_array_45_V_loa_3 = load i14* %flat_array_45_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_3"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:550  %flat_array_46_V_add_3 = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_46_V_add_3"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:551  %flat_array_46_V_loa_3 = load i14* %flat_array_46_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_3"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:552  %flat_array_47_V_add_3 = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_47_V_add_3"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:553  %flat_array_47_V_loa_3 = load i14* %flat_array_47_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_3"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:554  %flat_array_48_V_add_3 = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_48_V_add_3"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:555  %flat_array_48_V_loa_3 = load i14* %flat_array_48_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_3"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:556  %flat_array_49_V_add_3 = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="flat_array_49_V_add_3"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:557  %flat_array_49_V_loa_3 = load i14* %flat_array_49_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_3"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:560  %dense_1_weights_V_lo_3 = load i9* %dense_1_weights_V_ad_3, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_3"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:23  switch i6 %tmp_12, label %branch2049 [
    i6 1, label %branch2001
    i6 2, label %branch2002
    i6 3, label %branch2003
    i6 4, label %branch2004
    i6 5, label %branch2005
    i6 6, label %branch2006
    i6 7, label %branch2007
    i6 8, label %branch2008
    i6 9, label %branch2009
    i6 10, label %branch2010
    i6 11, label %branch2011
    i6 12, label %branch2012
    i6 13, label %branch2013
    i6 14, label %branch2014
    i6 15, label %branch2015
    i6 16, label %branch2016
    i6 17, label %branch2017
    i6 18, label %branch2018
    i6 19, label %branch2019
    i6 20, label %branch2020
    i6 21, label %branch2021
    i6 22, label %branch2022
    i6 23, label %branch2023
    i6 24, label %branch2024
    i6 25, label %branch2025
    i6 26, label %branch2026
    i6 27, label %branch2027
    i6 28, label %branch2028
    i6 29, label %branch2029
    i6 30, label %branch2030
    i6 31, label %branch2031
    i6 -32, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349
    i6 -31, label %branch2033
    i6 -30, label %branch2034
    i6 -29, label %branch2035
    i6 -28, label %branch2036
    i6 -27, label %branch2037
    i6 -26, label %branch2038
    i6 -25, label %branch2039
    i6 -24, label %branch2040
    i6 -23, label %branch2041
    i6 -22, label %branch2042
    i6 -21, label %branch2043
    i6 -20, label %branch2044
    i6 -19, label %branch2045
    i6 -18, label %branch2046
    i6 -17, label %branch2047
    i6 -16, label %branch2048
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0">
<![CDATA[
branch2048:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0">
<![CDATA[
branch2047:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch2046:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0">
<![CDATA[
branch2045:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0">
<![CDATA[
branch2044:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
branch2043:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0">
<![CDATA[
branch2042:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0">
<![CDATA[
branch2041:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
branch2040:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
branch2039:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0">
<![CDATA[
branch2038:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
branch2037:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
branch2036:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0">
<![CDATA[
branch2035:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0">
<![CDATA[
branch2034:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch2033:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0">
<![CDATA[
branch2031:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
branch2030:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
branch2029:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0">
<![CDATA[
branch2028:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0">
<![CDATA[
branch2027:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
branch2026:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0">
<![CDATA[
branch2025:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0">
<![CDATA[
branch2024:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0">
<![CDATA[
branch2023:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
branch2022:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0">
<![CDATA[
branch2021:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="0">
<![CDATA[
branch2049:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:23  switch i6 %tmp_20, label %branch1649 [
    i6 2, label %branch1602
    i6 3, label %branch1603
    i6 4, label %branch1604
    i6 5, label %branch1605
    i6 6, label %branch1606
    i6 7, label %branch1607
    i6 8, label %branch1608
    i6 9, label %branch1609
    i6 10, label %branch1610
    i6 11, label %branch1611
    i6 12, label %branch1612
    i6 13, label %branch1613
    i6 14, label %branch1614
    i6 15, label %branch1615
    i6 16, label %branch1616
    i6 17, label %branch1617
    i6 18, label %branch1618
    i6 19, label %branch1619
    i6 20, label %branch1620
    i6 21, label %branch1621
    i6 22, label %branch1622
    i6 23, label %branch1623
    i6 24, label %branch1624
    i6 25, label %branch1625
    i6 26, label %branch1626
    i6 27, label %branch1627
    i6 28, label %branch1628
    i6 29, label %branch1629
    i6 30, label %branch1630
    i6 31, label %branch1631
    i6 -32, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509
    i6 -31, label %branch1633
    i6 -30, label %branch1634
    i6 -29, label %branch1635
    i6 -28, label %branch1636
    i6 -27, label %branch1637
    i6 -26, label %branch1638
    i6 -25, label %branch1639
    i6 -24, label %branch1640
    i6 -23, label %branch1641
    i6 -22, label %branch1642
    i6 -21, label %branch1643
    i6 -20, label %branch1644
    i6 -19, label %branch1645
    i6 -18, label %branch1646
    i6 -17, label %branch1647
    i6 -16, label %branch1648
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="0">
<![CDATA[
branch1648:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="0">
<![CDATA[
branch1647:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="0">
<![CDATA[
branch1646:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0">
<![CDATA[
branch1645:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="0" op_0_bw="0">
<![CDATA[
branch1644:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="0">
<![CDATA[
branch1643:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0">
<![CDATA[
branch1642:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="0">
<![CDATA[
branch1641:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="0">
<![CDATA[
branch1640:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="0">
<![CDATA[
branch1639:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="0">
<![CDATA[
branch1638:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="0">
<![CDATA[
branch1637:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="0">
<![CDATA[
branch1636:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="0">
<![CDATA[
branch1635:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="0">
<![CDATA[
branch1634:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="0" op_0_bw="0">
<![CDATA[
branch1633:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0">
<![CDATA[
branch1631:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="0" op_0_bw="0">
<![CDATA[
branch1630:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="0">
<![CDATA[
branch1629:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="0">
<![CDATA[
branch1628:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="0">
<![CDATA[
branch1627:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="0">
<![CDATA[
branch1626:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="0">
<![CDATA[
branch1625:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="0">
<![CDATA[
branch1624:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="0">
<![CDATA[
branch1623:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="0">
<![CDATA[
branch1622:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="0">
<![CDATA[
branch1621:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="0">
<![CDATA[
branch1649:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:23  switch i6 %tmp_28, label %branch1249 [
    i6 3, label %branch1203
    i6 4, label %branch1204
    i6 5, label %branch1205
    i6 6, label %branch1206
    i6 7, label %branch1207
    i6 8, label %branch1208
    i6 9, label %branch1209
    i6 10, label %branch1210
    i6 11, label %branch1211
    i6 12, label %branch1212
    i6 13, label %branch1213
    i6 14, label %branch1214
    i6 15, label %branch1215
    i6 16, label %branch1216
    i6 17, label %branch1217
    i6 18, label %branch1218
    i6 19, label %branch1219
    i6 20, label %branch1220
    i6 21, label %branch1221
    i6 22, label %branch1222
    i6 23, label %branch1223
    i6 24, label %branch1224
    i6 25, label %branch1225
    i6 26, label %branch1226
    i6 27, label %branch1227
    i6 28, label %branch1228
    i6 29, label %branch1229
    i6 30, label %branch1230
    i6 31, label %branch1231
    i6 -32, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669
    i6 -31, label %branch1233
    i6 -30, label %branch1234
    i6 -29, label %branch1235
    i6 -28, label %branch1236
    i6 -27, label %branch1237
    i6 -26, label %branch1238
    i6 -25, label %branch1239
    i6 -24, label %branch1240
    i6 -23, label %branch1241
    i6 -22, label %branch1242
    i6 -21, label %branch1243
    i6 -20, label %branch1244
    i6 -19, label %branch1245
    i6 -18, label %branch1246
    i6 -17, label %branch1247
    i6 -16, label %branch1248
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="0" op_0_bw="0">
<![CDATA[
branch1248:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="0" op_0_bw="0">
<![CDATA[
branch1247:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="0">
<![CDATA[
branch1246:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="0">
<![CDATA[
branch1245:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="0" op_0_bw="0">
<![CDATA[
branch1244:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="0">
<![CDATA[
branch1243:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="0">
<![CDATA[
branch1242:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="0" op_0_bw="0">
<![CDATA[
branch1241:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="0">
<![CDATA[
branch1240:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="0" op_0_bw="0">
<![CDATA[
branch1239:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="0" op_0_bw="0">
<![CDATA[
branch1238:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="0">
<![CDATA[
branch1237:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="0">
<![CDATA[
branch1236:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="0" op_0_bw="0">
<![CDATA[
branch1235:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="0">
<![CDATA[
branch1234:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="0">
<![CDATA[
branch1233:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="0" op_0_bw="0">
<![CDATA[
branch1231:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="0" op_0_bw="0">
<![CDATA[
branch1230:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="0" op_0_bw="0">
<![CDATA[
branch1229:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="0" op_0_bw="0">
<![CDATA[
branch1228:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="0" op_0_bw="0">
<![CDATA[
branch1227:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="0" op_0_bw="0">
<![CDATA[
branch1226:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="0" op_0_bw="0">
<![CDATA[
branch1225:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="0" op_0_bw="0">
<![CDATA[
branch1224:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="0">
<![CDATA[
branch1223:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="0" op_0_bw="0">
<![CDATA[
branch1222:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="0">
<![CDATA[
branch1221:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="0" op_0_bw="0">
<![CDATA[
branch1249:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:23  switch i6 %tmp_36, label %branch849 [
    i6 4, label %branch804
    i6 5, label %branch805
    i6 6, label %branch806
    i6 7, label %branch807
    i6 8, label %branch808
    i6 9, label %branch809
    i6 10, label %branch810
    i6 11, label %branch811
    i6 12, label %branch812
    i6 13, label %branch813
    i6 14, label %branch814
    i6 15, label %branch815
    i6 16, label %branch816
    i6 17, label %branch817
    i6 18, label %branch818
    i6 19, label %branch819
    i6 20, label %branch820
    i6 21, label %branch821
    i6 22, label %branch822
    i6 23, label %branch823
    i6 24, label %branch824
    i6 25, label %branch825
    i6 26, label %branch826
    i6 27, label %branch827
    i6 28, label %branch828
    i6 29, label %branch829
    i6 30, label %branch830
    i6 31, label %branch831
    i6 -32, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829
    i6 -31, label %branch833
    i6 -30, label %branch834
    i6 -29, label %branch835
    i6 -28, label %branch836
    i6 -27, label %branch837
    i6 -26, label %branch838
    i6 -25, label %branch839
    i6 -24, label %branch840
    i6 -23, label %branch841
    i6 -22, label %branch842
    i6 -21, label %branch843
    i6 -20, label %branch844
    i6 -19, label %branch845
    i6 -18, label %branch846
    i6 -17, label %branch847
    i6 -16, label %branch848
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="0">
<![CDATA[
branch848:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="0">
<![CDATA[
branch847:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="0">
<![CDATA[
branch846:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="0">
<![CDATA[
branch845:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="0">
<![CDATA[
branch844:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="0">
<![CDATA[
branch843:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="0">
<![CDATA[
branch842:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="0">
<![CDATA[
branch841:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="0">
<![CDATA[
branch840:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="0" op_0_bw="0">
<![CDATA[
branch839:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="0">
<![CDATA[
branch838:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="0">
<![CDATA[
branch837:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="0">
<![CDATA[
branch836:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="0">
<![CDATA[
branch835:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="0">
<![CDATA[
branch834:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="0">
<![CDATA[
branch833:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="0">
<![CDATA[
branch831:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="0">
<![CDATA[
branch830:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="0">
<![CDATA[
branch829:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="0">
<![CDATA[
branch828:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0">
<![CDATA[
branch827:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="0">
<![CDATA[
branch826:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0">
<![CDATA[
branch825:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="0">
<![CDATA[
branch824:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="0">
<![CDATA[
branch823:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="0">
<![CDATA[
branch822:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0">
<![CDATA[
branch821:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="0" op_0_bw="0">
<![CDATA[
branch849:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4191" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:23  switch i6 %tmp_51, label %branch449 [
    i6 5, label %branch405
    i6 6, label %branch406
    i6 7, label %branch407
    i6 8, label %branch408
    i6 9, label %branch409
    i6 10, label %branch410
    i6 11, label %branch411
    i6 12, label %branch412
    i6 13, label %branch413
    i6 14, label %branch414
    i6 15, label %branch415
    i6 16, label %branch416
    i6 17, label %branch417
    i6 18, label %branch418
    i6 19, label %branch419
    i6 20, label %branch420
    i6 21, label %branch421
    i6 22, label %branch422
    i6 23, label %branch423
    i6 24, label %branch424
    i6 25, label %branch425
    i6 26, label %branch426
    i6 27, label %branch427
    i6 28, label %branch428
    i6 29, label %branch429
    i6 30, label %branch430
    i6 31, label %branch431
    i6 -32, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989
    i6 -31, label %branch433
    i6 -30, label %branch434
    i6 -29, label %branch435
    i6 -28, label %branch436
    i6 -27, label %branch437
    i6 -26, label %branch438
    i6 -25, label %branch439
    i6 -24, label %branch440
    i6 -23, label %branch441
    i6 -22, label %branch442
    i6 -21, label %branch443
    i6 -20, label %branch444
    i6 -19, label %branch445
    i6 -18, label %branch446
    i6 -17, label %branch447
    i6 -16, label %branch448
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4193" bw="0" op_0_bw="0">
<![CDATA[
branch448:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="4195" bw="0" op_0_bw="0">
<![CDATA[
branch447:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="4197" bw="0" op_0_bw="0">
<![CDATA[
branch446:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="0" op_0_bw="0">
<![CDATA[
branch445:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="0" op_0_bw="0">
<![CDATA[
branch444:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="4203" bw="0" op_0_bw="0">
<![CDATA[
branch443:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="0" op_0_bw="0">
<![CDATA[
branch442:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="0" op_0_bw="0">
<![CDATA[
branch441:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="0" op_0_bw="0">
<![CDATA[
branch440:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="4211" bw="0" op_0_bw="0">
<![CDATA[
branch439:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="0" op_0_bw="0">
<![CDATA[
branch438:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="0" op_0_bw="0">
<![CDATA[
branch437:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="0">
<![CDATA[
branch436:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="0" op_0_bw="0">
<![CDATA[
branch435:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="4221" bw="0" op_0_bw="0">
<![CDATA[
branch434:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="0" op_0_bw="0">
<![CDATA[
branch433:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4225" bw="0" op_0_bw="0">
<![CDATA[
branch431:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="0" op_0_bw="0">
<![CDATA[
branch430:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="0" op_0_bw="0">
<![CDATA[
branch429:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="0" op_0_bw="0">
<![CDATA[
branch428:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4233" bw="0" op_0_bw="0">
<![CDATA[
branch427:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4235" bw="0" op_0_bw="0">
<![CDATA[
branch426:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="0" op_0_bw="0">
<![CDATA[
branch425:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4239" bw="0" op_0_bw="0">
<![CDATA[
branch424:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0">
<![CDATA[
branch423:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="0" op_0_bw="0">
<![CDATA[
branch422:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="0" op_0_bw="0">
<![CDATA[
branch421:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="0" op_0_bw="0">
<![CDATA[
branch449:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:23  switch i6 %tmp_67, label %branch49 [
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="0" op_0_bw="0">
<![CDATA[
branch48:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="0" op_0_bw="0">
<![CDATA[
branch47:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="0" op_0_bw="0">
<![CDATA[
branch46:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="0" op_0_bw="0">
<![CDATA[
branch45:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="0" op_0_bw="0">
<![CDATA[
branch44:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="0" op_0_bw="0">
<![CDATA[
branch43:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="0" op_0_bw="0">
<![CDATA[
branch42:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="0" op_0_bw="0">
<![CDATA[
branch41:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="0" op_0_bw="0">
<![CDATA[
branch40:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="0">
<![CDATA[
branch39:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="4851" bw="0" op_0_bw="0">
<![CDATA[
branch38:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="0">
<![CDATA[
branch37:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="4855" bw="0" op_0_bw="0">
<![CDATA[
branch36:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="0" op_0_bw="0">
<![CDATA[
branch35:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="0">
<![CDATA[
branch34:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="0" op_0_bw="0">
<![CDATA[
branch33:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="0" op_0_bw="0">
<![CDATA[
branch31:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="0" op_0_bw="0">
<![CDATA[
branch30:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="0" op_0_bw="0">
<![CDATA[
branch29:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="0" op_0_bw="0">
<![CDATA[
branch28:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="0">
<![CDATA[
branch27:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="0">
<![CDATA[
branch26:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4875" bw="0" op_0_bw="0">
<![CDATA[
branch25:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="0" op_0_bw="0">
<![CDATA[
branch24:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4879" bw="0" op_0_bw="0">
<![CDATA[
branch23:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="0" op_0_bw="0">
<![CDATA[
branch22:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="0">
<![CDATA[
branch21:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="0" op_0_bw="0">
<![CDATA[
branch49:0  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="23" op_0_bw="14">
<![CDATA[
FLAT_LOOP:113  %sext_ln1192 = sext i14 %tmp_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="23" op_0_bw="9">
<![CDATA[
FLAT_LOOP:115  %sext_ln1192_1 = sext i9 %dense_1_weights_V_lo to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:116  %mul_ln1192 = mul i23 %sext_ln1192, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:117  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_0, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="23" op_0_bw="22">
<![CDATA[
FLAT_LOOP:118  %sext_ln728 = sext i22 %shl_ln to i23

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:119  %add_ln1192 = add i23 %sext_ln728, %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:120  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:121  %trunc_ln4 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:122  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:123  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="1">
<![CDATA[
FLAT_LOOP:124  %zext_ln415 = zext i1 %tmp_44 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
FLAT_LOOP:125  %add_ln415 = add i14 %trunc_ln4, %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:126  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:127  %xor_ln416_8 = xor i1 %tmp_46, true

]]></Node>
<StgValue><ssdm name="xor_ln416_8"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:128  %and_ln416 = and i1 %tmp_42, %xor_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:129  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:130  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:131  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:132  %xor_ln779 = xor i1 %tmp_52, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:133  %xor_ln416_9 = xor i1 %tmp_42, true

]]></Node>
<StgValue><ssdm name="xor_ln416_9"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:134  %or_ln416_8 = or i1 %tmp_46, %xor_ln416_9

]]></Node>
<StgValue><ssdm name="or_ln416_8"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:135  %or_ln416 = or i1 %or_ln416_8, %xor_ln779

]]></Node>
<StgValue><ssdm name="or_ln416"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:136  %and_ln416_50 = and i1 %tmp_50, %or_ln416

]]></Node>
<StgValue><ssdm name="and_ln416_50"/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:137  %and_ln781 = and i1 %and_ln416, %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:138  %xor_ln785 = xor i1 %tmp_50, %and_ln416

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:139  %or_ln785 = or i1 %tmp_48, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:140  %xor_ln785_3 = xor i1 %tmp_40, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:141  %and_ln785 = and i1 %or_ln785, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:142  %and_ln786 = and i1 %tmp_48, %and_ln416_50

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:143  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:144  %xor_ln786_5 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:145  %and_ln786_50 = and i1 %tmp_40, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="and_ln786_50"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:146  %or_ln340_10 = or i1 %and_ln786_50, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:147  %or_ln340_11 = or i1 %and_ln786, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:148  %or_ln340_12 = or i1 %or_ln340_11, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="23" op_0_bw="14">
<![CDATA[
FLAT_LOOP:259  %sext_ln1192_2 = sext i14 %tmp_s to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="23" op_0_bw="9">
<![CDATA[
FLAT_LOOP:261  %sext_ln1192_3 = sext i9 %dense_1_weights_V_lo_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:262  %mul_ln1192_1 = mul i23 %sext_ln1192_3, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:263  %select_ln340_11 = select i1 %or_ln340_10, i14 8191, i14 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:264  %select_ln388_5 = select i1 %and_ln786_50, i14 -8192, i14 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:265  %select_ln340_14 = select i1 %or_ln340_12, i14 %select_ln340_11, i14 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:266  %shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_14, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="23" op_0_bw="22">
<![CDATA[
FLAT_LOOP:267  %sext_ln728_1 = sext i22 %shl_ln728_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:268  %add_ln1192_1 = add i23 %sext_ln728_1, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:269  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_1, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:270  %trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_1, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:271  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_1, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:272  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="1">
<![CDATA[
FLAT_LOOP:273  %zext_ln415_1 = zext i1 %tmp_58 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
FLAT_LOOP:274  %add_ln415_1 = add i14 %zext_ln415_1, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:275  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:276  %xor_ln416 = xor i1 %tmp_60, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:277  %and_ln416_1 = and i1 %tmp_56, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:278  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:279  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_1, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:280  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_1, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:281  %xor_ln779_1 = xor i1 %tmp_66, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:282  %xor_ln416_10 = xor i1 %tmp_56, true

]]></Node>
<StgValue><ssdm name="xor_ln416_10"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:283  %or_ln416_9 = or i1 %tmp_60, %xor_ln416_10

]]></Node>
<StgValue><ssdm name="or_ln416_9"/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:284  %or_ln416_1 = or i1 %or_ln416_9, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="or_ln416_1"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:285  %and_ln416_51 = and i1 %tmp_64, %or_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_51"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:291  %and_ln786_1 = and i1 %tmp_62, %and_ln416_51

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="6">
<![CDATA[
FLAT_LOOP:305  %zext_ln1116_9 = zext i6 %lshr_ln1116_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:309  %flat_array_0_V_load_2 = load i14* %flat_array_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_2"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:311  %flat_array_1_V_load_4 = load i14* %flat_array_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_4"/></StgValue>
</operation>

<operation id="1242" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:313  %flat_array_2_V_load_4 = load i14* %flat_array_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_4"/></StgValue>
</operation>

<operation id="1243" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:315  %flat_array_3_V_load_4 = load i14* %flat_array_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_4"/></StgValue>
</operation>

<operation id="1244" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:317  %flat_array_4_V_load_4 = load i14* %flat_array_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_4"/></StgValue>
</operation>

<operation id="1245" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:319  %flat_array_5_V_load_4 = load i14* %flat_array_5_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_4"/></StgValue>
</operation>

<operation id="1246" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:321  %flat_array_6_V_load_4 = load i14* %flat_array_6_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_4"/></StgValue>
</operation>

<operation id="1247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:323  %flat_array_7_V_load_4 = load i14* %flat_array_7_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_4"/></StgValue>
</operation>

<operation id="1248" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:325  %flat_array_8_V_load_4 = load i14* %flat_array_8_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_4"/></StgValue>
</operation>

<operation id="1249" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:327  %flat_array_9_V_load_4 = load i14* %flat_array_9_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_4"/></StgValue>
</operation>

<operation id="1250" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:329  %flat_array_10_V_loa_2 = load i14* %flat_array_10_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_2"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:331  %flat_array_11_V_loa_2 = load i14* %flat_array_11_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_2"/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:333  %flat_array_12_V_loa_2 = load i14* %flat_array_12_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_2"/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:335  %flat_array_13_V_loa_2 = load i14* %flat_array_13_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_2"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:337  %flat_array_14_V_loa_2 = load i14* %flat_array_14_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_2"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:339  %flat_array_15_V_loa_2 = load i14* %flat_array_15_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_2"/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:341  %flat_array_16_V_loa_2 = load i14* %flat_array_16_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_2"/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:343  %flat_array_17_V_loa_2 = load i14* %flat_array_17_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_2"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:345  %flat_array_18_V_loa_2 = load i14* %flat_array_18_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_2"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:347  %flat_array_19_V_loa_2 = load i14* %flat_array_19_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_2"/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:349  %flat_array_20_V_loa_2 = load i14* %flat_array_20_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_2"/></StgValue>
</operation>

<operation id="1261" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:351  %flat_array_21_V_loa_2 = load i14* %flat_array_21_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_2"/></StgValue>
</operation>

<operation id="1262" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:353  %flat_array_22_V_loa_2 = load i14* %flat_array_22_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_2"/></StgValue>
</operation>

<operation id="1263" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:355  %flat_array_23_V_loa_2 = load i14* %flat_array_23_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_2"/></StgValue>
</operation>

<operation id="1264" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:357  %flat_array_24_V_loa_2 = load i14* %flat_array_24_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_2"/></StgValue>
</operation>

<operation id="1265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:359  %flat_array_25_V_loa_2 = load i14* %flat_array_25_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_2"/></StgValue>
</operation>

<operation id="1266" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:361  %flat_array_26_V_loa_2 = load i14* %flat_array_26_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_2"/></StgValue>
</operation>

<operation id="1267" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:363  %flat_array_27_V_loa_2 = load i14* %flat_array_27_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_2"/></StgValue>
</operation>

<operation id="1268" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:365  %flat_array_28_V_loa_2 = load i14* %flat_array_28_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_2"/></StgValue>
</operation>

<operation id="1269" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:367  %flat_array_29_V_loa_2 = load i14* %flat_array_29_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_2"/></StgValue>
</operation>

<operation id="1270" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:369  %flat_array_30_V_loa_2 = load i14* %flat_array_30_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_2"/></StgValue>
</operation>

<operation id="1271" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:371  %flat_array_31_V_loa_2 = load i14* %flat_array_31_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_2"/></StgValue>
</operation>

<operation id="1272" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:373  %flat_array_32_V_loa_2 = load i14* %flat_array_32_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_2"/></StgValue>
</operation>

<operation id="1273" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:375  %flat_array_33_V_loa_2 = load i14* %flat_array_33_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_2"/></StgValue>
</operation>

<operation id="1274" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:377  %flat_array_34_V_loa_2 = load i14* %flat_array_34_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_2"/></StgValue>
</operation>

<operation id="1275" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:379  %flat_array_35_V_loa_2 = load i14* %flat_array_35_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_2"/></StgValue>
</operation>

<operation id="1276" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:381  %flat_array_36_V_loa_2 = load i14* %flat_array_36_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_2"/></StgValue>
</operation>

<operation id="1277" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:383  %flat_array_37_V_loa_2 = load i14* %flat_array_37_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_2"/></StgValue>
</operation>

<operation id="1278" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:385  %flat_array_38_V_loa_2 = load i14* %flat_array_38_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_2"/></StgValue>
</operation>

<operation id="1279" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:387  %flat_array_39_V_loa_2 = load i14* %flat_array_39_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_2"/></StgValue>
</operation>

<operation id="1280" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:389  %flat_array_40_V_loa_2 = load i14* %flat_array_40_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_2"/></StgValue>
</operation>

<operation id="1281" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:391  %flat_array_41_V_loa_2 = load i14* %flat_array_41_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_2"/></StgValue>
</operation>

<operation id="1282" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:393  %flat_array_42_V_loa_2 = load i14* %flat_array_42_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_2"/></StgValue>
</operation>

<operation id="1283" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:395  %flat_array_43_V_loa_2 = load i14* %flat_array_43_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_2"/></StgValue>
</operation>

<operation id="1284" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:397  %flat_array_44_V_loa_2 = load i14* %flat_array_44_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_2"/></StgValue>
</operation>

<operation id="1285" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:399  %flat_array_45_V_loa_2 = load i14* %flat_array_45_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_2"/></StgValue>
</operation>

<operation id="1286" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:401  %flat_array_46_V_loa_2 = load i14* %flat_array_46_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_2"/></StgValue>
</operation>

<operation id="1287" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:403  %flat_array_47_V_loa_2 = load i14* %flat_array_47_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_2"/></StgValue>
</operation>

<operation id="1288" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:405  %flat_array_48_V_loa_2 = load i14* %flat_array_48_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_2"/></StgValue>
</operation>

<operation id="1289" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:407  %flat_array_49_V_loa_2 = load i14* %flat_array_49_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_2"/></StgValue>
</operation>

<operation id="1290" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="32">
<![CDATA[
FLAT_LOOP:408  %tmp_2 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i32(i14 %flat_array_0_V_load_2, i14 %flat_array_1_V_load_4, i14 %flat_array_2_V_load_4, i14 %flat_array_3_V_load_4, i14 %flat_array_4_V_load_4, i14 %flat_array_5_V_load_4, i14 %flat_array_6_V_load_4, i14 %flat_array_7_V_load_4, i14 %flat_array_8_V_load_4, i14 %flat_array_9_V_load_4, i14 %flat_array_10_V_loa_2, i14 %flat_array_11_V_loa_2, i14 %flat_array_12_V_loa_2, i14 %flat_array_13_V_loa_2, i14 %flat_array_14_V_loa_2, i14 %flat_array_15_V_loa_2, i14 %flat_array_16_V_loa_2, i14 %flat_array_17_V_loa_2, i14 %flat_array_18_V_loa_2, i14 %flat_array_19_V_loa_2, i14 %flat_array_20_V_loa_2, i14 %flat_array_21_V_loa_2, i14 %flat_array_22_V_loa_2, i14 %flat_array_23_V_loa_2, i14 %flat_array_24_V_loa_2, i14 %flat_array_25_V_loa_2, i14 %flat_array_26_V_loa_2, i14 %flat_array_27_V_loa_2, i14 %flat_array_28_V_loa_2, i14 %flat_array_29_V_loa_2, i14 %flat_array_30_V_loa_2, i14 %flat_array_31_V_loa_2, i14 %flat_array_32_V_loa_2, i14 %flat_array_33_V_loa_2, i14 %flat_array_34_V_loa_2, i14 %flat_array_35_V_loa_2, i14 %flat_array_36_V_loa_2, i14 %flat_array_37_V_loa_2, i14 %flat_array_38_V_loa_2, i14 %flat_array_39_V_loa_2, i14 %flat_array_40_V_loa_2, i14 %flat_array_41_V_loa_2, i14 %flat_array_42_V_loa_2, i14 %flat_array_43_V_loa_2, i14 %flat_array_44_V_loa_2, i14 %flat_array_45_V_loa_2, i14 %flat_array_46_V_loa_2, i14 %flat_array_47_V_loa_2, i14 %flat_array_48_V_loa_2, i14 %flat_array_49_V_loa_2, i32 %zext_ln1116_9)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1291" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:410  %dense_1_weights_V_lo_2 = load i9* %dense_1_weights_V_ad_2, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_2"/></StgValue>
</operation>

<operation id="1292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="6">
<![CDATA[
FLAT_LOOP:455  %zext_ln1116_10 = zext i6 %lshr_ln1116_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="1293" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:459  %flat_array_0_V_load_3 = load i14* %flat_array_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_3"/></StgValue>
</operation>

<operation id="1294" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:461  %flat_array_1_V_load_5 = load i14* %flat_array_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_5"/></StgValue>
</operation>

<operation id="1295" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:463  %flat_array_2_V_load_5 = load i14* %flat_array_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_5"/></StgValue>
</operation>

<operation id="1296" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:465  %flat_array_3_V_load_5 = load i14* %flat_array_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_5"/></StgValue>
</operation>

<operation id="1297" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:467  %flat_array_4_V_load_5 = load i14* %flat_array_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_5"/></StgValue>
</operation>

<operation id="1298" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:469  %flat_array_5_V_load_5 = load i14* %flat_array_5_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_5"/></StgValue>
</operation>

<operation id="1299" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:471  %flat_array_6_V_load_5 = load i14* %flat_array_6_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_5"/></StgValue>
</operation>

<operation id="1300" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:473  %flat_array_7_V_load_5 = load i14* %flat_array_7_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_5"/></StgValue>
</operation>

<operation id="1301" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:475  %flat_array_8_V_load_5 = load i14* %flat_array_8_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_5"/></StgValue>
</operation>

<operation id="1302" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:477  %flat_array_9_V_load_5 = load i14* %flat_array_9_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_5"/></StgValue>
</operation>

<operation id="1303" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:479  %flat_array_10_V_loa_3 = load i14* %flat_array_10_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_3"/></StgValue>
</operation>

<operation id="1304" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:481  %flat_array_11_V_loa_3 = load i14* %flat_array_11_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_3"/></StgValue>
</operation>

<operation id="1305" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:483  %flat_array_12_V_loa_3 = load i14* %flat_array_12_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_3"/></StgValue>
</operation>

<operation id="1306" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:485  %flat_array_13_V_loa_3 = load i14* %flat_array_13_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_3"/></StgValue>
</operation>

<operation id="1307" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:487  %flat_array_14_V_loa_3 = load i14* %flat_array_14_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_3"/></StgValue>
</operation>

<operation id="1308" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:489  %flat_array_15_V_loa_3 = load i14* %flat_array_15_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_3"/></StgValue>
</operation>

<operation id="1309" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:491  %flat_array_16_V_loa_3 = load i14* %flat_array_16_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_3"/></StgValue>
</operation>

<operation id="1310" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:493  %flat_array_17_V_loa_3 = load i14* %flat_array_17_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_3"/></StgValue>
</operation>

<operation id="1311" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:495  %flat_array_18_V_loa_3 = load i14* %flat_array_18_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_3"/></StgValue>
</operation>

<operation id="1312" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:497  %flat_array_19_V_loa_3 = load i14* %flat_array_19_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_3"/></StgValue>
</operation>

<operation id="1313" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:499  %flat_array_20_V_loa_3 = load i14* %flat_array_20_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_3"/></StgValue>
</operation>

<operation id="1314" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:501  %flat_array_21_V_loa_3 = load i14* %flat_array_21_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_3"/></StgValue>
</operation>

<operation id="1315" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:503  %flat_array_22_V_loa_3 = load i14* %flat_array_22_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_3"/></StgValue>
</operation>

<operation id="1316" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:505  %flat_array_23_V_loa_3 = load i14* %flat_array_23_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_3"/></StgValue>
</operation>

<operation id="1317" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:507  %flat_array_24_V_loa_3 = load i14* %flat_array_24_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_3"/></StgValue>
</operation>

<operation id="1318" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:509  %flat_array_25_V_loa_3 = load i14* %flat_array_25_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_3"/></StgValue>
</operation>

<operation id="1319" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:511  %flat_array_26_V_loa_3 = load i14* %flat_array_26_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_3"/></StgValue>
</operation>

<operation id="1320" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:513  %flat_array_27_V_loa_3 = load i14* %flat_array_27_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_3"/></StgValue>
</operation>

<operation id="1321" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:515  %flat_array_28_V_loa_3 = load i14* %flat_array_28_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_3"/></StgValue>
</operation>

<operation id="1322" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:517  %flat_array_29_V_loa_3 = load i14* %flat_array_29_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_3"/></StgValue>
</operation>

<operation id="1323" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:519  %flat_array_30_V_loa_3 = load i14* %flat_array_30_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_3"/></StgValue>
</operation>

<operation id="1324" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:521  %flat_array_31_V_loa_3 = load i14* %flat_array_31_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_3"/></StgValue>
</operation>

<operation id="1325" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:523  %flat_array_32_V_loa_3 = load i14* %flat_array_32_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_3"/></StgValue>
</operation>

<operation id="1326" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:525  %flat_array_33_V_loa_3 = load i14* %flat_array_33_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_3"/></StgValue>
</operation>

<operation id="1327" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:527  %flat_array_34_V_loa_3 = load i14* %flat_array_34_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_3"/></StgValue>
</operation>

<operation id="1328" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:529  %flat_array_35_V_loa_3 = load i14* %flat_array_35_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_3"/></StgValue>
</operation>

<operation id="1329" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:531  %flat_array_36_V_loa_3 = load i14* %flat_array_36_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_3"/></StgValue>
</operation>

<operation id="1330" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:533  %flat_array_37_V_loa_3 = load i14* %flat_array_37_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_3"/></StgValue>
</operation>

<operation id="1331" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:535  %flat_array_38_V_loa_3 = load i14* %flat_array_38_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_3"/></StgValue>
</operation>

<operation id="1332" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:537  %flat_array_39_V_loa_3 = load i14* %flat_array_39_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_3"/></StgValue>
</operation>

<operation id="1333" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:539  %flat_array_40_V_loa_3 = load i14* %flat_array_40_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_3"/></StgValue>
</operation>

<operation id="1334" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:541  %flat_array_41_V_loa_3 = load i14* %flat_array_41_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_3"/></StgValue>
</operation>

<operation id="1335" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:543  %flat_array_42_V_loa_3 = load i14* %flat_array_42_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_3"/></StgValue>
</operation>

<operation id="1336" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:545  %flat_array_43_V_loa_3 = load i14* %flat_array_43_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_3"/></StgValue>
</operation>

<operation id="1337" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:547  %flat_array_44_V_loa_3 = load i14* %flat_array_44_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_3"/></StgValue>
</operation>

<operation id="1338" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:549  %flat_array_45_V_loa_3 = load i14* %flat_array_45_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_3"/></StgValue>
</operation>

<operation id="1339" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:551  %flat_array_46_V_loa_3 = load i14* %flat_array_46_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_3"/></StgValue>
</operation>

<operation id="1340" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:553  %flat_array_47_V_loa_3 = load i14* %flat_array_47_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_3"/></StgValue>
</operation>

<operation id="1341" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:555  %flat_array_48_V_loa_3 = load i14* %flat_array_48_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_3"/></StgValue>
</operation>

<operation id="1342" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:557  %flat_array_49_V_loa_3 = load i14* %flat_array_49_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_3"/></StgValue>
</operation>

<operation id="1343" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="32">
<![CDATA[
FLAT_LOOP:558  %tmp_4 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i32(i14 %flat_array_0_V_load_3, i14 %flat_array_1_V_load_5, i14 %flat_array_2_V_load_5, i14 %flat_array_3_V_load_5, i14 %flat_array_4_V_load_5, i14 %flat_array_5_V_load_5, i14 %flat_array_6_V_load_5, i14 %flat_array_7_V_load_5, i14 %flat_array_8_V_load_5, i14 %flat_array_9_V_load_5, i14 %flat_array_10_V_loa_3, i14 %flat_array_11_V_loa_3, i14 %flat_array_12_V_loa_3, i14 %flat_array_13_V_loa_3, i14 %flat_array_14_V_loa_3, i14 %flat_array_15_V_loa_3, i14 %flat_array_16_V_loa_3, i14 %flat_array_17_V_loa_3, i14 %flat_array_18_V_loa_3, i14 %flat_array_19_V_loa_3, i14 %flat_array_20_V_loa_3, i14 %flat_array_21_V_loa_3, i14 %flat_array_22_V_loa_3, i14 %flat_array_23_V_loa_3, i14 %flat_array_24_V_loa_3, i14 %flat_array_25_V_loa_3, i14 %flat_array_26_V_loa_3, i14 %flat_array_27_V_loa_3, i14 %flat_array_28_V_loa_3, i14 %flat_array_29_V_loa_3, i14 %flat_array_30_V_loa_3, i14 %flat_array_31_V_loa_3, i14 %flat_array_32_V_loa_3, i14 %flat_array_33_V_loa_3, i14 %flat_array_34_V_loa_3, i14 %flat_array_35_V_loa_3, i14 %flat_array_36_V_loa_3, i14 %flat_array_37_V_loa_3, i14 %flat_array_38_V_loa_3, i14 %flat_array_39_V_loa_3, i14 %flat_array_40_V_loa_3, i14 %flat_array_41_V_loa_3, i14 %flat_array_42_V_loa_3, i14 %flat_array_43_V_loa_3, i14 %flat_array_44_V_loa_3, i14 %flat_array_45_V_loa_3, i14 %flat_array_46_V_loa_3, i14 %flat_array_47_V_loa_3, i14 %flat_array_48_V_loa_3, i14 %flat_array_49_V_loa_3, i32 %zext_ln1116_10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1344" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:560  %dense_1_weights_V_lo_3 = load i9* %dense_1_weights_V_ad_3, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_3"/></StgValue>
</operation>

<operation id="1345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:602  %zext_ln1117_10 = zext i15 %add_ln1117_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="1346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:603  %dense_1_weights_V_ad_4 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_4"/></StgValue>
</operation>

<operation id="1347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
FLAT_LOOP:606  %xor_ln1116 = xor i3 %trunc_ln1116, -4

]]></Node>
<StgValue><ssdm name="xor_ln1116"/></StgValue>
</operation>

<operation id="1348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="3">
<![CDATA[
FLAT_LOOP:607  %zext_ln1116_4 = zext i3 %xor_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="1349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:608  %flat_array_0_V_addr_4 = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr_4"/></StgValue>
</operation>

<operation id="1350" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:609  %flat_array_0_V_load_4 = load i14* %flat_array_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_4"/></StgValue>
</operation>

<operation id="1351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:610  %flat_array_1_V_addr_4 = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_1_V_addr_4"/></StgValue>
</operation>

<operation id="1352" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:611  %flat_array_1_V_load_6 = load i14* %flat_array_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_6"/></StgValue>
</operation>

<operation id="1353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:612  %flat_array_2_V_addr_4 = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_2_V_addr_4"/></StgValue>
</operation>

<operation id="1354" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:613  %flat_array_2_V_load_6 = load i14* %flat_array_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_6"/></StgValue>
</operation>

<operation id="1355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:614  %flat_array_3_V_addr_4 = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_3_V_addr_4"/></StgValue>
</operation>

<operation id="1356" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:615  %flat_array_3_V_load_6 = load i14* %flat_array_3_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_6"/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:616  %flat_array_4_V_addr_4 = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_4_V_addr_4"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:617  %flat_array_4_V_load_6 = load i14* %flat_array_4_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_6"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:618  %flat_array_5_V_addr_4 = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_5_V_addr_4"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:619  %flat_array_5_V_load_6 = load i14* %flat_array_5_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_6"/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:620  %flat_array_6_V_addr_4 = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_6_V_addr_4"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:621  %flat_array_6_V_load_6 = load i14* %flat_array_6_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_6"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:622  %flat_array_7_V_addr_4 = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_7_V_addr_4"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:623  %flat_array_7_V_load_6 = load i14* %flat_array_7_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_6"/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:624  %flat_array_8_V_addr_4 = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_8_V_addr_4"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:625  %flat_array_8_V_load_6 = load i14* %flat_array_8_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_6"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:626  %flat_array_9_V_addr_4 = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_9_V_addr_4"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:627  %flat_array_9_V_load_6 = load i14* %flat_array_9_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_6"/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:628  %flat_array_10_V_add_4 = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_10_V_add_4"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:629  %flat_array_10_V_loa_4 = load i14* %flat_array_10_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_4"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:630  %flat_array_11_V_add_4 = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_11_V_add_4"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:631  %flat_array_11_V_loa_4 = load i14* %flat_array_11_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_4"/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:632  %flat_array_12_V_add_4 = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_12_V_add_4"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:633  %flat_array_12_V_loa_4 = load i14* %flat_array_12_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_4"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:634  %flat_array_13_V_add_4 = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_13_V_add_4"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:635  %flat_array_13_V_loa_4 = load i14* %flat_array_13_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_4"/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:636  %flat_array_14_V_add_4 = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_14_V_add_4"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:637  %flat_array_14_V_loa_4 = load i14* %flat_array_14_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_4"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:638  %flat_array_15_V_add_4 = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_15_V_add_4"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:639  %flat_array_15_V_loa_4 = load i14* %flat_array_15_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_4"/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:640  %flat_array_16_V_add_4 = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_16_V_add_4"/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:641  %flat_array_16_V_loa_4 = load i14* %flat_array_16_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_4"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:642  %flat_array_17_V_add_4 = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_17_V_add_4"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:643  %flat_array_17_V_loa_4 = load i14* %flat_array_17_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_4"/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:644  %flat_array_18_V_add_4 = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_18_V_add_4"/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:645  %flat_array_18_V_loa_4 = load i14* %flat_array_18_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_4"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:646  %flat_array_19_V_add_4 = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_19_V_add_4"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:647  %flat_array_19_V_loa_4 = load i14* %flat_array_19_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_4"/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:648  %flat_array_20_V_add_4 = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_20_V_add_4"/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:649  %flat_array_20_V_loa_4 = load i14* %flat_array_20_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_4"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:650  %flat_array_21_V_add_4 = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_21_V_add_4"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:651  %flat_array_21_V_loa_4 = load i14* %flat_array_21_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_4"/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:652  %flat_array_22_V_add_4 = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_22_V_add_4"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:653  %flat_array_22_V_loa_4 = load i14* %flat_array_22_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_4"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:654  %flat_array_23_V_add_4 = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_23_V_add_4"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:655  %flat_array_23_V_loa_4 = load i14* %flat_array_23_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_4"/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:656  %flat_array_24_V_add_4 = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_24_V_add_4"/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:657  %flat_array_24_V_loa_4 = load i14* %flat_array_24_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_4"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:658  %flat_array_25_V_add_4 = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_25_V_add_4"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:659  %flat_array_25_V_loa_4 = load i14* %flat_array_25_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_4"/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:660  %flat_array_26_V_add_4 = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_26_V_add_4"/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:661  %flat_array_26_V_loa_4 = load i14* %flat_array_26_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_4"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:662  %flat_array_27_V_add_4 = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_27_V_add_4"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:663  %flat_array_27_V_loa_4 = load i14* %flat_array_27_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_4"/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:664  %flat_array_28_V_add_4 = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_28_V_add_4"/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:665  %flat_array_28_V_loa_4 = load i14* %flat_array_28_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_4"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:666  %flat_array_29_V_add_4 = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_29_V_add_4"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:667  %flat_array_29_V_loa_4 = load i14* %flat_array_29_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_4"/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:668  %flat_array_30_V_add_4 = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_30_V_add_4"/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:669  %flat_array_30_V_loa_4 = load i14* %flat_array_30_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_4"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:670  %flat_array_31_V_add_4 = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_31_V_add_4"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:671  %flat_array_31_V_loa_4 = load i14* %flat_array_31_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_4"/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:672  %flat_array_32_V_add_4 = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_32_V_add_4"/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:673  %flat_array_32_V_loa_4 = load i14* %flat_array_32_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_4"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:674  %flat_array_33_V_add_4 = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_33_V_add_4"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:675  %flat_array_33_V_loa_4 = load i14* %flat_array_33_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_4"/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:676  %flat_array_34_V_add_4 = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_34_V_add_4"/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:677  %flat_array_34_V_loa_4 = load i14* %flat_array_34_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_4"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:678  %flat_array_35_V_add_4 = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_35_V_add_4"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:679  %flat_array_35_V_loa_4 = load i14* %flat_array_35_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_4"/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:680  %flat_array_36_V_add_4 = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_36_V_add_4"/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:681  %flat_array_36_V_loa_4 = load i14* %flat_array_36_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_4"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:682  %flat_array_37_V_add_4 = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_37_V_add_4"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:683  %flat_array_37_V_loa_4 = load i14* %flat_array_37_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_4"/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:684  %flat_array_38_V_add_4 = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_38_V_add_4"/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:685  %flat_array_38_V_loa_4 = load i14* %flat_array_38_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_4"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:686  %flat_array_39_V_add_4 = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_39_V_add_4"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:687  %flat_array_39_V_loa_4 = load i14* %flat_array_39_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_4"/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:688  %flat_array_40_V_add_4 = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_40_V_add_4"/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:689  %flat_array_40_V_loa_4 = load i14* %flat_array_40_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_4"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:690  %flat_array_41_V_add_4 = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_41_V_add_4"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:691  %flat_array_41_V_loa_4 = load i14* %flat_array_41_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_4"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:692  %flat_array_42_V_add_4 = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_42_V_add_4"/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:693  %flat_array_42_V_loa_4 = load i14* %flat_array_42_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_4"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:694  %flat_array_43_V_add_4 = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_43_V_add_4"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:695  %flat_array_43_V_loa_4 = load i14* %flat_array_43_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_4"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:696  %flat_array_44_V_add_4 = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_44_V_add_4"/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:697  %flat_array_44_V_loa_4 = load i14* %flat_array_44_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_4"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:698  %flat_array_45_V_add_4 = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_45_V_add_4"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:699  %flat_array_45_V_loa_4 = load i14* %flat_array_45_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_4"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:700  %flat_array_46_V_add_4 = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_46_V_add_4"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:701  %flat_array_46_V_loa_4 = load i14* %flat_array_46_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_4"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:702  %flat_array_47_V_add_4 = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_47_V_add_4"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:703  %flat_array_47_V_loa_4 = load i14* %flat_array_47_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_4"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:704  %flat_array_48_V_add_4 = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_48_V_add_4"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:705  %flat_array_48_V_loa_4 = load i14* %flat_array_48_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_4"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:706  %flat_array_49_V_add_4 = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="flat_array_49_V_add_4"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:707  %flat_array_49_V_loa_4 = load i14* %flat_array_49_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_4"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:710  %dense_1_weights_V_lo_4 = load i9* %dense_1_weights_V_ad_4, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_4"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:752  %zext_ln1117_12 = zext i15 %add_ln1117_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:753  %dense_1_weights_V_ad_5 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_12

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_5"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
FLAT_LOOP:756  %add_ln1116_2 = add i3 -3, %trunc_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116_2"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="3">
<![CDATA[
FLAT_LOOP:757  %zext_ln1116_5 = zext i3 %add_ln1116_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:758  %flat_array_0_V_addr_5 = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr_5"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:759  %flat_array_0_V_load_5 = load i14* %flat_array_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_5"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:760  %flat_array_1_V_addr_5 = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_1_V_addr_5"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:761  %flat_array_1_V_load_7 = load i14* %flat_array_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_7"/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:762  %flat_array_2_V_addr_5 = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_2_V_addr_5"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:763  %flat_array_2_V_load_7 = load i14* %flat_array_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_7"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:764  %flat_array_3_V_addr_5 = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_3_V_addr_5"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:765  %flat_array_3_V_load_7 = load i14* %flat_array_3_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_7"/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:766  %flat_array_4_V_addr_5 = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_4_V_addr_5"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:767  %flat_array_4_V_load_7 = load i14* %flat_array_4_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_7"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:768  %flat_array_5_V_addr_5 = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_5_V_addr_5"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:769  %flat_array_5_V_load_7 = load i14* %flat_array_5_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_7"/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:770  %flat_array_6_V_addr_5 = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_6_V_addr_5"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:771  %flat_array_6_V_load_7 = load i14* %flat_array_6_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_7"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:772  %flat_array_7_V_addr_5 = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_7_V_addr_5"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:773  %flat_array_7_V_load_7 = load i14* %flat_array_7_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_7"/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:774  %flat_array_8_V_addr_5 = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_8_V_addr_5"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:775  %flat_array_8_V_load_7 = load i14* %flat_array_8_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_7"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:776  %flat_array_9_V_addr_5 = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_9_V_addr_5"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:777  %flat_array_9_V_load_7 = load i14* %flat_array_9_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_7"/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:778  %flat_array_10_V_add_5 = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_10_V_add_5"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:779  %flat_array_10_V_loa_5 = load i14* %flat_array_10_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_5"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:780  %flat_array_11_V_add_5 = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_11_V_add_5"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:781  %flat_array_11_V_loa_5 = load i14* %flat_array_11_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_5"/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:782  %flat_array_12_V_add_5 = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_12_V_add_5"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:783  %flat_array_12_V_loa_5 = load i14* %flat_array_12_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_5"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:784  %flat_array_13_V_add_5 = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_13_V_add_5"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:785  %flat_array_13_V_loa_5 = load i14* %flat_array_13_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_5"/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:786  %flat_array_14_V_add_5 = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_14_V_add_5"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:787  %flat_array_14_V_loa_5 = load i14* %flat_array_14_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_5"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:788  %flat_array_15_V_add_5 = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_15_V_add_5"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:789  %flat_array_15_V_loa_5 = load i14* %flat_array_15_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_5"/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:790  %flat_array_16_V_add_5 = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_16_V_add_5"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:791  %flat_array_16_V_loa_5 = load i14* %flat_array_16_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_5"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:792  %flat_array_17_V_add_5 = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_17_V_add_5"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:793  %flat_array_17_V_loa_5 = load i14* %flat_array_17_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_5"/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:794  %flat_array_18_V_add_5 = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_18_V_add_5"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:795  %flat_array_18_V_loa_5 = load i14* %flat_array_18_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_5"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:796  %flat_array_19_V_add_5 = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_19_V_add_5"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:797  %flat_array_19_V_loa_5 = load i14* %flat_array_19_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_5"/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:798  %flat_array_20_V_add_5 = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_20_V_add_5"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:799  %flat_array_20_V_loa_5 = load i14* %flat_array_20_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_5"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:800  %flat_array_21_V_add_5 = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_21_V_add_5"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:801  %flat_array_21_V_loa_5 = load i14* %flat_array_21_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_5"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:802  %flat_array_22_V_add_5 = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_22_V_add_5"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:803  %flat_array_22_V_loa_5 = load i14* %flat_array_22_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_5"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:804  %flat_array_23_V_add_5 = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_23_V_add_5"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:805  %flat_array_23_V_loa_5 = load i14* %flat_array_23_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_5"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:806  %flat_array_24_V_add_5 = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_24_V_add_5"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:807  %flat_array_24_V_loa_5 = load i14* %flat_array_24_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_5"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:808  %flat_array_25_V_add_5 = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_25_V_add_5"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:809  %flat_array_25_V_loa_5 = load i14* %flat_array_25_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_5"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:810  %flat_array_26_V_add_5 = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_26_V_add_5"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:811  %flat_array_26_V_loa_5 = load i14* %flat_array_26_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_5"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:812  %flat_array_27_V_add_5 = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_27_V_add_5"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:813  %flat_array_27_V_loa_5 = load i14* %flat_array_27_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_5"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:814  %flat_array_28_V_add_5 = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_28_V_add_5"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:815  %flat_array_28_V_loa_5 = load i14* %flat_array_28_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_5"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:816  %flat_array_29_V_add_5 = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_29_V_add_5"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:817  %flat_array_29_V_loa_5 = load i14* %flat_array_29_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_5"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:818  %flat_array_30_V_add_5 = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_30_V_add_5"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:819  %flat_array_30_V_loa_5 = load i14* %flat_array_30_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_5"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:820  %flat_array_31_V_add_5 = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_31_V_add_5"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:821  %flat_array_31_V_loa_5 = load i14* %flat_array_31_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_5"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:822  %flat_array_32_V_add_5 = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_32_V_add_5"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:823  %flat_array_32_V_loa_5 = load i14* %flat_array_32_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_5"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:824  %flat_array_33_V_add_5 = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_33_V_add_5"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:825  %flat_array_33_V_loa_5 = load i14* %flat_array_33_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_5"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:826  %flat_array_34_V_add_5 = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_34_V_add_5"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:827  %flat_array_34_V_loa_5 = load i14* %flat_array_34_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_5"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:828  %flat_array_35_V_add_5 = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_35_V_add_5"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:829  %flat_array_35_V_loa_5 = load i14* %flat_array_35_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_5"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:830  %flat_array_36_V_add_5 = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_36_V_add_5"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:831  %flat_array_36_V_loa_5 = load i14* %flat_array_36_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_5"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:832  %flat_array_37_V_add_5 = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_37_V_add_5"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:833  %flat_array_37_V_loa_5 = load i14* %flat_array_37_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_5"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:834  %flat_array_38_V_add_5 = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_38_V_add_5"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:835  %flat_array_38_V_loa_5 = load i14* %flat_array_38_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_5"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:836  %flat_array_39_V_add_5 = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_39_V_add_5"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:837  %flat_array_39_V_loa_5 = load i14* %flat_array_39_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_5"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:838  %flat_array_40_V_add_5 = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_40_V_add_5"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:839  %flat_array_40_V_loa_5 = load i14* %flat_array_40_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_5"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:840  %flat_array_41_V_add_5 = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_41_V_add_5"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:841  %flat_array_41_V_loa_5 = load i14* %flat_array_41_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_5"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:842  %flat_array_42_V_add_5 = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_42_V_add_5"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:843  %flat_array_42_V_loa_5 = load i14* %flat_array_42_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_5"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:844  %flat_array_43_V_add_5 = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_43_V_add_5"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:845  %flat_array_43_V_loa_5 = load i14* %flat_array_43_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_5"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:846  %flat_array_44_V_add_5 = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_44_V_add_5"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:847  %flat_array_44_V_loa_5 = load i14* %flat_array_44_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_5"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:848  %flat_array_45_V_add_5 = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_45_V_add_5"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:849  %flat_array_45_V_loa_5 = load i14* %flat_array_45_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_5"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:850  %flat_array_46_V_add_5 = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_46_V_add_5"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:851  %flat_array_46_V_loa_5 = load i14* %flat_array_46_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_5"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:852  %flat_array_47_V_add_5 = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_47_V_add_5"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:853  %flat_array_47_V_loa_5 = load i14* %flat_array_47_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_5"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:854  %flat_array_48_V_add_5 = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_48_V_add_5"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:855  %flat_array_48_V_loa_5 = load i14* %flat_array_48_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_5"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:856  %flat_array_49_V_add_5 = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="flat_array_49_V_add_5"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:857  %flat_array_49_V_loa_5 = load i14* %flat_array_49_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_5"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:860  %dense_1_weights_V_lo_5 = load i9* %dense_1_weights_V_ad_5, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_5"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:20  %zext_ln1116_15 = zext i6 %tmp_13 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_15"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:21  %phi_ln1116_2 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_2, i14 %flat_array_1_V_load_4, i14 %flat_array_2_V_load_4, i14 %flat_array_3_V_load_4, i14 %flat_array_4_V_load_4, i14 %flat_array_5_V_load_4, i14 %flat_array_6_V_load_4, i14 %flat_array_7_V_load_4, i14 %flat_array_8_V_load_4, i14 %flat_array_9_V_load_4, i14 %flat_array_10_V_loa_2, i14 %flat_array_11_V_loa_2, i14 %flat_array_12_V_loa_2, i14 %flat_array_13_V_loa_2, i14 %flat_array_14_V_loa_2, i14 %flat_array_15_V_loa_2, i14 %flat_array_16_V_loa_2, i14 %flat_array_17_V_loa_2, i14 %flat_array_18_V_loa_2, i14 %flat_array_19_V_loa_2, i14 %flat_array_20_V_loa_2, i14 %flat_array_21_V_loa_2, i14 %flat_array_22_V_loa_2, i14 %flat_array_23_V_loa_2, i14 %flat_array_24_V_loa_2, i14 %flat_array_25_V_loa_2, i14 %flat_array_26_V_loa_2, i14 %flat_array_27_V_loa_2, i14 %flat_array_28_V_loa_2, i14 %flat_array_29_V_loa_2, i14 %flat_array_30_V_loa_2, i14 %flat_array_31_V_loa_2, i14 %flat_array_32_V_loa_2, i14 %flat_array_33_V_loa_2, i14 %flat_array_34_V_loa_2, i14 %flat_array_35_V_loa_2, i14 %flat_array_36_V_loa_2, i14 %flat_array_37_V_loa_2, i14 %flat_array_38_V_loa_2, i14 %flat_array_39_V_loa_2, i14 %flat_array_40_V_loa_2, i14 %flat_array_41_V_loa_2, i14 %flat_array_42_V_loa_2, i14 %flat_array_43_V_loa_2, i14 %flat_array_44_V_loa_2, i14 %flat_array_45_V_loa_2, i14 %flat_array_46_V_loa_2, i14 %flat_array_47_V_loa_2, i14 %flat_array_48_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i7 %zext_ln1116_15)

]]></Node>
<StgValue><ssdm name="phi_ln1116_2"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:20  %zext_ln1116_16 = zext i6 %tmp_14 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_16"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:21  %phi_ln1116_3 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_3, i14 %flat_array_1_V_load_5, i14 %flat_array_2_V_load_5, i14 %flat_array_3_V_load_5, i14 %flat_array_4_V_load_5, i14 %flat_array_5_V_load_5, i14 %flat_array_6_V_load_5, i14 %flat_array_7_V_load_5, i14 %flat_array_8_V_load_5, i14 %flat_array_9_V_load_5, i14 %flat_array_10_V_loa_3, i14 %flat_array_11_V_loa_3, i14 %flat_array_12_V_loa_3, i14 %flat_array_13_V_loa_3, i14 %flat_array_14_V_loa_3, i14 %flat_array_15_V_loa_3, i14 %flat_array_16_V_loa_3, i14 %flat_array_17_V_loa_3, i14 %flat_array_18_V_loa_3, i14 %flat_array_19_V_loa_3, i14 %flat_array_20_V_loa_3, i14 %flat_array_21_V_loa_3, i14 %flat_array_22_V_loa_3, i14 %flat_array_23_V_loa_3, i14 %flat_array_24_V_loa_3, i14 %flat_array_25_V_loa_3, i14 %flat_array_26_V_loa_3, i14 %flat_array_27_V_loa_3, i14 %flat_array_28_V_loa_3, i14 %flat_array_29_V_loa_3, i14 %flat_array_30_V_loa_3, i14 %flat_array_31_V_loa_3, i14 %flat_array_32_V_loa_3, i14 %flat_array_33_V_loa_3, i14 %flat_array_34_V_loa_3, i14 %flat_array_35_V_loa_3, i14 %flat_array_36_V_loa_3, i14 %flat_array_37_V_loa_3, i14 %flat_array_38_V_loa_3, i14 %flat_array_39_V_loa_3, i14 %flat_array_40_V_loa_3, i14 %flat_array_41_V_loa_3, i14 %flat_array_42_V_loa_3, i14 %flat_array_43_V_loa_3, i14 %flat_array_44_V_loa_3, i14 %flat_array_45_V_loa_3, i14 %flat_array_46_V_loa_3, i14 %flat_array_47_V_loa_3, i14 %flat_array_48_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i7 %zext_ln1116_16)

]]></Node>
<StgValue><ssdm name="phi_ln1116_3"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:20  %zext_ln1116_21 = zext i6 %tmp_21 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_21"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:21  %phi_ln1116_s = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_2_V_load_4, i14 %flat_array_3_V_load_4, i14 %flat_array_4_V_load_4, i14 %flat_array_5_V_load_4, i14 %flat_array_6_V_load_4, i14 %flat_array_7_V_load_4, i14 %flat_array_8_V_load_4, i14 %flat_array_9_V_load_4, i14 %flat_array_10_V_loa_2, i14 %flat_array_11_V_loa_2, i14 %flat_array_12_V_loa_2, i14 %flat_array_13_V_loa_2, i14 %flat_array_14_V_loa_2, i14 %flat_array_15_V_loa_2, i14 %flat_array_16_V_loa_2, i14 %flat_array_17_V_loa_2, i14 %flat_array_18_V_loa_2, i14 %flat_array_19_V_loa_2, i14 %flat_array_20_V_loa_2, i14 %flat_array_21_V_loa_2, i14 %flat_array_22_V_loa_2, i14 %flat_array_23_V_loa_2, i14 %flat_array_24_V_loa_2, i14 %flat_array_25_V_loa_2, i14 %flat_array_26_V_loa_2, i14 %flat_array_27_V_loa_2, i14 %flat_array_28_V_loa_2, i14 %flat_array_29_V_loa_2, i14 %flat_array_30_V_loa_2, i14 %flat_array_31_V_loa_2, i14 %flat_array_32_V_loa_2, i14 %flat_array_33_V_loa_2, i14 %flat_array_34_V_loa_2, i14 %flat_array_35_V_loa_2, i14 %flat_array_36_V_loa_2, i14 %flat_array_37_V_loa_2, i14 %flat_array_38_V_loa_2, i14 %flat_array_39_V_loa_2, i14 %flat_array_40_V_loa_2, i14 %flat_array_41_V_loa_2, i14 %flat_array_42_V_loa_2, i14 %flat_array_43_V_loa_2, i14 %flat_array_44_V_loa_2, i14 %flat_array_45_V_loa_2, i14 %flat_array_46_V_loa_2, i14 %flat_array_47_V_loa_2, i14 %flat_array_48_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i7 %zext_ln1116_21)

]]></Node>
<StgValue><ssdm name="phi_ln1116_s"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:20  %zext_ln1116_22 = zext i6 %tmp_22 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_22"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:21  %phi_ln1116_10 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_2_V_load_5, i14 %flat_array_3_V_load_5, i14 %flat_array_4_V_load_5, i14 %flat_array_5_V_load_5, i14 %flat_array_6_V_load_5, i14 %flat_array_7_V_load_5, i14 %flat_array_8_V_load_5, i14 %flat_array_9_V_load_5, i14 %flat_array_10_V_loa_3, i14 %flat_array_11_V_loa_3, i14 %flat_array_12_V_loa_3, i14 %flat_array_13_V_loa_3, i14 %flat_array_14_V_loa_3, i14 %flat_array_15_V_loa_3, i14 %flat_array_16_V_loa_3, i14 %flat_array_17_V_loa_3, i14 %flat_array_18_V_loa_3, i14 %flat_array_19_V_loa_3, i14 %flat_array_20_V_loa_3, i14 %flat_array_21_V_loa_3, i14 %flat_array_22_V_loa_3, i14 %flat_array_23_V_loa_3, i14 %flat_array_24_V_loa_3, i14 %flat_array_25_V_loa_3, i14 %flat_array_26_V_loa_3, i14 %flat_array_27_V_loa_3, i14 %flat_array_28_V_loa_3, i14 %flat_array_29_V_loa_3, i14 %flat_array_30_V_loa_3, i14 %flat_array_31_V_loa_3, i14 %flat_array_32_V_loa_3, i14 %flat_array_33_V_loa_3, i14 %flat_array_34_V_loa_3, i14 %flat_array_35_V_loa_3, i14 %flat_array_36_V_loa_3, i14 %flat_array_37_V_loa_3, i14 %flat_array_38_V_loa_3, i14 %flat_array_39_V_loa_3, i14 %flat_array_40_V_loa_3, i14 %flat_array_41_V_loa_3, i14 %flat_array_42_V_loa_3, i14 %flat_array_43_V_loa_3, i14 %flat_array_44_V_loa_3, i14 %flat_array_45_V_loa_3, i14 %flat_array_46_V_loa_3, i14 %flat_array_47_V_loa_3, i14 %flat_array_48_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i7 %zext_ln1116_22)

]]></Node>
<StgValue><ssdm name="phi_ln1116_10"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:20  %zext_ln1116_27 = zext i6 %tmp_29 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_27"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:21  %phi_ln1116_17 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_3_V_load_4, i14 %flat_array_4_V_load_4, i14 %flat_array_5_V_load_4, i14 %flat_array_6_V_load_4, i14 %flat_array_7_V_load_4, i14 %flat_array_8_V_load_4, i14 %flat_array_9_V_load_4, i14 %flat_array_10_V_loa_2, i14 %flat_array_11_V_loa_2, i14 %flat_array_12_V_loa_2, i14 %flat_array_13_V_loa_2, i14 %flat_array_14_V_loa_2, i14 %flat_array_15_V_loa_2, i14 %flat_array_16_V_loa_2, i14 %flat_array_17_V_loa_2, i14 %flat_array_18_V_loa_2, i14 %flat_array_19_V_loa_2, i14 %flat_array_20_V_loa_2, i14 %flat_array_21_V_loa_2, i14 %flat_array_22_V_loa_2, i14 %flat_array_23_V_loa_2, i14 %flat_array_24_V_loa_2, i14 %flat_array_25_V_loa_2, i14 %flat_array_26_V_loa_2, i14 %flat_array_27_V_loa_2, i14 %flat_array_28_V_loa_2, i14 %flat_array_29_V_loa_2, i14 %flat_array_30_V_loa_2, i14 %flat_array_31_V_loa_2, i14 %flat_array_32_V_loa_2, i14 %flat_array_33_V_loa_2, i14 %flat_array_34_V_loa_2, i14 %flat_array_35_V_loa_2, i14 %flat_array_36_V_loa_2, i14 %flat_array_37_V_loa_2, i14 %flat_array_38_V_loa_2, i14 %flat_array_39_V_loa_2, i14 %flat_array_40_V_loa_2, i14 %flat_array_41_V_loa_2, i14 %flat_array_42_V_loa_2, i14 %flat_array_43_V_loa_2, i14 %flat_array_44_V_loa_2, i14 %flat_array_45_V_loa_2, i14 %flat_array_46_V_loa_2, i14 %flat_array_47_V_loa_2, i14 %flat_array_48_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i7 %zext_ln1116_27)

]]></Node>
<StgValue><ssdm name="phi_ln1116_17"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:20  %zext_ln1116_28 = zext i6 %tmp_30 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:21  %phi_ln1116_18 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_3_V_load_5, i14 %flat_array_4_V_load_5, i14 %flat_array_5_V_load_5, i14 %flat_array_6_V_load_5, i14 %flat_array_7_V_load_5, i14 %flat_array_8_V_load_5, i14 %flat_array_9_V_load_5, i14 %flat_array_10_V_loa_3, i14 %flat_array_11_V_loa_3, i14 %flat_array_12_V_loa_3, i14 %flat_array_13_V_loa_3, i14 %flat_array_14_V_loa_3, i14 %flat_array_15_V_loa_3, i14 %flat_array_16_V_loa_3, i14 %flat_array_17_V_loa_3, i14 %flat_array_18_V_loa_3, i14 %flat_array_19_V_loa_3, i14 %flat_array_20_V_loa_3, i14 %flat_array_21_V_loa_3, i14 %flat_array_22_V_loa_3, i14 %flat_array_23_V_loa_3, i14 %flat_array_24_V_loa_3, i14 %flat_array_25_V_loa_3, i14 %flat_array_26_V_loa_3, i14 %flat_array_27_V_loa_3, i14 %flat_array_28_V_loa_3, i14 %flat_array_29_V_loa_3, i14 %flat_array_30_V_loa_3, i14 %flat_array_31_V_loa_3, i14 %flat_array_32_V_loa_3, i14 %flat_array_33_V_loa_3, i14 %flat_array_34_V_loa_3, i14 %flat_array_35_V_loa_3, i14 %flat_array_36_V_loa_3, i14 %flat_array_37_V_loa_3, i14 %flat_array_38_V_loa_3, i14 %flat_array_39_V_loa_3, i14 %flat_array_40_V_loa_3, i14 %flat_array_41_V_loa_3, i14 %flat_array_42_V_loa_3, i14 %flat_array_43_V_loa_3, i14 %flat_array_44_V_loa_3, i14 %flat_array_45_V_loa_3, i14 %flat_array_46_V_loa_3, i14 %flat_array_47_V_loa_3, i14 %flat_array_48_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i7 %zext_ln1116_28)

]]></Node>
<StgValue><ssdm name="phi_ln1116_18"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:20  %zext_ln1116_33 = zext i6 %tmp_37 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_33"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:21  %phi_ln1116_25 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_4_V_load_4, i14 %flat_array_5_V_load_4, i14 %flat_array_6_V_load_4, i14 %flat_array_7_V_load_4, i14 %flat_array_8_V_load_4, i14 %flat_array_9_V_load_4, i14 %flat_array_10_V_loa_2, i14 %flat_array_11_V_loa_2, i14 %flat_array_12_V_loa_2, i14 %flat_array_13_V_loa_2, i14 %flat_array_14_V_loa_2, i14 %flat_array_15_V_loa_2, i14 %flat_array_16_V_loa_2, i14 %flat_array_17_V_loa_2, i14 %flat_array_18_V_loa_2, i14 %flat_array_19_V_loa_2, i14 %flat_array_20_V_loa_2, i14 %flat_array_21_V_loa_2, i14 %flat_array_22_V_loa_2, i14 %flat_array_23_V_loa_2, i14 %flat_array_24_V_loa_2, i14 %flat_array_25_V_loa_2, i14 %flat_array_26_V_loa_2, i14 %flat_array_27_V_loa_2, i14 %flat_array_28_V_loa_2, i14 %flat_array_29_V_loa_2, i14 %flat_array_30_V_loa_2, i14 %flat_array_31_V_loa_2, i14 %flat_array_32_V_loa_2, i14 %flat_array_33_V_loa_2, i14 %flat_array_34_V_loa_2, i14 %flat_array_35_V_loa_2, i14 %flat_array_36_V_loa_2, i14 %flat_array_37_V_loa_2, i14 %flat_array_38_V_loa_2, i14 %flat_array_39_V_loa_2, i14 %flat_array_40_V_loa_2, i14 %flat_array_41_V_loa_2, i14 %flat_array_42_V_loa_2, i14 %flat_array_43_V_loa_2, i14 %flat_array_44_V_loa_2, i14 %flat_array_45_V_loa_2, i14 %flat_array_46_V_loa_2, i14 %flat_array_47_V_loa_2, i14 %flat_array_48_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i7 %zext_ln1116_33)

]]></Node>
<StgValue><ssdm name="phi_ln1116_25"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:20  %zext_ln1116_34 = zext i6 %tmp_39 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_34"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:21  %phi_ln1116_26 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_4_V_load_5, i14 %flat_array_5_V_load_5, i14 %flat_array_6_V_load_5, i14 %flat_array_7_V_load_5, i14 %flat_array_8_V_load_5, i14 %flat_array_9_V_load_5, i14 %flat_array_10_V_loa_3, i14 %flat_array_11_V_loa_3, i14 %flat_array_12_V_loa_3, i14 %flat_array_13_V_loa_3, i14 %flat_array_14_V_loa_3, i14 %flat_array_15_V_loa_3, i14 %flat_array_16_V_loa_3, i14 %flat_array_17_V_loa_3, i14 %flat_array_18_V_loa_3, i14 %flat_array_19_V_loa_3, i14 %flat_array_20_V_loa_3, i14 %flat_array_21_V_loa_3, i14 %flat_array_22_V_loa_3, i14 %flat_array_23_V_loa_3, i14 %flat_array_24_V_loa_3, i14 %flat_array_25_V_loa_3, i14 %flat_array_26_V_loa_3, i14 %flat_array_27_V_loa_3, i14 %flat_array_28_V_loa_3, i14 %flat_array_29_V_loa_3, i14 %flat_array_30_V_loa_3, i14 %flat_array_31_V_loa_3, i14 %flat_array_32_V_loa_3, i14 %flat_array_33_V_loa_3, i14 %flat_array_34_V_loa_3, i14 %flat_array_35_V_loa_3, i14 %flat_array_36_V_loa_3, i14 %flat_array_37_V_loa_3, i14 %flat_array_38_V_loa_3, i14 %flat_array_39_V_loa_3, i14 %flat_array_40_V_loa_3, i14 %flat_array_41_V_loa_3, i14 %flat_array_42_V_loa_3, i14 %flat_array_43_V_loa_3, i14 %flat_array_44_V_loa_3, i14 %flat_array_45_V_loa_3, i14 %flat_array_46_V_loa_3, i14 %flat_array_47_V_loa_3, i14 %flat_array_48_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i7 %zext_ln1116_34)

]]></Node>
<StgValue><ssdm name="phi_ln1116_26"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:20  %zext_ln1116_39 = zext i6 %tmp_53 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_39"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4344" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:21  %phi_ln1116_33 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_5_V_load_4, i14 %flat_array_6_V_load_4, i14 %flat_array_7_V_load_4, i14 %flat_array_8_V_load_4, i14 %flat_array_9_V_load_4, i14 %flat_array_10_V_loa_2, i14 %flat_array_11_V_loa_2, i14 %flat_array_12_V_loa_2, i14 %flat_array_13_V_loa_2, i14 %flat_array_14_V_loa_2, i14 %flat_array_15_V_loa_2, i14 %flat_array_16_V_loa_2, i14 %flat_array_17_V_loa_2, i14 %flat_array_18_V_loa_2, i14 %flat_array_19_V_loa_2, i14 %flat_array_20_V_loa_2, i14 %flat_array_21_V_loa_2, i14 %flat_array_22_V_loa_2, i14 %flat_array_23_V_loa_2, i14 %flat_array_24_V_loa_2, i14 %flat_array_25_V_loa_2, i14 %flat_array_26_V_loa_2, i14 %flat_array_27_V_loa_2, i14 %flat_array_28_V_loa_2, i14 %flat_array_29_V_loa_2, i14 %flat_array_30_V_loa_2, i14 %flat_array_31_V_loa_2, i14 %flat_array_32_V_loa_2, i14 %flat_array_33_V_loa_2, i14 %flat_array_34_V_loa_2, i14 %flat_array_35_V_loa_2, i14 %flat_array_36_V_loa_2, i14 %flat_array_37_V_loa_2, i14 %flat_array_38_V_loa_2, i14 %flat_array_39_V_loa_2, i14 %flat_array_40_V_loa_2, i14 %flat_array_41_V_loa_2, i14 %flat_array_42_V_loa_2, i14 %flat_array_43_V_loa_2, i14 %flat_array_44_V_loa_2, i14 %flat_array_45_V_loa_2, i14 %flat_array_46_V_loa_2, i14 %flat_array_47_V_loa_2, i14 %flat_array_48_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i14 %flat_array_49_V_loa_2, i7 %zext_ln1116_39)

]]></Node>
<StgValue><ssdm name="phi_ln1116_33"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:20  %zext_ln1116_40 = zext i6 %tmp_55 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_40"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4394" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:21  %phi_ln1116_34 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_5_V_load_5, i14 %flat_array_6_V_load_5, i14 %flat_array_7_V_load_5, i14 %flat_array_8_V_load_5, i14 %flat_array_9_V_load_5, i14 %flat_array_10_V_loa_3, i14 %flat_array_11_V_loa_3, i14 %flat_array_12_V_loa_3, i14 %flat_array_13_V_loa_3, i14 %flat_array_14_V_loa_3, i14 %flat_array_15_V_loa_3, i14 %flat_array_16_V_loa_3, i14 %flat_array_17_V_loa_3, i14 %flat_array_18_V_loa_3, i14 %flat_array_19_V_loa_3, i14 %flat_array_20_V_loa_3, i14 %flat_array_21_V_loa_3, i14 %flat_array_22_V_loa_3, i14 %flat_array_23_V_loa_3, i14 %flat_array_24_V_loa_3, i14 %flat_array_25_V_loa_3, i14 %flat_array_26_V_loa_3, i14 %flat_array_27_V_loa_3, i14 %flat_array_28_V_loa_3, i14 %flat_array_29_V_loa_3, i14 %flat_array_30_V_loa_3, i14 %flat_array_31_V_loa_3, i14 %flat_array_32_V_loa_3, i14 %flat_array_33_V_loa_3, i14 %flat_array_34_V_loa_3, i14 %flat_array_35_V_loa_3, i14 %flat_array_36_V_loa_3, i14 %flat_array_37_V_loa_3, i14 %flat_array_38_V_loa_3, i14 %flat_array_39_V_loa_3, i14 %flat_array_40_V_loa_3, i14 %flat_array_41_V_loa_3, i14 %flat_array_42_V_loa_3, i14 %flat_array_43_V_loa_3, i14 %flat_array_44_V_loa_3, i14 %flat_array_45_V_loa_3, i14 %flat_array_46_V_loa_3, i14 %flat_array_47_V_loa_3, i14 %flat_array_48_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i14 %flat_array_49_V_loa_3, i7 %zext_ln1116_40)

]]></Node>
<StgValue><ssdm name="phi_ln1116_34"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1575" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:286  %and_ln781_1 = and i1 %and_ln416_1, %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="1576" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:287  %xor_ln785_4 = xor i1 %tmp_64, %and_ln416_1

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="1577" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:288  %or_ln785_1 = or i1 %tmp_62, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="1578" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:289  %xor_ln785_5 = xor i1 %tmp_54, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="1579" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:290  %and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="1580" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:292  %or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="1581" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:293  %xor_ln786_6 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="1582" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:294  %and_ln786_51 = and i1 %tmp_54, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_51"/></StgValue>
</operation>

<operation id="1583" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:295  %or_ln340_13 = or i1 %and_ln786_51, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="1584" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:296  %or_ln340_14 = or i1 %and_ln786_1, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="1585" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:297  %or_ln340_15 = or i1 %or_ln340_14, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="1586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="23" op_0_bw="14">
<![CDATA[
FLAT_LOOP:409  %sext_ln1192_4 = sext i14 %tmp_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="1587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="23" op_0_bw="9">
<![CDATA[
FLAT_LOOP:411  %sext_ln1192_5 = sext i9 %dense_1_weights_V_lo_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="1588" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:412  %mul_ln1192_2 = mul i23 %sext_ln1192_5, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1589" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:413  %select_ln340_15 = select i1 %or_ln340_13, i14 8191, i14 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="1590" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:414  %select_ln388_6 = select i1 %and_ln786_51, i14 -8192, i14 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="1591" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:415  %select_ln340_16 = select i1 %or_ln340_15, i14 %select_ln340_15, i14 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="1592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:416  %shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_16, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="1593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="23" op_0_bw="22">
<![CDATA[
FLAT_LOOP:417  %sext_ln728_2 = sext i22 %shl_ln728_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="1594" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:418  %add_ln1192_2 = add i23 %sext_ln728_2, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:419  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_2, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:420  %trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_2, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="1597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:421  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_2, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:422  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="14" op_0_bw="1">
<![CDATA[
FLAT_LOOP:423  %zext_ln415_2 = zext i1 %tmp_72 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="1600" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
FLAT_LOOP:424  %add_ln415_2 = add i14 %zext_ln415_2, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="1601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:425  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1602" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:426  %xor_ln416_11 = xor i1 %tmp_74, true

]]></Node>
<StgValue><ssdm name="xor_ln416_11"/></StgValue>
</operation>

<operation id="1603" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:427  %and_ln416_2 = and i1 %tmp_70, %xor_ln416_11

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="1604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:428  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:429  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_2, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:430  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_2, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1607" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:431  %xor_ln779_2 = xor i1 %tmp_80, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="1608" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:432  %xor_ln416_12 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="xor_ln416_12"/></StgValue>
</operation>

<operation id="1609" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:433  %or_ln416_10 = or i1 %tmp_74, %xor_ln416_12

]]></Node>
<StgValue><ssdm name="or_ln416_10"/></StgValue>
</operation>

<operation id="1610" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:434  %or_ln416_2 = or i1 %or_ln416_10, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="or_ln416_2"/></StgValue>
</operation>

<operation id="1611" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:435  %and_ln416_52 = and i1 %tmp_78, %or_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln416_52"/></StgValue>
</operation>

<operation id="1612" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:436  %and_ln781_2 = and i1 %and_ln416_2, %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="1613" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:437  %xor_ln785_6 = xor i1 %tmp_78, %and_ln416_2

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="1614" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:438  %or_ln785_2 = or i1 %tmp_76, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="1615" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:439  %xor_ln785_7 = xor i1 %tmp_68, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="1616" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:440  %and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="1617" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:441  %and_ln786_2 = and i1 %tmp_76, %and_ln416_52

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="1618" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:442  %or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="1619" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:443  %xor_ln786_7 = xor i1 %or_ln786_2, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="1620" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:444  %and_ln786_52 = and i1 %tmp_68, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_52"/></StgValue>
</operation>

<operation id="1621" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:445  %or_ln340_16 = or i1 %and_ln786_52, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="1622" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:446  %or_ln340_17 = or i1 %and_ln786_2, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="1623" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:447  %or_ln340_18 = or i1 %or_ln340_17, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="1624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="23" op_0_bw="14">
<![CDATA[
FLAT_LOOP:559  %sext_ln1192_6 = sext i14 %tmp_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="1625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="23" op_0_bw="9">
<![CDATA[
FLAT_LOOP:561  %sext_ln1192_7 = sext i9 %dense_1_weights_V_lo_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="1626" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:562  %mul_ln1192_3 = mul i23 %sext_ln1192_7, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1627" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:563  %select_ln340_17 = select i1 %or_ln340_16, i14 8191, i14 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="1628" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:564  %select_ln388_7 = select i1 %and_ln786_52, i14 -8192, i14 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="1629" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:565  %select_ln340_18 = select i1 %or_ln340_18, i14 %select_ln340_17, i14 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="1630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:566  %shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_18, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="1631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="23" op_0_bw="22">
<![CDATA[
FLAT_LOOP:567  %sext_ln728_3 = sext i22 %shl_ln728_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="1632" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:568  %add_ln1192_3 = add i23 %sext_ln728_3, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="1633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:569  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_3, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:570  %trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_3, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="1635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:571  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_3, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:572  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:579  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_3, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="6">
<![CDATA[
FLAT_LOOP:605  %zext_ln1116_11 = zext i6 %lshr_ln1116_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="1639" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:609  %flat_array_0_V_load_4 = load i14* %flat_array_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_4"/></StgValue>
</operation>

<operation id="1640" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:611  %flat_array_1_V_load_6 = load i14* %flat_array_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_6"/></StgValue>
</operation>

<operation id="1641" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:613  %flat_array_2_V_load_6 = load i14* %flat_array_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_6"/></StgValue>
</operation>

<operation id="1642" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:615  %flat_array_3_V_load_6 = load i14* %flat_array_3_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_6"/></StgValue>
</operation>

<operation id="1643" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:617  %flat_array_4_V_load_6 = load i14* %flat_array_4_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_6"/></StgValue>
</operation>

<operation id="1644" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:619  %flat_array_5_V_load_6 = load i14* %flat_array_5_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_6"/></StgValue>
</operation>

<operation id="1645" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:621  %flat_array_6_V_load_6 = load i14* %flat_array_6_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_6"/></StgValue>
</operation>

<operation id="1646" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:623  %flat_array_7_V_load_6 = load i14* %flat_array_7_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_6"/></StgValue>
</operation>

<operation id="1647" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:625  %flat_array_8_V_load_6 = load i14* %flat_array_8_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_6"/></StgValue>
</operation>

<operation id="1648" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:627  %flat_array_9_V_load_6 = load i14* %flat_array_9_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_6"/></StgValue>
</operation>

<operation id="1649" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:629  %flat_array_10_V_loa_4 = load i14* %flat_array_10_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_4"/></StgValue>
</operation>

<operation id="1650" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:631  %flat_array_11_V_loa_4 = load i14* %flat_array_11_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_4"/></StgValue>
</operation>

<operation id="1651" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:633  %flat_array_12_V_loa_4 = load i14* %flat_array_12_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_4"/></StgValue>
</operation>

<operation id="1652" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:635  %flat_array_13_V_loa_4 = load i14* %flat_array_13_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_4"/></StgValue>
</operation>

<operation id="1653" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:637  %flat_array_14_V_loa_4 = load i14* %flat_array_14_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_4"/></StgValue>
</operation>

<operation id="1654" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:639  %flat_array_15_V_loa_4 = load i14* %flat_array_15_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_4"/></StgValue>
</operation>

<operation id="1655" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:641  %flat_array_16_V_loa_4 = load i14* %flat_array_16_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_4"/></StgValue>
</operation>

<operation id="1656" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:643  %flat_array_17_V_loa_4 = load i14* %flat_array_17_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_4"/></StgValue>
</operation>

<operation id="1657" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:645  %flat_array_18_V_loa_4 = load i14* %flat_array_18_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_4"/></StgValue>
</operation>

<operation id="1658" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:647  %flat_array_19_V_loa_4 = load i14* %flat_array_19_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_4"/></StgValue>
</operation>

<operation id="1659" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:649  %flat_array_20_V_loa_4 = load i14* %flat_array_20_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_4"/></StgValue>
</operation>

<operation id="1660" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:651  %flat_array_21_V_loa_4 = load i14* %flat_array_21_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_4"/></StgValue>
</operation>

<operation id="1661" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:653  %flat_array_22_V_loa_4 = load i14* %flat_array_22_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_4"/></StgValue>
</operation>

<operation id="1662" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:655  %flat_array_23_V_loa_4 = load i14* %flat_array_23_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_4"/></StgValue>
</operation>

<operation id="1663" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:657  %flat_array_24_V_loa_4 = load i14* %flat_array_24_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_4"/></StgValue>
</operation>

<operation id="1664" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:659  %flat_array_25_V_loa_4 = load i14* %flat_array_25_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_4"/></StgValue>
</operation>

<operation id="1665" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:661  %flat_array_26_V_loa_4 = load i14* %flat_array_26_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_4"/></StgValue>
</operation>

<operation id="1666" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:663  %flat_array_27_V_loa_4 = load i14* %flat_array_27_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_4"/></StgValue>
</operation>

<operation id="1667" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:665  %flat_array_28_V_loa_4 = load i14* %flat_array_28_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_4"/></StgValue>
</operation>

<operation id="1668" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:667  %flat_array_29_V_loa_4 = load i14* %flat_array_29_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_4"/></StgValue>
</operation>

<operation id="1669" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:669  %flat_array_30_V_loa_4 = load i14* %flat_array_30_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_4"/></StgValue>
</operation>

<operation id="1670" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:671  %flat_array_31_V_loa_4 = load i14* %flat_array_31_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_4"/></StgValue>
</operation>

<operation id="1671" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:673  %flat_array_32_V_loa_4 = load i14* %flat_array_32_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_4"/></StgValue>
</operation>

<operation id="1672" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:675  %flat_array_33_V_loa_4 = load i14* %flat_array_33_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_4"/></StgValue>
</operation>

<operation id="1673" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:677  %flat_array_34_V_loa_4 = load i14* %flat_array_34_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_4"/></StgValue>
</operation>

<operation id="1674" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:679  %flat_array_35_V_loa_4 = load i14* %flat_array_35_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_4"/></StgValue>
</operation>

<operation id="1675" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:681  %flat_array_36_V_loa_4 = load i14* %flat_array_36_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_4"/></StgValue>
</operation>

<operation id="1676" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:683  %flat_array_37_V_loa_4 = load i14* %flat_array_37_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_4"/></StgValue>
</operation>

<operation id="1677" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:685  %flat_array_38_V_loa_4 = load i14* %flat_array_38_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_4"/></StgValue>
</operation>

<operation id="1678" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:687  %flat_array_39_V_loa_4 = load i14* %flat_array_39_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_4"/></StgValue>
</operation>

<operation id="1679" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:689  %flat_array_40_V_loa_4 = load i14* %flat_array_40_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_4"/></StgValue>
</operation>

<operation id="1680" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:691  %flat_array_41_V_loa_4 = load i14* %flat_array_41_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_4"/></StgValue>
</operation>

<operation id="1681" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:693  %flat_array_42_V_loa_4 = load i14* %flat_array_42_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_4"/></StgValue>
</operation>

<operation id="1682" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:695  %flat_array_43_V_loa_4 = load i14* %flat_array_43_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_4"/></StgValue>
</operation>

<operation id="1683" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:697  %flat_array_44_V_loa_4 = load i14* %flat_array_44_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_4"/></StgValue>
</operation>

<operation id="1684" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:699  %flat_array_45_V_loa_4 = load i14* %flat_array_45_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_4"/></StgValue>
</operation>

<operation id="1685" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:701  %flat_array_46_V_loa_4 = load i14* %flat_array_46_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_4"/></StgValue>
</operation>

<operation id="1686" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:703  %flat_array_47_V_loa_4 = load i14* %flat_array_47_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_4"/></StgValue>
</operation>

<operation id="1687" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:705  %flat_array_48_V_loa_4 = load i14* %flat_array_48_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_4"/></StgValue>
</operation>

<operation id="1688" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:707  %flat_array_49_V_loa_4 = load i14* %flat_array_49_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_4"/></StgValue>
</operation>

<operation id="1689" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="32">
<![CDATA[
FLAT_LOOP:708  %tmp_8 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i32(i14 %flat_array_0_V_load_4, i14 %flat_array_1_V_load_6, i14 %flat_array_2_V_load_6, i14 %flat_array_3_V_load_6, i14 %flat_array_4_V_load_6, i14 %flat_array_5_V_load_6, i14 %flat_array_6_V_load_6, i14 %flat_array_7_V_load_6, i14 %flat_array_8_V_load_6, i14 %flat_array_9_V_load_6, i14 %flat_array_10_V_loa_4, i14 %flat_array_11_V_loa_4, i14 %flat_array_12_V_loa_4, i14 %flat_array_13_V_loa_4, i14 %flat_array_14_V_loa_4, i14 %flat_array_15_V_loa_4, i14 %flat_array_16_V_loa_4, i14 %flat_array_17_V_loa_4, i14 %flat_array_18_V_loa_4, i14 %flat_array_19_V_loa_4, i14 %flat_array_20_V_loa_4, i14 %flat_array_21_V_loa_4, i14 %flat_array_22_V_loa_4, i14 %flat_array_23_V_loa_4, i14 %flat_array_24_V_loa_4, i14 %flat_array_25_V_loa_4, i14 %flat_array_26_V_loa_4, i14 %flat_array_27_V_loa_4, i14 %flat_array_28_V_loa_4, i14 %flat_array_29_V_loa_4, i14 %flat_array_30_V_loa_4, i14 %flat_array_31_V_loa_4, i14 %flat_array_32_V_loa_4, i14 %flat_array_33_V_loa_4, i14 %flat_array_34_V_loa_4, i14 %flat_array_35_V_loa_4, i14 %flat_array_36_V_loa_4, i14 %flat_array_37_V_loa_4, i14 %flat_array_38_V_loa_4, i14 %flat_array_39_V_loa_4, i14 %flat_array_40_V_loa_4, i14 %flat_array_41_V_loa_4, i14 %flat_array_42_V_loa_4, i14 %flat_array_43_V_loa_4, i14 %flat_array_44_V_loa_4, i14 %flat_array_45_V_loa_4, i14 %flat_array_46_V_loa_4, i14 %flat_array_47_V_loa_4, i14 %flat_array_48_V_loa_4, i14 %flat_array_49_V_loa_4, i32 %zext_ln1116_11)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1690" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:710  %dense_1_weights_V_lo_4 = load i9* %dense_1_weights_V_ad_4, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_4"/></StgValue>
</operation>

<operation id="1691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="6">
<![CDATA[
FLAT_LOOP:755  %zext_ln1116_12 = zext i6 %lshr_ln1116_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="1692" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:759  %flat_array_0_V_load_5 = load i14* %flat_array_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_5"/></StgValue>
</operation>

<operation id="1693" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:761  %flat_array_1_V_load_7 = load i14* %flat_array_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_7"/></StgValue>
</operation>

<operation id="1694" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:763  %flat_array_2_V_load_7 = load i14* %flat_array_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_7"/></StgValue>
</operation>

<operation id="1695" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:765  %flat_array_3_V_load_7 = load i14* %flat_array_3_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_7"/></StgValue>
</operation>

<operation id="1696" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:767  %flat_array_4_V_load_7 = load i14* %flat_array_4_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_7"/></StgValue>
</operation>

<operation id="1697" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:769  %flat_array_5_V_load_7 = load i14* %flat_array_5_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_7"/></StgValue>
</operation>

<operation id="1698" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:771  %flat_array_6_V_load_7 = load i14* %flat_array_6_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_7"/></StgValue>
</operation>

<operation id="1699" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:773  %flat_array_7_V_load_7 = load i14* %flat_array_7_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_7"/></StgValue>
</operation>

<operation id="1700" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:775  %flat_array_8_V_load_7 = load i14* %flat_array_8_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_7"/></StgValue>
</operation>

<operation id="1701" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:777  %flat_array_9_V_load_7 = load i14* %flat_array_9_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_7"/></StgValue>
</operation>

<operation id="1702" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:779  %flat_array_10_V_loa_5 = load i14* %flat_array_10_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_5"/></StgValue>
</operation>

<operation id="1703" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:781  %flat_array_11_V_loa_5 = load i14* %flat_array_11_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_5"/></StgValue>
</operation>

<operation id="1704" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:783  %flat_array_12_V_loa_5 = load i14* %flat_array_12_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_5"/></StgValue>
</operation>

<operation id="1705" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:785  %flat_array_13_V_loa_5 = load i14* %flat_array_13_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_5"/></StgValue>
</operation>

<operation id="1706" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:787  %flat_array_14_V_loa_5 = load i14* %flat_array_14_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_5"/></StgValue>
</operation>

<operation id="1707" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:789  %flat_array_15_V_loa_5 = load i14* %flat_array_15_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_5"/></StgValue>
</operation>

<operation id="1708" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:791  %flat_array_16_V_loa_5 = load i14* %flat_array_16_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_5"/></StgValue>
</operation>

<operation id="1709" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:793  %flat_array_17_V_loa_5 = load i14* %flat_array_17_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_5"/></StgValue>
</operation>

<operation id="1710" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:795  %flat_array_18_V_loa_5 = load i14* %flat_array_18_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_5"/></StgValue>
</operation>

<operation id="1711" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:797  %flat_array_19_V_loa_5 = load i14* %flat_array_19_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_5"/></StgValue>
</operation>

<operation id="1712" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:799  %flat_array_20_V_loa_5 = load i14* %flat_array_20_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_5"/></StgValue>
</operation>

<operation id="1713" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:801  %flat_array_21_V_loa_5 = load i14* %flat_array_21_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_5"/></StgValue>
</operation>

<operation id="1714" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:803  %flat_array_22_V_loa_5 = load i14* %flat_array_22_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_5"/></StgValue>
</operation>

<operation id="1715" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:805  %flat_array_23_V_loa_5 = load i14* %flat_array_23_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_5"/></StgValue>
</operation>

<operation id="1716" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:807  %flat_array_24_V_loa_5 = load i14* %flat_array_24_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_5"/></StgValue>
</operation>

<operation id="1717" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:809  %flat_array_25_V_loa_5 = load i14* %flat_array_25_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_5"/></StgValue>
</operation>

<operation id="1718" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:811  %flat_array_26_V_loa_5 = load i14* %flat_array_26_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_5"/></StgValue>
</operation>

<operation id="1719" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:813  %flat_array_27_V_loa_5 = load i14* %flat_array_27_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_5"/></StgValue>
</operation>

<operation id="1720" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:815  %flat_array_28_V_loa_5 = load i14* %flat_array_28_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_5"/></StgValue>
</operation>

<operation id="1721" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:817  %flat_array_29_V_loa_5 = load i14* %flat_array_29_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_5"/></StgValue>
</operation>

<operation id="1722" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:819  %flat_array_30_V_loa_5 = load i14* %flat_array_30_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_5"/></StgValue>
</operation>

<operation id="1723" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:821  %flat_array_31_V_loa_5 = load i14* %flat_array_31_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_5"/></StgValue>
</operation>

<operation id="1724" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:823  %flat_array_32_V_loa_5 = load i14* %flat_array_32_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_5"/></StgValue>
</operation>

<operation id="1725" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:825  %flat_array_33_V_loa_5 = load i14* %flat_array_33_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_5"/></StgValue>
</operation>

<operation id="1726" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:827  %flat_array_34_V_loa_5 = load i14* %flat_array_34_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_5"/></StgValue>
</operation>

<operation id="1727" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:829  %flat_array_35_V_loa_5 = load i14* %flat_array_35_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_5"/></StgValue>
</operation>

<operation id="1728" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:831  %flat_array_36_V_loa_5 = load i14* %flat_array_36_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_5"/></StgValue>
</operation>

<operation id="1729" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:833  %flat_array_37_V_loa_5 = load i14* %flat_array_37_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_5"/></StgValue>
</operation>

<operation id="1730" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:835  %flat_array_38_V_loa_5 = load i14* %flat_array_38_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_5"/></StgValue>
</operation>

<operation id="1731" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:837  %flat_array_39_V_loa_5 = load i14* %flat_array_39_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_5"/></StgValue>
</operation>

<operation id="1732" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:839  %flat_array_40_V_loa_5 = load i14* %flat_array_40_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_5"/></StgValue>
</operation>

<operation id="1733" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:841  %flat_array_41_V_loa_5 = load i14* %flat_array_41_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_5"/></StgValue>
</operation>

<operation id="1734" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:843  %flat_array_42_V_loa_5 = load i14* %flat_array_42_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_5"/></StgValue>
</operation>

<operation id="1735" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:845  %flat_array_43_V_loa_5 = load i14* %flat_array_43_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_5"/></StgValue>
</operation>

<operation id="1736" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:847  %flat_array_44_V_loa_5 = load i14* %flat_array_44_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_5"/></StgValue>
</operation>

<operation id="1737" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:849  %flat_array_45_V_loa_5 = load i14* %flat_array_45_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_5"/></StgValue>
</operation>

<operation id="1738" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:851  %flat_array_46_V_loa_5 = load i14* %flat_array_46_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_5"/></StgValue>
</operation>

<operation id="1739" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:853  %flat_array_47_V_loa_5 = load i14* %flat_array_47_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_5"/></StgValue>
</operation>

<operation id="1740" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:855  %flat_array_48_V_loa_5 = load i14* %flat_array_48_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_5"/></StgValue>
</operation>

<operation id="1741" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:857  %flat_array_49_V_loa_5 = load i14* %flat_array_49_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_5"/></StgValue>
</operation>

<operation id="1742" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="32">
<![CDATA[
FLAT_LOOP:858  %tmp_5 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i32(i14 %flat_array_0_V_load_5, i14 %flat_array_1_V_load_7, i14 %flat_array_2_V_load_7, i14 %flat_array_3_V_load_7, i14 %flat_array_4_V_load_7, i14 %flat_array_5_V_load_7, i14 %flat_array_6_V_load_7, i14 %flat_array_7_V_load_7, i14 %flat_array_8_V_load_7, i14 %flat_array_9_V_load_7, i14 %flat_array_10_V_loa_5, i14 %flat_array_11_V_loa_5, i14 %flat_array_12_V_loa_5, i14 %flat_array_13_V_loa_5, i14 %flat_array_14_V_loa_5, i14 %flat_array_15_V_loa_5, i14 %flat_array_16_V_loa_5, i14 %flat_array_17_V_loa_5, i14 %flat_array_18_V_loa_5, i14 %flat_array_19_V_loa_5, i14 %flat_array_20_V_loa_5, i14 %flat_array_21_V_loa_5, i14 %flat_array_22_V_loa_5, i14 %flat_array_23_V_loa_5, i14 %flat_array_24_V_loa_5, i14 %flat_array_25_V_loa_5, i14 %flat_array_26_V_loa_5, i14 %flat_array_27_V_loa_5, i14 %flat_array_28_V_loa_5, i14 %flat_array_29_V_loa_5, i14 %flat_array_30_V_loa_5, i14 %flat_array_31_V_loa_5, i14 %flat_array_32_V_loa_5, i14 %flat_array_33_V_loa_5, i14 %flat_array_34_V_loa_5, i14 %flat_array_35_V_loa_5, i14 %flat_array_36_V_loa_5, i14 %flat_array_37_V_loa_5, i14 %flat_array_38_V_loa_5, i14 %flat_array_39_V_loa_5, i14 %flat_array_40_V_loa_5, i14 %flat_array_41_V_loa_5, i14 %flat_array_42_V_loa_5, i14 %flat_array_43_V_loa_5, i14 %flat_array_44_V_loa_5, i14 %flat_array_45_V_loa_5, i14 %flat_array_46_V_loa_5, i14 %flat_array_47_V_loa_5, i14 %flat_array_48_V_loa_5, i14 %flat_array_49_V_loa_5, i32 %zext_ln1116_12)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1743" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:860  %dense_1_weights_V_lo_5 = load i9* %dense_1_weights_V_ad_5, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_5"/></StgValue>
</operation>

<operation id="1744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:902  %zext_ln1117_14 = zext i15 %add_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_14"/></StgValue>
</operation>

<operation id="1745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:903  %dense_1_weights_V_ad_6 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_6"/></StgValue>
</operation>

<operation id="1746" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
FLAT_LOOP:906  %add_ln1116_3 = add i3 -2, %trunc_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116_3"/></StgValue>
</operation>

<operation id="1747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="3">
<![CDATA[
FLAT_LOOP:907  %zext_ln1116_6 = zext i3 %add_ln1116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="1748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:908  %flat_array_0_V_addr_6 = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr_6"/></StgValue>
</operation>

<operation id="1749" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:909  %flat_array_0_V_load_6 = load i14* %flat_array_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_6"/></StgValue>
</operation>

<operation id="1750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:910  %flat_array_1_V_addr_6 = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_1_V_addr_6"/></StgValue>
</operation>

<operation id="1751" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:911  %flat_array_1_V_load_8 = load i14* %flat_array_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_8"/></StgValue>
</operation>

<operation id="1752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:912  %flat_array_2_V_addr_6 = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_2_V_addr_6"/></StgValue>
</operation>

<operation id="1753" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:913  %flat_array_2_V_load_10 = load i14* %flat_array_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_10"/></StgValue>
</operation>

<operation id="1754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:914  %flat_array_3_V_addr_6 = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_3_V_addr_6"/></StgValue>
</operation>

<operation id="1755" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:915  %flat_array_3_V_load_10 = load i14* %flat_array_3_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_10"/></StgValue>
</operation>

<operation id="1756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:916  %flat_array_4_V_addr_6 = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_4_V_addr_6"/></StgValue>
</operation>

<operation id="1757" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:917  %flat_array_4_V_load_10 = load i14* %flat_array_4_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_10"/></StgValue>
</operation>

<operation id="1758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:918  %flat_array_5_V_addr_6 = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_5_V_addr_6"/></StgValue>
</operation>

<operation id="1759" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:919  %flat_array_5_V_load_10 = load i14* %flat_array_5_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_10"/></StgValue>
</operation>

<operation id="1760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:920  %flat_array_6_V_addr_6 = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_6_V_addr_6"/></StgValue>
</operation>

<operation id="1761" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:921  %flat_array_6_V_load_10 = load i14* %flat_array_6_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_10"/></StgValue>
</operation>

<operation id="1762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:922  %flat_array_7_V_addr_6 = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_7_V_addr_6"/></StgValue>
</operation>

<operation id="1763" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:923  %flat_array_7_V_load_10 = load i14* %flat_array_7_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_10"/></StgValue>
</operation>

<operation id="1764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:924  %flat_array_8_V_addr_6 = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_8_V_addr_6"/></StgValue>
</operation>

<operation id="1765" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:925  %flat_array_8_V_load_10 = load i14* %flat_array_8_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_10"/></StgValue>
</operation>

<operation id="1766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:926  %flat_array_9_V_addr_6 = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_9_V_addr_6"/></StgValue>
</operation>

<operation id="1767" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:927  %flat_array_9_V_load_10 = load i14* %flat_array_9_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_10"/></StgValue>
</operation>

<operation id="1768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:928  %flat_array_10_V_add_6 = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_10_V_add_6"/></StgValue>
</operation>

<operation id="1769" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:929  %flat_array_10_V_loa_6 = load i14* %flat_array_10_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_6"/></StgValue>
</operation>

<operation id="1770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:930  %flat_array_11_V_add_6 = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_11_V_add_6"/></StgValue>
</operation>

<operation id="1771" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:931  %flat_array_11_V_loa_6 = load i14* %flat_array_11_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_6"/></StgValue>
</operation>

<operation id="1772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:932  %flat_array_12_V_add_6 = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_12_V_add_6"/></StgValue>
</operation>

<operation id="1773" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:933  %flat_array_12_V_loa_6 = load i14* %flat_array_12_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_6"/></StgValue>
</operation>

<operation id="1774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:934  %flat_array_13_V_add_6 = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_13_V_add_6"/></StgValue>
</operation>

<operation id="1775" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:935  %flat_array_13_V_loa_6 = load i14* %flat_array_13_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_6"/></StgValue>
</operation>

<operation id="1776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:936  %flat_array_14_V_add_6 = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_14_V_add_6"/></StgValue>
</operation>

<operation id="1777" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:937  %flat_array_14_V_loa_6 = load i14* %flat_array_14_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_6"/></StgValue>
</operation>

<operation id="1778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:938  %flat_array_15_V_add_6 = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_15_V_add_6"/></StgValue>
</operation>

<operation id="1779" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:939  %flat_array_15_V_loa_6 = load i14* %flat_array_15_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_6"/></StgValue>
</operation>

<operation id="1780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:940  %flat_array_16_V_add_6 = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_16_V_add_6"/></StgValue>
</operation>

<operation id="1781" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:941  %flat_array_16_V_loa_6 = load i14* %flat_array_16_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_6"/></StgValue>
</operation>

<operation id="1782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:942  %flat_array_17_V_add_6 = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_17_V_add_6"/></StgValue>
</operation>

<operation id="1783" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:943  %flat_array_17_V_loa_6 = load i14* %flat_array_17_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_6"/></StgValue>
</operation>

<operation id="1784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:944  %flat_array_18_V_add_6 = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_18_V_add_6"/></StgValue>
</operation>

<operation id="1785" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:945  %flat_array_18_V_loa_6 = load i14* %flat_array_18_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_6"/></StgValue>
</operation>

<operation id="1786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:946  %flat_array_19_V_add_6 = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_19_V_add_6"/></StgValue>
</operation>

<operation id="1787" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:947  %flat_array_19_V_loa_6 = load i14* %flat_array_19_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_6"/></StgValue>
</operation>

<operation id="1788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:948  %flat_array_20_V_add_6 = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_20_V_add_6"/></StgValue>
</operation>

<operation id="1789" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:949  %flat_array_20_V_loa_6 = load i14* %flat_array_20_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_6"/></StgValue>
</operation>

<operation id="1790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:950  %flat_array_21_V_add_6 = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_21_V_add_6"/></StgValue>
</operation>

<operation id="1791" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:951  %flat_array_21_V_loa_6 = load i14* %flat_array_21_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_6"/></StgValue>
</operation>

<operation id="1792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:952  %flat_array_22_V_add_6 = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_22_V_add_6"/></StgValue>
</operation>

<operation id="1793" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:953  %flat_array_22_V_loa_6 = load i14* %flat_array_22_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_6"/></StgValue>
</operation>

<operation id="1794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:954  %flat_array_23_V_add_6 = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_23_V_add_6"/></StgValue>
</operation>

<operation id="1795" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:955  %flat_array_23_V_loa_6 = load i14* %flat_array_23_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_6"/></StgValue>
</operation>

<operation id="1796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:956  %flat_array_24_V_add_6 = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_24_V_add_6"/></StgValue>
</operation>

<operation id="1797" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:957  %flat_array_24_V_loa_6 = load i14* %flat_array_24_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_6"/></StgValue>
</operation>

<operation id="1798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:958  %flat_array_25_V_add_6 = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_25_V_add_6"/></StgValue>
</operation>

<operation id="1799" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:959  %flat_array_25_V_loa_6 = load i14* %flat_array_25_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_6"/></StgValue>
</operation>

<operation id="1800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:960  %flat_array_26_V_add_6 = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_26_V_add_6"/></StgValue>
</operation>

<operation id="1801" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:961  %flat_array_26_V_loa_6 = load i14* %flat_array_26_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_6"/></StgValue>
</operation>

<operation id="1802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:962  %flat_array_27_V_add_6 = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_27_V_add_6"/></StgValue>
</operation>

<operation id="1803" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:963  %flat_array_27_V_loa_6 = load i14* %flat_array_27_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_6"/></StgValue>
</operation>

<operation id="1804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:964  %flat_array_28_V_add_6 = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_28_V_add_6"/></StgValue>
</operation>

<operation id="1805" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:965  %flat_array_28_V_loa_6 = load i14* %flat_array_28_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_6"/></StgValue>
</operation>

<operation id="1806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:966  %flat_array_29_V_add_6 = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_29_V_add_6"/></StgValue>
</operation>

<operation id="1807" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:967  %flat_array_29_V_loa_6 = load i14* %flat_array_29_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_6"/></StgValue>
</operation>

<operation id="1808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:968  %flat_array_30_V_add_6 = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_30_V_add_6"/></StgValue>
</operation>

<operation id="1809" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:969  %flat_array_30_V_loa_6 = load i14* %flat_array_30_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_6"/></StgValue>
</operation>

<operation id="1810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:970  %flat_array_31_V_add_6 = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_31_V_add_6"/></StgValue>
</operation>

<operation id="1811" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:971  %flat_array_31_V_loa_6 = load i14* %flat_array_31_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_6"/></StgValue>
</operation>

<operation id="1812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:972  %flat_array_32_V_add_6 = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_32_V_add_6"/></StgValue>
</operation>

<operation id="1813" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:973  %flat_array_32_V_loa_6 = load i14* %flat_array_32_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_6"/></StgValue>
</operation>

<operation id="1814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:974  %flat_array_33_V_add_6 = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_33_V_add_6"/></StgValue>
</operation>

<operation id="1815" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:975  %flat_array_33_V_loa_6 = load i14* %flat_array_33_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_6"/></StgValue>
</operation>

<operation id="1816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:976  %flat_array_34_V_add_6 = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_34_V_add_6"/></StgValue>
</operation>

<operation id="1817" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:977  %flat_array_34_V_loa_6 = load i14* %flat_array_34_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_6"/></StgValue>
</operation>

<operation id="1818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:978  %flat_array_35_V_add_6 = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_35_V_add_6"/></StgValue>
</operation>

<operation id="1819" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:979  %flat_array_35_V_loa_6 = load i14* %flat_array_35_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_6"/></StgValue>
</operation>

<operation id="1820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:980  %flat_array_36_V_add_6 = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_36_V_add_6"/></StgValue>
</operation>

<operation id="1821" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:981  %flat_array_36_V_loa_6 = load i14* %flat_array_36_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_6"/></StgValue>
</operation>

<operation id="1822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:982  %flat_array_37_V_add_6 = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_37_V_add_6"/></StgValue>
</operation>

<operation id="1823" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:983  %flat_array_37_V_loa_6 = load i14* %flat_array_37_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_6"/></StgValue>
</operation>

<operation id="1824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:984  %flat_array_38_V_add_6 = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_38_V_add_6"/></StgValue>
</operation>

<operation id="1825" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:985  %flat_array_38_V_loa_6 = load i14* %flat_array_38_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_6"/></StgValue>
</operation>

<operation id="1826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:986  %flat_array_39_V_add_6 = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_39_V_add_6"/></StgValue>
</operation>

<operation id="1827" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:987  %flat_array_39_V_loa_6 = load i14* %flat_array_39_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_6"/></StgValue>
</operation>

<operation id="1828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:988  %flat_array_40_V_add_6 = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_40_V_add_6"/></StgValue>
</operation>

<operation id="1829" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:989  %flat_array_40_V_loa_6 = load i14* %flat_array_40_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_6"/></StgValue>
</operation>

<operation id="1830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:990  %flat_array_41_V_add_6 = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_41_V_add_6"/></StgValue>
</operation>

<operation id="1831" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:991  %flat_array_41_V_loa_6 = load i14* %flat_array_41_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_6"/></StgValue>
</operation>

<operation id="1832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:992  %flat_array_42_V_add_6 = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_42_V_add_6"/></StgValue>
</operation>

<operation id="1833" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:993  %flat_array_42_V_loa_6 = load i14* %flat_array_42_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_6"/></StgValue>
</operation>

<operation id="1834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:994  %flat_array_43_V_add_6 = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_43_V_add_6"/></StgValue>
</operation>

<operation id="1835" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:995  %flat_array_43_V_loa_6 = load i14* %flat_array_43_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_6"/></StgValue>
</operation>

<operation id="1836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:996  %flat_array_44_V_add_6 = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_44_V_add_6"/></StgValue>
</operation>

<operation id="1837" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:997  %flat_array_44_V_loa_6 = load i14* %flat_array_44_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_6"/></StgValue>
</operation>

<operation id="1838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:998  %flat_array_45_V_add_6 = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_45_V_add_6"/></StgValue>
</operation>

<operation id="1839" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:999  %flat_array_45_V_loa_6 = load i14* %flat_array_45_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_6"/></StgValue>
</operation>

<operation id="1840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1000  %flat_array_46_V_add_6 = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_46_V_add_6"/></StgValue>
</operation>

<operation id="1841" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1001  %flat_array_46_V_loa_6 = load i14* %flat_array_46_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_6"/></StgValue>
</operation>

<operation id="1842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1002  %flat_array_47_V_add_6 = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_47_V_add_6"/></StgValue>
</operation>

<operation id="1843" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1003  %flat_array_47_V_loa_6 = load i14* %flat_array_47_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_6"/></StgValue>
</operation>

<operation id="1844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1004  %flat_array_48_V_add_6 = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_48_V_add_6"/></StgValue>
</operation>

<operation id="1845" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1005  %flat_array_48_V_loa_6 = load i14* %flat_array_48_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_6"/></StgValue>
</operation>

<operation id="1846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1006  %flat_array_49_V_add_6 = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="flat_array_49_V_add_6"/></StgValue>
</operation>

<operation id="1847" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1007  %flat_array_49_V_loa_6 = load i14* %flat_array_49_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_6"/></StgValue>
</operation>

<operation id="1848" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:1010  %dense_1_weights_V_lo_6 = load i9* %dense_1_weights_V_ad_6, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_6"/></StgValue>
</operation>

<operation id="1849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:1052  %zext_ln1117_16 = zext i15 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_16"/></StgValue>
</operation>

<operation id="1850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1053  %dense_1_weights_V_ad_7 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_7"/></StgValue>
</operation>

<operation id="1851" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
FLAT_LOOP:1056  %add_ln1116_4 = add i3 -1, %trunc_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116_4"/></StgValue>
</operation>

<operation id="1852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1057  %zext_ln1116_7 = zext i3 %add_ln1116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="1853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1058  %flat_array_0_V_addr_7 = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr_7"/></StgValue>
</operation>

<operation id="1854" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1059  %flat_array_0_V_load_7 = load i14* %flat_array_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_7"/></StgValue>
</operation>

<operation id="1855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1060  %flat_array_1_V_addr_7 = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_1_V_addr_7"/></StgValue>
</operation>

<operation id="1856" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1061  %flat_array_1_V_load_9 = load i14* %flat_array_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_9"/></StgValue>
</operation>

<operation id="1857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1062  %flat_array_2_V_addr_7 = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_2_V_addr_7"/></StgValue>
</operation>

<operation id="1858" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1063  %flat_array_2_V_load_11 = load i14* %flat_array_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_11"/></StgValue>
</operation>

<operation id="1859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1064  %flat_array_3_V_addr_7 = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_3_V_addr_7"/></StgValue>
</operation>

<operation id="1860" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1065  %flat_array_3_V_load_11 = load i14* %flat_array_3_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_11"/></StgValue>
</operation>

<operation id="1861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1066  %flat_array_4_V_addr_7 = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_4_V_addr_7"/></StgValue>
</operation>

<operation id="1862" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1067  %flat_array_4_V_load_11 = load i14* %flat_array_4_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_11"/></StgValue>
</operation>

<operation id="1863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1068  %flat_array_5_V_addr_7 = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_5_V_addr_7"/></StgValue>
</operation>

<operation id="1864" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1069  %flat_array_5_V_load_11 = load i14* %flat_array_5_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_11"/></StgValue>
</operation>

<operation id="1865" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1070  %flat_array_6_V_addr_7 = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_6_V_addr_7"/></StgValue>
</operation>

<operation id="1866" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1071  %flat_array_6_V_load_11 = load i14* %flat_array_6_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_11"/></StgValue>
</operation>

<operation id="1867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1072  %flat_array_7_V_addr_7 = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_7_V_addr_7"/></StgValue>
</operation>

<operation id="1868" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1073  %flat_array_7_V_load_11 = load i14* %flat_array_7_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_11"/></StgValue>
</operation>

<operation id="1869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1074  %flat_array_8_V_addr_7 = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_8_V_addr_7"/></StgValue>
</operation>

<operation id="1870" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1075  %flat_array_8_V_load_11 = load i14* %flat_array_8_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_11"/></StgValue>
</operation>

<operation id="1871" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1076  %flat_array_9_V_addr_7 = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_9_V_addr_7"/></StgValue>
</operation>

<operation id="1872" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1077  %flat_array_9_V_load_11 = load i14* %flat_array_9_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_11"/></StgValue>
</operation>

<operation id="1873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1078  %flat_array_10_V_add_7 = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_10_V_add_7"/></StgValue>
</operation>

<operation id="1874" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1079  %flat_array_10_V_loa_7 = load i14* %flat_array_10_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_7"/></StgValue>
</operation>

<operation id="1875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1080  %flat_array_11_V_add_7 = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_11_V_add_7"/></StgValue>
</operation>

<operation id="1876" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1081  %flat_array_11_V_loa_7 = load i14* %flat_array_11_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_7"/></StgValue>
</operation>

<operation id="1877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1082  %flat_array_12_V_add_7 = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_12_V_add_7"/></StgValue>
</operation>

<operation id="1878" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1083  %flat_array_12_V_loa_7 = load i14* %flat_array_12_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_7"/></StgValue>
</operation>

<operation id="1879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1084  %flat_array_13_V_add_7 = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_13_V_add_7"/></StgValue>
</operation>

<operation id="1880" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1085  %flat_array_13_V_loa_7 = load i14* %flat_array_13_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_7"/></StgValue>
</operation>

<operation id="1881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1086  %flat_array_14_V_add_7 = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_14_V_add_7"/></StgValue>
</operation>

<operation id="1882" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1087  %flat_array_14_V_loa_7 = load i14* %flat_array_14_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_7"/></StgValue>
</operation>

<operation id="1883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1088  %flat_array_15_V_add_7 = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_15_V_add_7"/></StgValue>
</operation>

<operation id="1884" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1089  %flat_array_15_V_loa_7 = load i14* %flat_array_15_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_7"/></StgValue>
</operation>

<operation id="1885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1090  %flat_array_16_V_add_7 = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_16_V_add_7"/></StgValue>
</operation>

<operation id="1886" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1091  %flat_array_16_V_loa_7 = load i14* %flat_array_16_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_7"/></StgValue>
</operation>

<operation id="1887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1092  %flat_array_17_V_add_7 = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_17_V_add_7"/></StgValue>
</operation>

<operation id="1888" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1093  %flat_array_17_V_loa_7 = load i14* %flat_array_17_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_7"/></StgValue>
</operation>

<operation id="1889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1094  %flat_array_18_V_add_7 = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_18_V_add_7"/></StgValue>
</operation>

<operation id="1890" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1095  %flat_array_18_V_loa_7 = load i14* %flat_array_18_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_7"/></StgValue>
</operation>

<operation id="1891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1096  %flat_array_19_V_add_7 = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_19_V_add_7"/></StgValue>
</operation>

<operation id="1892" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1097  %flat_array_19_V_loa_7 = load i14* %flat_array_19_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_7"/></StgValue>
</operation>

<operation id="1893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1098  %flat_array_20_V_add_7 = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_20_V_add_7"/></StgValue>
</operation>

<operation id="1894" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1099  %flat_array_20_V_loa_7 = load i14* %flat_array_20_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_7"/></StgValue>
</operation>

<operation id="1895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1100  %flat_array_21_V_add_7 = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_21_V_add_7"/></StgValue>
</operation>

<operation id="1896" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1101  %flat_array_21_V_loa_7 = load i14* %flat_array_21_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_7"/></StgValue>
</operation>

<operation id="1897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1102  %flat_array_22_V_add_7 = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_22_V_add_7"/></StgValue>
</operation>

<operation id="1898" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1103  %flat_array_22_V_loa_7 = load i14* %flat_array_22_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_7"/></StgValue>
</operation>

<operation id="1899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1104  %flat_array_23_V_add_7 = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_23_V_add_7"/></StgValue>
</operation>

<operation id="1900" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1105  %flat_array_23_V_loa_7 = load i14* %flat_array_23_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_7"/></StgValue>
</operation>

<operation id="1901" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1106  %flat_array_24_V_add_7 = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_24_V_add_7"/></StgValue>
</operation>

<operation id="1902" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1107  %flat_array_24_V_loa_7 = load i14* %flat_array_24_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_7"/></StgValue>
</operation>

<operation id="1903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1108  %flat_array_25_V_add_7 = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_25_V_add_7"/></StgValue>
</operation>

<operation id="1904" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1109  %flat_array_25_V_loa_7 = load i14* %flat_array_25_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_7"/></StgValue>
</operation>

<operation id="1905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1110  %flat_array_26_V_add_7 = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_26_V_add_7"/></StgValue>
</operation>

<operation id="1906" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1111  %flat_array_26_V_loa_7 = load i14* %flat_array_26_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_7"/></StgValue>
</operation>

<operation id="1907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1112  %flat_array_27_V_add_7 = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_27_V_add_7"/></StgValue>
</operation>

<operation id="1908" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1113  %flat_array_27_V_loa_7 = load i14* %flat_array_27_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_7"/></StgValue>
</operation>

<operation id="1909" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1114  %flat_array_28_V_add_7 = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_28_V_add_7"/></StgValue>
</operation>

<operation id="1910" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1115  %flat_array_28_V_loa_7 = load i14* %flat_array_28_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_7"/></StgValue>
</operation>

<operation id="1911" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1116  %flat_array_29_V_add_7 = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_29_V_add_7"/></StgValue>
</operation>

<operation id="1912" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1117  %flat_array_29_V_loa_7 = load i14* %flat_array_29_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_7"/></StgValue>
</operation>

<operation id="1913" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1118  %flat_array_30_V_add_7 = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_30_V_add_7"/></StgValue>
</operation>

<operation id="1914" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1119  %flat_array_30_V_loa_7 = load i14* %flat_array_30_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_7"/></StgValue>
</operation>

<operation id="1915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1120  %flat_array_31_V_add_7 = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_31_V_add_7"/></StgValue>
</operation>

<operation id="1916" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1121  %flat_array_31_V_loa_7 = load i14* %flat_array_31_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_7"/></StgValue>
</operation>

<operation id="1917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1122  %flat_array_32_V_add_7 = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_32_V_add_7"/></StgValue>
</operation>

<operation id="1918" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1123  %flat_array_32_V_loa_7 = load i14* %flat_array_32_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_7"/></StgValue>
</operation>

<operation id="1919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1124  %flat_array_33_V_add_7 = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_33_V_add_7"/></StgValue>
</operation>

<operation id="1920" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1125  %flat_array_33_V_loa_7 = load i14* %flat_array_33_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_7"/></StgValue>
</operation>

<operation id="1921" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1126  %flat_array_34_V_add_7 = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_34_V_add_7"/></StgValue>
</operation>

<operation id="1922" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1127  %flat_array_34_V_loa_7 = load i14* %flat_array_34_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_7"/></StgValue>
</operation>

<operation id="1923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1128  %flat_array_35_V_add_7 = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_35_V_add_7"/></StgValue>
</operation>

<operation id="1924" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1129  %flat_array_35_V_loa_7 = load i14* %flat_array_35_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_7"/></StgValue>
</operation>

<operation id="1925" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1130  %flat_array_36_V_add_7 = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_36_V_add_7"/></StgValue>
</operation>

<operation id="1926" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1131  %flat_array_36_V_loa_7 = load i14* %flat_array_36_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_7"/></StgValue>
</operation>

<operation id="1927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1132  %flat_array_37_V_add_7 = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_37_V_add_7"/></StgValue>
</operation>

<operation id="1928" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1133  %flat_array_37_V_loa_7 = load i14* %flat_array_37_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_7"/></StgValue>
</operation>

<operation id="1929" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1134  %flat_array_38_V_add_7 = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_38_V_add_7"/></StgValue>
</operation>

<operation id="1930" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1135  %flat_array_38_V_loa_7 = load i14* %flat_array_38_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_7"/></StgValue>
</operation>

<operation id="1931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1136  %flat_array_39_V_add_7 = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_39_V_add_7"/></StgValue>
</operation>

<operation id="1932" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1137  %flat_array_39_V_loa_7 = load i14* %flat_array_39_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_7"/></StgValue>
</operation>

<operation id="1933" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1138  %flat_array_40_V_add_7 = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_40_V_add_7"/></StgValue>
</operation>

<operation id="1934" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1139  %flat_array_40_V_loa_7 = load i14* %flat_array_40_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_7"/></StgValue>
</operation>

<operation id="1935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1140  %flat_array_41_V_add_7 = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_41_V_add_7"/></StgValue>
</operation>

<operation id="1936" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1141  %flat_array_41_V_loa_7 = load i14* %flat_array_41_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_7"/></StgValue>
</operation>

<operation id="1937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1142  %flat_array_42_V_add_7 = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_42_V_add_7"/></StgValue>
</operation>

<operation id="1938" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1143  %flat_array_42_V_loa_7 = load i14* %flat_array_42_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_7"/></StgValue>
</operation>

<operation id="1939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1144  %flat_array_43_V_add_7 = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_43_V_add_7"/></StgValue>
</operation>

<operation id="1940" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1145  %flat_array_43_V_loa_7 = load i14* %flat_array_43_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_7"/></StgValue>
</operation>

<operation id="1941" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1146  %flat_array_44_V_add_7 = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_44_V_add_7"/></StgValue>
</operation>

<operation id="1942" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1147  %flat_array_44_V_loa_7 = load i14* %flat_array_44_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_7"/></StgValue>
</operation>

<operation id="1943" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1148  %flat_array_45_V_add_7 = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_45_V_add_7"/></StgValue>
</operation>

<operation id="1944" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1149  %flat_array_45_V_loa_7 = load i14* %flat_array_45_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_7"/></StgValue>
</operation>

<operation id="1945" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1150  %flat_array_46_V_add_7 = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_46_V_add_7"/></StgValue>
</operation>

<operation id="1946" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1151  %flat_array_46_V_loa_7 = load i14* %flat_array_46_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_7"/></StgValue>
</operation>

<operation id="1947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1152  %flat_array_47_V_add_7 = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_47_V_add_7"/></StgValue>
</operation>

<operation id="1948" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1153  %flat_array_47_V_loa_7 = load i14* %flat_array_47_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_7"/></StgValue>
</operation>

<operation id="1949" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1154  %flat_array_48_V_add_7 = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_48_V_add_7"/></StgValue>
</operation>

<operation id="1950" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1155  %flat_array_48_V_loa_7 = load i14* %flat_array_48_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_7"/></StgValue>
</operation>

<operation id="1951" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1156  %flat_array_49_V_add_7 = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="flat_array_49_V_add_7"/></StgValue>
</operation>

<operation id="1952" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1157  %flat_array_49_V_loa_7 = load i14* %flat_array_49_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_7"/></StgValue>
</operation>

<operation id="1953" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:1160  %dense_1_weights_V_lo_7 = load i9* %dense_1_weights_V_ad_7, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_7"/></StgValue>
</operation>

<operation id="1954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:20  %zext_ln1116_17 = zext i6 %tmp_15 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_17"/></StgValue>
</operation>

<operation id="1955" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:21  %phi_ln1116_4 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_4, i14 %flat_array_1_V_load_6, i14 %flat_array_2_V_load_6, i14 %flat_array_3_V_load_6, i14 %flat_array_4_V_load_6, i14 %flat_array_5_V_load_6, i14 %flat_array_6_V_load_6, i14 %flat_array_7_V_load_6, i14 %flat_array_8_V_load_6, i14 %flat_array_9_V_load_6, i14 %flat_array_10_V_loa_4, i14 %flat_array_11_V_loa_4, i14 %flat_array_12_V_loa_4, i14 %flat_array_13_V_loa_4, i14 %flat_array_14_V_loa_4, i14 %flat_array_15_V_loa_4, i14 %flat_array_16_V_loa_4, i14 %flat_array_17_V_loa_4, i14 %flat_array_18_V_loa_4, i14 %flat_array_19_V_loa_4, i14 %flat_array_20_V_loa_4, i14 %flat_array_21_V_loa_4, i14 %flat_array_22_V_loa_4, i14 %flat_array_23_V_loa_4, i14 %flat_array_24_V_loa_4, i14 %flat_array_25_V_loa_4, i14 %flat_array_26_V_loa_4, i14 %flat_array_27_V_loa_4, i14 %flat_array_28_V_loa_4, i14 %flat_array_29_V_loa_4, i14 %flat_array_30_V_loa_4, i14 %flat_array_31_V_loa_4, i14 %flat_array_32_V_loa_4, i14 %flat_array_33_V_loa_4, i14 %flat_array_34_V_loa_4, i14 %flat_array_35_V_loa_4, i14 %flat_array_36_V_loa_4, i14 %flat_array_37_V_loa_4, i14 %flat_array_38_V_loa_4, i14 %flat_array_39_V_loa_4, i14 %flat_array_40_V_loa_4, i14 %flat_array_41_V_loa_4, i14 %flat_array_42_V_loa_4, i14 %flat_array_43_V_loa_4, i14 %flat_array_44_V_loa_4, i14 %flat_array_45_V_loa_4, i14 %flat_array_46_V_loa_4, i14 %flat_array_47_V_loa_4, i14 %flat_array_48_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i7 %zext_ln1116_17)

]]></Node>
<StgValue><ssdm name="phi_ln1116_4"/></StgValue>
</operation>

<operation id="1956" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:20  %zext_ln1116_18 = zext i6 %tmp_16 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_18"/></StgValue>
</operation>

<operation id="1957" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:21  %phi_ln1116_5 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_5, i14 %flat_array_1_V_load_7, i14 %flat_array_2_V_load_7, i14 %flat_array_3_V_load_7, i14 %flat_array_4_V_load_7, i14 %flat_array_5_V_load_7, i14 %flat_array_6_V_load_7, i14 %flat_array_7_V_load_7, i14 %flat_array_8_V_load_7, i14 %flat_array_9_V_load_7, i14 %flat_array_10_V_loa_5, i14 %flat_array_11_V_loa_5, i14 %flat_array_12_V_loa_5, i14 %flat_array_13_V_loa_5, i14 %flat_array_14_V_loa_5, i14 %flat_array_15_V_loa_5, i14 %flat_array_16_V_loa_5, i14 %flat_array_17_V_loa_5, i14 %flat_array_18_V_loa_5, i14 %flat_array_19_V_loa_5, i14 %flat_array_20_V_loa_5, i14 %flat_array_21_V_loa_5, i14 %flat_array_22_V_loa_5, i14 %flat_array_23_V_loa_5, i14 %flat_array_24_V_loa_5, i14 %flat_array_25_V_loa_5, i14 %flat_array_26_V_loa_5, i14 %flat_array_27_V_loa_5, i14 %flat_array_28_V_loa_5, i14 %flat_array_29_V_loa_5, i14 %flat_array_30_V_loa_5, i14 %flat_array_31_V_loa_5, i14 %flat_array_32_V_loa_5, i14 %flat_array_33_V_loa_5, i14 %flat_array_34_V_loa_5, i14 %flat_array_35_V_loa_5, i14 %flat_array_36_V_loa_5, i14 %flat_array_37_V_loa_5, i14 %flat_array_38_V_loa_5, i14 %flat_array_39_V_loa_5, i14 %flat_array_40_V_loa_5, i14 %flat_array_41_V_loa_5, i14 %flat_array_42_V_loa_5, i14 %flat_array_43_V_loa_5, i14 %flat_array_44_V_loa_5, i14 %flat_array_45_V_loa_5, i14 %flat_array_46_V_loa_5, i14 %flat_array_47_V_loa_5, i14 %flat_array_48_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i7 %zext_ln1116_18)

]]></Node>
<StgValue><ssdm name="phi_ln1116_5"/></StgValue>
</operation>

<operation id="1958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:20  %zext_ln1116_23 = zext i6 %tmp_23 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_23"/></StgValue>
</operation>

<operation id="1959" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:21  %phi_ln1116_11 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_2_V_load_6, i14 %flat_array_3_V_load_6, i14 %flat_array_4_V_load_6, i14 %flat_array_5_V_load_6, i14 %flat_array_6_V_load_6, i14 %flat_array_7_V_load_6, i14 %flat_array_8_V_load_6, i14 %flat_array_9_V_load_6, i14 %flat_array_10_V_loa_4, i14 %flat_array_11_V_loa_4, i14 %flat_array_12_V_loa_4, i14 %flat_array_13_V_loa_4, i14 %flat_array_14_V_loa_4, i14 %flat_array_15_V_loa_4, i14 %flat_array_16_V_loa_4, i14 %flat_array_17_V_loa_4, i14 %flat_array_18_V_loa_4, i14 %flat_array_19_V_loa_4, i14 %flat_array_20_V_loa_4, i14 %flat_array_21_V_loa_4, i14 %flat_array_22_V_loa_4, i14 %flat_array_23_V_loa_4, i14 %flat_array_24_V_loa_4, i14 %flat_array_25_V_loa_4, i14 %flat_array_26_V_loa_4, i14 %flat_array_27_V_loa_4, i14 %flat_array_28_V_loa_4, i14 %flat_array_29_V_loa_4, i14 %flat_array_30_V_loa_4, i14 %flat_array_31_V_loa_4, i14 %flat_array_32_V_loa_4, i14 %flat_array_33_V_loa_4, i14 %flat_array_34_V_loa_4, i14 %flat_array_35_V_loa_4, i14 %flat_array_36_V_loa_4, i14 %flat_array_37_V_loa_4, i14 %flat_array_38_V_loa_4, i14 %flat_array_39_V_loa_4, i14 %flat_array_40_V_loa_4, i14 %flat_array_41_V_loa_4, i14 %flat_array_42_V_loa_4, i14 %flat_array_43_V_loa_4, i14 %flat_array_44_V_loa_4, i14 %flat_array_45_V_loa_4, i14 %flat_array_46_V_loa_4, i14 %flat_array_47_V_loa_4, i14 %flat_array_48_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i7 %zext_ln1116_23)

]]></Node>
<StgValue><ssdm name="phi_ln1116_11"/></StgValue>
</operation>

<operation id="1960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:20  %zext_ln1116_24 = zext i6 %tmp_24 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_24"/></StgValue>
</operation>

<operation id="1961" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:21  %phi_ln1116_12 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_2_V_load_7, i14 %flat_array_3_V_load_7, i14 %flat_array_4_V_load_7, i14 %flat_array_5_V_load_7, i14 %flat_array_6_V_load_7, i14 %flat_array_7_V_load_7, i14 %flat_array_8_V_load_7, i14 %flat_array_9_V_load_7, i14 %flat_array_10_V_loa_5, i14 %flat_array_11_V_loa_5, i14 %flat_array_12_V_loa_5, i14 %flat_array_13_V_loa_5, i14 %flat_array_14_V_loa_5, i14 %flat_array_15_V_loa_5, i14 %flat_array_16_V_loa_5, i14 %flat_array_17_V_loa_5, i14 %flat_array_18_V_loa_5, i14 %flat_array_19_V_loa_5, i14 %flat_array_20_V_loa_5, i14 %flat_array_21_V_loa_5, i14 %flat_array_22_V_loa_5, i14 %flat_array_23_V_loa_5, i14 %flat_array_24_V_loa_5, i14 %flat_array_25_V_loa_5, i14 %flat_array_26_V_loa_5, i14 %flat_array_27_V_loa_5, i14 %flat_array_28_V_loa_5, i14 %flat_array_29_V_loa_5, i14 %flat_array_30_V_loa_5, i14 %flat_array_31_V_loa_5, i14 %flat_array_32_V_loa_5, i14 %flat_array_33_V_loa_5, i14 %flat_array_34_V_loa_5, i14 %flat_array_35_V_loa_5, i14 %flat_array_36_V_loa_5, i14 %flat_array_37_V_loa_5, i14 %flat_array_38_V_loa_5, i14 %flat_array_39_V_loa_5, i14 %flat_array_40_V_loa_5, i14 %flat_array_41_V_loa_5, i14 %flat_array_42_V_loa_5, i14 %flat_array_43_V_loa_5, i14 %flat_array_44_V_loa_5, i14 %flat_array_45_V_loa_5, i14 %flat_array_46_V_loa_5, i14 %flat_array_47_V_loa_5, i14 %flat_array_48_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i7 %zext_ln1116_24)

]]></Node>
<StgValue><ssdm name="phi_ln1116_12"/></StgValue>
</operation>

<operation id="1962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:20  %zext_ln1116_29 = zext i6 %tmp_31 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="1963" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:21  %phi_ln1116_19 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_3_V_load_6, i14 %flat_array_4_V_load_6, i14 %flat_array_5_V_load_6, i14 %flat_array_6_V_load_6, i14 %flat_array_7_V_load_6, i14 %flat_array_8_V_load_6, i14 %flat_array_9_V_load_6, i14 %flat_array_10_V_loa_4, i14 %flat_array_11_V_loa_4, i14 %flat_array_12_V_loa_4, i14 %flat_array_13_V_loa_4, i14 %flat_array_14_V_loa_4, i14 %flat_array_15_V_loa_4, i14 %flat_array_16_V_loa_4, i14 %flat_array_17_V_loa_4, i14 %flat_array_18_V_loa_4, i14 %flat_array_19_V_loa_4, i14 %flat_array_20_V_loa_4, i14 %flat_array_21_V_loa_4, i14 %flat_array_22_V_loa_4, i14 %flat_array_23_V_loa_4, i14 %flat_array_24_V_loa_4, i14 %flat_array_25_V_loa_4, i14 %flat_array_26_V_loa_4, i14 %flat_array_27_V_loa_4, i14 %flat_array_28_V_loa_4, i14 %flat_array_29_V_loa_4, i14 %flat_array_30_V_loa_4, i14 %flat_array_31_V_loa_4, i14 %flat_array_32_V_loa_4, i14 %flat_array_33_V_loa_4, i14 %flat_array_34_V_loa_4, i14 %flat_array_35_V_loa_4, i14 %flat_array_36_V_loa_4, i14 %flat_array_37_V_loa_4, i14 %flat_array_38_V_loa_4, i14 %flat_array_39_V_loa_4, i14 %flat_array_40_V_loa_4, i14 %flat_array_41_V_loa_4, i14 %flat_array_42_V_loa_4, i14 %flat_array_43_V_loa_4, i14 %flat_array_44_V_loa_4, i14 %flat_array_45_V_loa_4, i14 %flat_array_46_V_loa_4, i14 %flat_array_47_V_loa_4, i14 %flat_array_48_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i7 %zext_ln1116_29)

]]></Node>
<StgValue><ssdm name="phi_ln1116_19"/></StgValue>
</operation>

<operation id="1964" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:20  %zext_ln1116_30 = zext i6 %tmp_32 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_30"/></StgValue>
</operation>

<operation id="1965" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:21  %phi_ln1116_20 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_3_V_load_7, i14 %flat_array_4_V_load_7, i14 %flat_array_5_V_load_7, i14 %flat_array_6_V_load_7, i14 %flat_array_7_V_load_7, i14 %flat_array_8_V_load_7, i14 %flat_array_9_V_load_7, i14 %flat_array_10_V_loa_5, i14 %flat_array_11_V_loa_5, i14 %flat_array_12_V_loa_5, i14 %flat_array_13_V_loa_5, i14 %flat_array_14_V_loa_5, i14 %flat_array_15_V_loa_5, i14 %flat_array_16_V_loa_5, i14 %flat_array_17_V_loa_5, i14 %flat_array_18_V_loa_5, i14 %flat_array_19_V_loa_5, i14 %flat_array_20_V_loa_5, i14 %flat_array_21_V_loa_5, i14 %flat_array_22_V_loa_5, i14 %flat_array_23_V_loa_5, i14 %flat_array_24_V_loa_5, i14 %flat_array_25_V_loa_5, i14 %flat_array_26_V_loa_5, i14 %flat_array_27_V_loa_5, i14 %flat_array_28_V_loa_5, i14 %flat_array_29_V_loa_5, i14 %flat_array_30_V_loa_5, i14 %flat_array_31_V_loa_5, i14 %flat_array_32_V_loa_5, i14 %flat_array_33_V_loa_5, i14 %flat_array_34_V_loa_5, i14 %flat_array_35_V_loa_5, i14 %flat_array_36_V_loa_5, i14 %flat_array_37_V_loa_5, i14 %flat_array_38_V_loa_5, i14 %flat_array_39_V_loa_5, i14 %flat_array_40_V_loa_5, i14 %flat_array_41_V_loa_5, i14 %flat_array_42_V_loa_5, i14 %flat_array_43_V_loa_5, i14 %flat_array_44_V_loa_5, i14 %flat_array_45_V_loa_5, i14 %flat_array_46_V_loa_5, i14 %flat_array_47_V_loa_5, i14 %flat_array_48_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i7 %zext_ln1116_30)

]]></Node>
<StgValue><ssdm name="phi_ln1116_20"/></StgValue>
</operation>

<operation id="1966" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:20  %zext_ln1116_35 = zext i6 %tmp_41 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_35"/></StgValue>
</operation>

<operation id="1967" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:21  %phi_ln1116_27 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_4_V_load_6, i14 %flat_array_5_V_load_6, i14 %flat_array_6_V_load_6, i14 %flat_array_7_V_load_6, i14 %flat_array_8_V_load_6, i14 %flat_array_9_V_load_6, i14 %flat_array_10_V_loa_4, i14 %flat_array_11_V_loa_4, i14 %flat_array_12_V_loa_4, i14 %flat_array_13_V_loa_4, i14 %flat_array_14_V_loa_4, i14 %flat_array_15_V_loa_4, i14 %flat_array_16_V_loa_4, i14 %flat_array_17_V_loa_4, i14 %flat_array_18_V_loa_4, i14 %flat_array_19_V_loa_4, i14 %flat_array_20_V_loa_4, i14 %flat_array_21_V_loa_4, i14 %flat_array_22_V_loa_4, i14 %flat_array_23_V_loa_4, i14 %flat_array_24_V_loa_4, i14 %flat_array_25_V_loa_4, i14 %flat_array_26_V_loa_4, i14 %flat_array_27_V_loa_4, i14 %flat_array_28_V_loa_4, i14 %flat_array_29_V_loa_4, i14 %flat_array_30_V_loa_4, i14 %flat_array_31_V_loa_4, i14 %flat_array_32_V_loa_4, i14 %flat_array_33_V_loa_4, i14 %flat_array_34_V_loa_4, i14 %flat_array_35_V_loa_4, i14 %flat_array_36_V_loa_4, i14 %flat_array_37_V_loa_4, i14 %flat_array_38_V_loa_4, i14 %flat_array_39_V_loa_4, i14 %flat_array_40_V_loa_4, i14 %flat_array_41_V_loa_4, i14 %flat_array_42_V_loa_4, i14 %flat_array_43_V_loa_4, i14 %flat_array_44_V_loa_4, i14 %flat_array_45_V_loa_4, i14 %flat_array_46_V_loa_4, i14 %flat_array_47_V_loa_4, i14 %flat_array_48_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i7 %zext_ln1116_35)

]]></Node>
<StgValue><ssdm name="phi_ln1116_27"/></StgValue>
</operation>

<operation id="1968" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:20  %zext_ln1116_36 = zext i6 %tmp_43 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_36"/></StgValue>
</operation>

<operation id="1969" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:21  %phi_ln1116_28 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_4_V_load_7, i14 %flat_array_5_V_load_7, i14 %flat_array_6_V_load_7, i14 %flat_array_7_V_load_7, i14 %flat_array_8_V_load_7, i14 %flat_array_9_V_load_7, i14 %flat_array_10_V_loa_5, i14 %flat_array_11_V_loa_5, i14 %flat_array_12_V_loa_5, i14 %flat_array_13_V_loa_5, i14 %flat_array_14_V_loa_5, i14 %flat_array_15_V_loa_5, i14 %flat_array_16_V_loa_5, i14 %flat_array_17_V_loa_5, i14 %flat_array_18_V_loa_5, i14 %flat_array_19_V_loa_5, i14 %flat_array_20_V_loa_5, i14 %flat_array_21_V_loa_5, i14 %flat_array_22_V_loa_5, i14 %flat_array_23_V_loa_5, i14 %flat_array_24_V_loa_5, i14 %flat_array_25_V_loa_5, i14 %flat_array_26_V_loa_5, i14 %flat_array_27_V_loa_5, i14 %flat_array_28_V_loa_5, i14 %flat_array_29_V_loa_5, i14 %flat_array_30_V_loa_5, i14 %flat_array_31_V_loa_5, i14 %flat_array_32_V_loa_5, i14 %flat_array_33_V_loa_5, i14 %flat_array_34_V_loa_5, i14 %flat_array_35_V_loa_5, i14 %flat_array_36_V_loa_5, i14 %flat_array_37_V_loa_5, i14 %flat_array_38_V_loa_5, i14 %flat_array_39_V_loa_5, i14 %flat_array_40_V_loa_5, i14 %flat_array_41_V_loa_5, i14 %flat_array_42_V_loa_5, i14 %flat_array_43_V_loa_5, i14 %flat_array_44_V_loa_5, i14 %flat_array_45_V_loa_5, i14 %flat_array_46_V_loa_5, i14 %flat_array_47_V_loa_5, i14 %flat_array_48_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i7 %zext_ln1116_36)

]]></Node>
<StgValue><ssdm name="phi_ln1116_28"/></StgValue>
</operation>

<operation id="1970" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4443" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:20  %zext_ln1116_41 = zext i6 %tmp_57 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_41"/></StgValue>
</operation>

<operation id="1971" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:21  %phi_ln1116_35 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_5_V_load_6, i14 %flat_array_6_V_load_6, i14 %flat_array_7_V_load_6, i14 %flat_array_8_V_load_6, i14 %flat_array_9_V_load_6, i14 %flat_array_10_V_loa_4, i14 %flat_array_11_V_loa_4, i14 %flat_array_12_V_loa_4, i14 %flat_array_13_V_loa_4, i14 %flat_array_14_V_loa_4, i14 %flat_array_15_V_loa_4, i14 %flat_array_16_V_loa_4, i14 %flat_array_17_V_loa_4, i14 %flat_array_18_V_loa_4, i14 %flat_array_19_V_loa_4, i14 %flat_array_20_V_loa_4, i14 %flat_array_21_V_loa_4, i14 %flat_array_22_V_loa_4, i14 %flat_array_23_V_loa_4, i14 %flat_array_24_V_loa_4, i14 %flat_array_25_V_loa_4, i14 %flat_array_26_V_loa_4, i14 %flat_array_27_V_loa_4, i14 %flat_array_28_V_loa_4, i14 %flat_array_29_V_loa_4, i14 %flat_array_30_V_loa_4, i14 %flat_array_31_V_loa_4, i14 %flat_array_32_V_loa_4, i14 %flat_array_33_V_loa_4, i14 %flat_array_34_V_loa_4, i14 %flat_array_35_V_loa_4, i14 %flat_array_36_V_loa_4, i14 %flat_array_37_V_loa_4, i14 %flat_array_38_V_loa_4, i14 %flat_array_39_V_loa_4, i14 %flat_array_40_V_loa_4, i14 %flat_array_41_V_loa_4, i14 %flat_array_42_V_loa_4, i14 %flat_array_43_V_loa_4, i14 %flat_array_44_V_loa_4, i14 %flat_array_45_V_loa_4, i14 %flat_array_46_V_loa_4, i14 %flat_array_47_V_loa_4, i14 %flat_array_48_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i14 %flat_array_49_V_loa_4, i7 %zext_ln1116_41)

]]></Node>
<StgValue><ssdm name="phi_ln1116_35"/></StgValue>
</operation>

<operation id="1972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:20  %zext_ln1116_42 = zext i6 %tmp_59 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_42"/></StgValue>
</operation>

<operation id="1973" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:21  %phi_ln1116_36 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_5_V_load_7, i14 %flat_array_6_V_load_7, i14 %flat_array_7_V_load_7, i14 %flat_array_8_V_load_7, i14 %flat_array_9_V_load_7, i14 %flat_array_10_V_loa_5, i14 %flat_array_11_V_loa_5, i14 %flat_array_12_V_loa_5, i14 %flat_array_13_V_loa_5, i14 %flat_array_14_V_loa_5, i14 %flat_array_15_V_loa_5, i14 %flat_array_16_V_loa_5, i14 %flat_array_17_V_loa_5, i14 %flat_array_18_V_loa_5, i14 %flat_array_19_V_loa_5, i14 %flat_array_20_V_loa_5, i14 %flat_array_21_V_loa_5, i14 %flat_array_22_V_loa_5, i14 %flat_array_23_V_loa_5, i14 %flat_array_24_V_loa_5, i14 %flat_array_25_V_loa_5, i14 %flat_array_26_V_loa_5, i14 %flat_array_27_V_loa_5, i14 %flat_array_28_V_loa_5, i14 %flat_array_29_V_loa_5, i14 %flat_array_30_V_loa_5, i14 %flat_array_31_V_loa_5, i14 %flat_array_32_V_loa_5, i14 %flat_array_33_V_loa_5, i14 %flat_array_34_V_loa_5, i14 %flat_array_35_V_loa_5, i14 %flat_array_36_V_loa_5, i14 %flat_array_37_V_loa_5, i14 %flat_array_38_V_loa_5, i14 %flat_array_39_V_loa_5, i14 %flat_array_40_V_loa_5, i14 %flat_array_41_V_loa_5, i14 %flat_array_42_V_loa_5, i14 %flat_array_43_V_loa_5, i14 %flat_array_44_V_loa_5, i14 %flat_array_45_V_loa_5, i14 %flat_array_46_V_loa_5, i14 %flat_array_47_V_loa_5, i14 %flat_array_48_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i14 %flat_array_49_V_loa_5, i7 %zext_ln1116_42)

]]></Node>
<StgValue><ssdm name="phi_ln1116_36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1974" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="14" op_0_bw="1">
<![CDATA[
FLAT_LOOP:573  %zext_ln415_3 = zext i1 %tmp_86 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="1975" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
FLAT_LOOP:574  %add_ln415_3 = add i14 %zext_ln415_3, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="1976" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:575  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1977" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:576  %xor_ln416_13 = xor i1 %tmp_88, true

]]></Node>
<StgValue><ssdm name="xor_ln416_13"/></StgValue>
</operation>

<operation id="1978" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:577  %and_ln416_3 = and i1 %tmp_84, %xor_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="1979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:578  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:580  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_3, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1981" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:581  %xor_ln779_3 = xor i1 %tmp_94, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="1982" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:582  %xor_ln416_14 = xor i1 %tmp_84, true

]]></Node>
<StgValue><ssdm name="xor_ln416_14"/></StgValue>
</operation>

<operation id="1983" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:583  %or_ln416_11 = or i1 %tmp_88, %xor_ln416_14

]]></Node>
<StgValue><ssdm name="or_ln416_11"/></StgValue>
</operation>

<operation id="1984" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:584  %or_ln416_3 = or i1 %or_ln416_11, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="or_ln416_3"/></StgValue>
</operation>

<operation id="1985" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:585  %and_ln416_53 = and i1 %tmp_92, %or_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln416_53"/></StgValue>
</operation>

<operation id="1986" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:586  %and_ln781_3 = and i1 %and_ln416_3, %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="1987" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:587  %xor_ln785_8 = xor i1 %tmp_92, %and_ln416_3

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="1988" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:588  %or_ln785_3 = or i1 %tmp_90, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="1989" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:589  %xor_ln785_9 = xor i1 %tmp_82, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="1990" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:590  %and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="1991" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:591  %and_ln786_3 = and i1 %tmp_90, %and_ln416_53

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="1992" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:592  %or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="1993" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:593  %xor_ln786_8 = xor i1 %or_ln786_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="1994" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:594  %and_ln786_53 = and i1 %tmp_82, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_53"/></StgValue>
</operation>

<operation id="1995" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:595  %or_ln340_19 = or i1 %and_ln786_53, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="1996" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:596  %or_ln340_20 = or i1 %and_ln786_3, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="1997" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:597  %or_ln340_21 = or i1 %or_ln340_20, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="1998" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="23" op_0_bw="14">
<![CDATA[
FLAT_LOOP:709  %sext_ln1192_8 = sext i14 %tmp_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="1999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="23" op_0_bw="9">
<![CDATA[
FLAT_LOOP:711  %sext_ln1192_9 = sext i9 %dense_1_weights_V_lo_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="2000" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:712  %mul_ln1192_4 = mul i23 %sext_ln1192_9, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="2001" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:713  %select_ln340_19 = select i1 %or_ln340_19, i14 8191, i14 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="2002" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:714  %select_ln388_8 = select i1 %and_ln786_53, i14 -8192, i14 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="2003" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:715  %select_ln340_22 = select i1 %or_ln340_21, i14 %select_ln340_19, i14 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="2004" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:716  %shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_22, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="2005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="23" op_0_bw="22">
<![CDATA[
FLAT_LOOP:717  %sext_ln728_4 = sext i22 %shl_ln728_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="2006" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:718  %add_ln1192_4 = add i23 %sext_ln728_4, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="2007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:719  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_4, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2008" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:720  %trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_4, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="2009" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:721  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_4, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2010" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:722  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="14" op_0_bw="1">
<![CDATA[
FLAT_LOOP:723  %zext_ln415_4 = zext i1 %tmp_100 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="2012" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
FLAT_LOOP:724  %add_ln415_4 = add i14 %zext_ln415_4, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="2013" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:725  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2014" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:726  %xor_ln416_15 = xor i1 %tmp_101, true

]]></Node>
<StgValue><ssdm name="xor_ln416_15"/></StgValue>
</operation>

<operation id="2015" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:727  %and_ln416_4 = and i1 %tmp_98, %xor_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="2016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:728  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2017" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:729  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_4, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2018" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:730  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_4, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2019" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:731  %xor_ln779_4 = xor i1 %tmp_104, true

]]></Node>
<StgValue><ssdm name="xor_ln779_4"/></StgValue>
</operation>

<operation id="2020" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:732  %xor_ln416_16 = xor i1 %tmp_98, true

]]></Node>
<StgValue><ssdm name="xor_ln416_16"/></StgValue>
</operation>

<operation id="2021" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:733  %or_ln416_12 = or i1 %tmp_101, %xor_ln416_16

]]></Node>
<StgValue><ssdm name="or_ln416_12"/></StgValue>
</operation>

<operation id="2022" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:734  %or_ln416_4 = or i1 %or_ln416_12, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="or_ln416_4"/></StgValue>
</operation>

<operation id="2023" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:735  %and_ln416_54 = and i1 %tmp_103, %or_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln416_54"/></StgValue>
</operation>

<operation id="2024" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:736  %and_ln781_4 = and i1 %and_ln416_4, %tmp_103

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="2025" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:737  %xor_ln785_10 = xor i1 %tmp_103, %and_ln416_4

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="2026" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:738  %or_ln785_4 = or i1 %tmp_102, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="2027" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:739  %xor_ln785_11 = xor i1 %tmp_96, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="2028" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:740  %and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="and_ln785_4"/></StgValue>
</operation>

<operation id="2029" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:741  %and_ln786_4 = and i1 %tmp_102, %and_ln416_54

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="2030" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:742  %or_ln786_4 = or i1 %and_ln781_4, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="2031" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:743  %xor_ln786_9 = xor i1 %or_ln786_4, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="2032" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:744  %and_ln786_54 = and i1 %tmp_96, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_54"/></StgValue>
</operation>

<operation id="2033" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:745  %or_ln340_22 = or i1 %and_ln786_54, %and_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="2034" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:746  %or_ln340_23 = or i1 %and_ln786_4, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="2035" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:747  %or_ln340_24 = or i1 %or_ln340_23, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="2036" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:863  %select_ln340_23 = select i1 %or_ln340_22, i14 8191, i14 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="2037" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:864  %select_ln388_9 = select i1 %and_ln786_54, i14 -8192, i14 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="2038" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:865  %select_ln340_24 = select i1 %or_ln340_24, i14 %select_ln340_23, i14 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="2039" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="6">
<![CDATA[
FLAT_LOOP:905  %zext_ln1116_13 = zext i6 %lshr_ln1116_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="2040" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:909  %flat_array_0_V_load_6 = load i14* %flat_array_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_6"/></StgValue>
</operation>

<operation id="2041" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:911  %flat_array_1_V_load_8 = load i14* %flat_array_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_8"/></StgValue>
</operation>

<operation id="2042" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:913  %flat_array_2_V_load_10 = load i14* %flat_array_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_10"/></StgValue>
</operation>

<operation id="2043" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:915  %flat_array_3_V_load_10 = load i14* %flat_array_3_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_10"/></StgValue>
</operation>

<operation id="2044" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:917  %flat_array_4_V_load_10 = load i14* %flat_array_4_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_10"/></StgValue>
</operation>

<operation id="2045" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:919  %flat_array_5_V_load_10 = load i14* %flat_array_5_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_10"/></StgValue>
</operation>

<operation id="2046" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:921  %flat_array_6_V_load_10 = load i14* %flat_array_6_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_10"/></StgValue>
</operation>

<operation id="2047" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:923  %flat_array_7_V_load_10 = load i14* %flat_array_7_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_10"/></StgValue>
</operation>

<operation id="2048" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:925  %flat_array_8_V_load_10 = load i14* %flat_array_8_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_10"/></StgValue>
</operation>

<operation id="2049" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:927  %flat_array_9_V_load_10 = load i14* %flat_array_9_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_10"/></StgValue>
</operation>

<operation id="2050" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:929  %flat_array_10_V_loa_6 = load i14* %flat_array_10_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_6"/></StgValue>
</operation>

<operation id="2051" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:931  %flat_array_11_V_loa_6 = load i14* %flat_array_11_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_6"/></StgValue>
</operation>

<operation id="2052" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:933  %flat_array_12_V_loa_6 = load i14* %flat_array_12_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_6"/></StgValue>
</operation>

<operation id="2053" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:935  %flat_array_13_V_loa_6 = load i14* %flat_array_13_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_6"/></StgValue>
</operation>

<operation id="2054" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:937  %flat_array_14_V_loa_6 = load i14* %flat_array_14_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_6"/></StgValue>
</operation>

<operation id="2055" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:939  %flat_array_15_V_loa_6 = load i14* %flat_array_15_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_6"/></StgValue>
</operation>

<operation id="2056" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:941  %flat_array_16_V_loa_6 = load i14* %flat_array_16_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_6"/></StgValue>
</operation>

<operation id="2057" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:943  %flat_array_17_V_loa_6 = load i14* %flat_array_17_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_6"/></StgValue>
</operation>

<operation id="2058" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:945  %flat_array_18_V_loa_6 = load i14* %flat_array_18_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_6"/></StgValue>
</operation>

<operation id="2059" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:947  %flat_array_19_V_loa_6 = load i14* %flat_array_19_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_6"/></StgValue>
</operation>

<operation id="2060" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:949  %flat_array_20_V_loa_6 = load i14* %flat_array_20_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_6"/></StgValue>
</operation>

<operation id="2061" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:951  %flat_array_21_V_loa_6 = load i14* %flat_array_21_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_6"/></StgValue>
</operation>

<operation id="2062" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:953  %flat_array_22_V_loa_6 = load i14* %flat_array_22_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_6"/></StgValue>
</operation>

<operation id="2063" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:955  %flat_array_23_V_loa_6 = load i14* %flat_array_23_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_6"/></StgValue>
</operation>

<operation id="2064" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:957  %flat_array_24_V_loa_6 = load i14* %flat_array_24_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_6"/></StgValue>
</operation>

<operation id="2065" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:959  %flat_array_25_V_loa_6 = load i14* %flat_array_25_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_6"/></StgValue>
</operation>

<operation id="2066" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:961  %flat_array_26_V_loa_6 = load i14* %flat_array_26_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_6"/></StgValue>
</operation>

<operation id="2067" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:963  %flat_array_27_V_loa_6 = load i14* %flat_array_27_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_6"/></StgValue>
</operation>

<operation id="2068" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:965  %flat_array_28_V_loa_6 = load i14* %flat_array_28_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_6"/></StgValue>
</operation>

<operation id="2069" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:967  %flat_array_29_V_loa_6 = load i14* %flat_array_29_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_6"/></StgValue>
</operation>

<operation id="2070" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:969  %flat_array_30_V_loa_6 = load i14* %flat_array_30_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_6"/></StgValue>
</operation>

<operation id="2071" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:971  %flat_array_31_V_loa_6 = load i14* %flat_array_31_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_6"/></StgValue>
</operation>

<operation id="2072" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:973  %flat_array_32_V_loa_6 = load i14* %flat_array_32_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_6"/></StgValue>
</operation>

<operation id="2073" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:975  %flat_array_33_V_loa_6 = load i14* %flat_array_33_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_6"/></StgValue>
</operation>

<operation id="2074" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:977  %flat_array_34_V_loa_6 = load i14* %flat_array_34_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_6"/></StgValue>
</operation>

<operation id="2075" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:979  %flat_array_35_V_loa_6 = load i14* %flat_array_35_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_6"/></StgValue>
</operation>

<operation id="2076" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:981  %flat_array_36_V_loa_6 = load i14* %flat_array_36_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_6"/></StgValue>
</operation>

<operation id="2077" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:983  %flat_array_37_V_loa_6 = load i14* %flat_array_37_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_6"/></StgValue>
</operation>

<operation id="2078" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:985  %flat_array_38_V_loa_6 = load i14* %flat_array_38_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_6"/></StgValue>
</operation>

<operation id="2079" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:987  %flat_array_39_V_loa_6 = load i14* %flat_array_39_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_6"/></StgValue>
</operation>

<operation id="2080" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:989  %flat_array_40_V_loa_6 = load i14* %flat_array_40_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_6"/></StgValue>
</operation>

<operation id="2081" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:991  %flat_array_41_V_loa_6 = load i14* %flat_array_41_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_6"/></StgValue>
</operation>

<operation id="2082" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:993  %flat_array_42_V_loa_6 = load i14* %flat_array_42_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_6"/></StgValue>
</operation>

<operation id="2083" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:995  %flat_array_43_V_loa_6 = load i14* %flat_array_43_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_6"/></StgValue>
</operation>

<operation id="2084" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:997  %flat_array_44_V_loa_6 = load i14* %flat_array_44_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_6"/></StgValue>
</operation>

<operation id="2085" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:999  %flat_array_45_V_loa_6 = load i14* %flat_array_45_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_6"/></StgValue>
</operation>

<operation id="2086" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1001  %flat_array_46_V_loa_6 = load i14* %flat_array_46_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_6"/></StgValue>
</operation>

<operation id="2087" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1003  %flat_array_47_V_loa_6 = load i14* %flat_array_47_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_6"/></StgValue>
</operation>

<operation id="2088" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1005  %flat_array_48_V_loa_6 = load i14* %flat_array_48_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_6"/></StgValue>
</operation>

<operation id="2089" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1007  %flat_array_49_V_loa_6 = load i14* %flat_array_49_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_6"/></StgValue>
</operation>

<operation id="2090" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="32">
<![CDATA[
FLAT_LOOP:1008  %tmp_7 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i32(i14 %flat_array_0_V_load_6, i14 %flat_array_1_V_load_8, i14 %flat_array_2_V_load_10, i14 %flat_array_3_V_load_10, i14 %flat_array_4_V_load_10, i14 %flat_array_5_V_load_10, i14 %flat_array_6_V_load_10, i14 %flat_array_7_V_load_10, i14 %flat_array_8_V_load_10, i14 %flat_array_9_V_load_10, i14 %flat_array_10_V_loa_6, i14 %flat_array_11_V_loa_6, i14 %flat_array_12_V_loa_6, i14 %flat_array_13_V_loa_6, i14 %flat_array_14_V_loa_6, i14 %flat_array_15_V_loa_6, i14 %flat_array_16_V_loa_6, i14 %flat_array_17_V_loa_6, i14 %flat_array_18_V_loa_6, i14 %flat_array_19_V_loa_6, i14 %flat_array_20_V_loa_6, i14 %flat_array_21_V_loa_6, i14 %flat_array_22_V_loa_6, i14 %flat_array_23_V_loa_6, i14 %flat_array_24_V_loa_6, i14 %flat_array_25_V_loa_6, i14 %flat_array_26_V_loa_6, i14 %flat_array_27_V_loa_6, i14 %flat_array_28_V_loa_6, i14 %flat_array_29_V_loa_6, i14 %flat_array_30_V_loa_6, i14 %flat_array_31_V_loa_6, i14 %flat_array_32_V_loa_6, i14 %flat_array_33_V_loa_6, i14 %flat_array_34_V_loa_6, i14 %flat_array_35_V_loa_6, i14 %flat_array_36_V_loa_6, i14 %flat_array_37_V_loa_6, i14 %flat_array_38_V_loa_6, i14 %flat_array_39_V_loa_6, i14 %flat_array_40_V_loa_6, i14 %flat_array_41_V_loa_6, i14 %flat_array_42_V_loa_6, i14 %flat_array_43_V_loa_6, i14 %flat_array_44_V_loa_6, i14 %flat_array_45_V_loa_6, i14 %flat_array_46_V_loa_6, i14 %flat_array_47_V_loa_6, i14 %flat_array_48_V_loa_6, i14 %flat_array_49_V_loa_6, i32 %zext_ln1116_13)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2091" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:1010  %dense_1_weights_V_lo_6 = load i9* %dense_1_weights_V_ad_6, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_6"/></StgValue>
</operation>

<operation id="2092" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="6">
<![CDATA[
FLAT_LOOP:1055  %zext_ln1116_14 = zext i6 %lshr_ln1116_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1116_14"/></StgValue>
</operation>

<operation id="2093" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1059  %flat_array_0_V_load_7 = load i14* %flat_array_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V_load_7"/></StgValue>
</operation>

<operation id="2094" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1061  %flat_array_1_V_load_9 = load i14* %flat_array_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_9"/></StgValue>
</operation>

<operation id="2095" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1063  %flat_array_2_V_load_11 = load i14* %flat_array_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_11"/></StgValue>
</operation>

<operation id="2096" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1065  %flat_array_3_V_load_11 = load i14* %flat_array_3_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_11"/></StgValue>
</operation>

<operation id="2097" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1067  %flat_array_4_V_load_11 = load i14* %flat_array_4_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_11"/></StgValue>
</operation>

<operation id="2098" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1069  %flat_array_5_V_load_11 = load i14* %flat_array_5_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_11"/></StgValue>
</operation>

<operation id="2099" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1071  %flat_array_6_V_load_11 = load i14* %flat_array_6_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_11"/></StgValue>
</operation>

<operation id="2100" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1073  %flat_array_7_V_load_11 = load i14* %flat_array_7_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_11"/></StgValue>
</operation>

<operation id="2101" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1075  %flat_array_8_V_load_11 = load i14* %flat_array_8_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_11"/></StgValue>
</operation>

<operation id="2102" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1077  %flat_array_9_V_load_11 = load i14* %flat_array_9_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_11"/></StgValue>
</operation>

<operation id="2103" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1079  %flat_array_10_V_loa_7 = load i14* %flat_array_10_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_7"/></StgValue>
</operation>

<operation id="2104" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1081  %flat_array_11_V_loa_7 = load i14* %flat_array_11_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_7"/></StgValue>
</operation>

<operation id="2105" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1083  %flat_array_12_V_loa_7 = load i14* %flat_array_12_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_7"/></StgValue>
</operation>

<operation id="2106" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1085  %flat_array_13_V_loa_7 = load i14* %flat_array_13_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_7"/></StgValue>
</operation>

<operation id="2107" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1087  %flat_array_14_V_loa_7 = load i14* %flat_array_14_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_7"/></StgValue>
</operation>

<operation id="2108" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1089  %flat_array_15_V_loa_7 = load i14* %flat_array_15_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_7"/></StgValue>
</operation>

<operation id="2109" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1091  %flat_array_16_V_loa_7 = load i14* %flat_array_16_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_7"/></StgValue>
</operation>

<operation id="2110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1093  %flat_array_17_V_loa_7 = load i14* %flat_array_17_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_7"/></StgValue>
</operation>

<operation id="2111" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1095  %flat_array_18_V_loa_7 = load i14* %flat_array_18_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_7"/></StgValue>
</operation>

<operation id="2112" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1097  %flat_array_19_V_loa_7 = load i14* %flat_array_19_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_7"/></StgValue>
</operation>

<operation id="2113" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1099  %flat_array_20_V_loa_7 = load i14* %flat_array_20_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_7"/></StgValue>
</operation>

<operation id="2114" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1101  %flat_array_21_V_loa_7 = load i14* %flat_array_21_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_7"/></StgValue>
</operation>

<operation id="2115" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1103  %flat_array_22_V_loa_7 = load i14* %flat_array_22_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_7"/></StgValue>
</operation>

<operation id="2116" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1105  %flat_array_23_V_loa_7 = load i14* %flat_array_23_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_7"/></StgValue>
</operation>

<operation id="2117" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1107  %flat_array_24_V_loa_7 = load i14* %flat_array_24_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_7"/></StgValue>
</operation>

<operation id="2118" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1109  %flat_array_25_V_loa_7 = load i14* %flat_array_25_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_7"/></StgValue>
</operation>

<operation id="2119" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1111  %flat_array_26_V_loa_7 = load i14* %flat_array_26_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_7"/></StgValue>
</operation>

<operation id="2120" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1113  %flat_array_27_V_loa_7 = load i14* %flat_array_27_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_7"/></StgValue>
</operation>

<operation id="2121" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1115  %flat_array_28_V_loa_7 = load i14* %flat_array_28_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_7"/></StgValue>
</operation>

<operation id="2122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1117  %flat_array_29_V_loa_7 = load i14* %flat_array_29_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_7"/></StgValue>
</operation>

<operation id="2123" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1119  %flat_array_30_V_loa_7 = load i14* %flat_array_30_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_7"/></StgValue>
</operation>

<operation id="2124" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1121  %flat_array_31_V_loa_7 = load i14* %flat_array_31_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_7"/></StgValue>
</operation>

<operation id="2125" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1123  %flat_array_32_V_loa_7 = load i14* %flat_array_32_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_7"/></StgValue>
</operation>

<operation id="2126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1125  %flat_array_33_V_loa_7 = load i14* %flat_array_33_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_7"/></StgValue>
</operation>

<operation id="2127" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1127  %flat_array_34_V_loa_7 = load i14* %flat_array_34_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_7"/></StgValue>
</operation>

<operation id="2128" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1129  %flat_array_35_V_loa_7 = load i14* %flat_array_35_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_7"/></StgValue>
</operation>

<operation id="2129" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1131  %flat_array_36_V_loa_7 = load i14* %flat_array_36_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_7"/></StgValue>
</operation>

<operation id="2130" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1133  %flat_array_37_V_loa_7 = load i14* %flat_array_37_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_7"/></StgValue>
</operation>

<operation id="2131" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1135  %flat_array_38_V_loa_7 = load i14* %flat_array_38_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_7"/></StgValue>
</operation>

<operation id="2132" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1137  %flat_array_39_V_loa_7 = load i14* %flat_array_39_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_7"/></StgValue>
</operation>

<operation id="2133" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1139  %flat_array_40_V_loa_7 = load i14* %flat_array_40_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_7"/></StgValue>
</operation>

<operation id="2134" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1141  %flat_array_41_V_loa_7 = load i14* %flat_array_41_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_7"/></StgValue>
</operation>

<operation id="2135" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1143  %flat_array_42_V_loa_7 = load i14* %flat_array_42_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_7"/></StgValue>
</operation>

<operation id="2136" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1145  %flat_array_43_V_loa_7 = load i14* %flat_array_43_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_7"/></StgValue>
</operation>

<operation id="2137" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1147  %flat_array_44_V_loa_7 = load i14* %flat_array_44_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_7"/></StgValue>
</operation>

<operation id="2138" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1149  %flat_array_45_V_loa_7 = load i14* %flat_array_45_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_7"/></StgValue>
</operation>

<operation id="2139" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1151  %flat_array_46_V_loa_7 = load i14* %flat_array_46_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_7"/></StgValue>
</operation>

<operation id="2140" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1153  %flat_array_47_V_loa_7 = load i14* %flat_array_47_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_7"/></StgValue>
</operation>

<operation id="2141" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1155  %flat_array_48_V_loa_7 = load i14* %flat_array_48_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_7"/></StgValue>
</operation>

<operation id="2142" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="14" op_0_bw="3">
<![CDATA[
FLAT_LOOP:1157  %flat_array_49_V_loa_7 = load i14* %flat_array_49_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_7"/></StgValue>
</operation>

<operation id="2143" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="32">
<![CDATA[
FLAT_LOOP:1158  %tmp_10 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i32(i14 %flat_array_0_V_load_7, i14 %flat_array_1_V_load_9, i14 %flat_array_2_V_load_11, i14 %flat_array_3_V_load_11, i14 %flat_array_4_V_load_11, i14 %flat_array_5_V_load_11, i14 %flat_array_6_V_load_11, i14 %flat_array_7_V_load_11, i14 %flat_array_8_V_load_11, i14 %flat_array_9_V_load_11, i14 %flat_array_10_V_loa_7, i14 %flat_array_11_V_loa_7, i14 %flat_array_12_V_loa_7, i14 %flat_array_13_V_loa_7, i14 %flat_array_14_V_loa_7, i14 %flat_array_15_V_loa_7, i14 %flat_array_16_V_loa_7, i14 %flat_array_17_V_loa_7, i14 %flat_array_18_V_loa_7, i14 %flat_array_19_V_loa_7, i14 %flat_array_20_V_loa_7, i14 %flat_array_21_V_loa_7, i14 %flat_array_22_V_loa_7, i14 %flat_array_23_V_loa_7, i14 %flat_array_24_V_loa_7, i14 %flat_array_25_V_loa_7, i14 %flat_array_26_V_loa_7, i14 %flat_array_27_V_loa_7, i14 %flat_array_28_V_loa_7, i14 %flat_array_29_V_loa_7, i14 %flat_array_30_V_loa_7, i14 %flat_array_31_V_loa_7, i14 %flat_array_32_V_loa_7, i14 %flat_array_33_V_loa_7, i14 %flat_array_34_V_loa_7, i14 %flat_array_35_V_loa_7, i14 %flat_array_36_V_loa_7, i14 %flat_array_37_V_loa_7, i14 %flat_array_38_V_loa_7, i14 %flat_array_39_V_loa_7, i14 %flat_array_40_V_loa_7, i14 %flat_array_41_V_loa_7, i14 %flat_array_42_V_loa_7, i14 %flat_array_43_V_loa_7, i14 %flat_array_44_V_loa_7, i14 %flat_array_45_V_loa_7, i14 %flat_array_46_V_loa_7, i14 %flat_array_47_V_loa_7, i14 %flat_array_48_V_loa_7, i14 %flat_array_49_V_loa_7, i32 %zext_ln1116_14)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2144" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="15">
<![CDATA[
FLAT_LOOP:1160  %dense_1_weights_V_lo_7 = load i9* %dense_1_weights_V_ad_7, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_7"/></StgValue>
</operation>

<operation id="2145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="15">
<![CDATA[
FLAT_LOOP:1205  %zext_ln1117_18 = zext i15 %add_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_18"/></StgValue>
</operation>

<operation id="2146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP:1206  %dense_1_weights_V_ad_8 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_8"/></StgValue>
</operation>

<operation id="2147" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="14" op_0_bw="3">
<![CDATA[
branch2098:0  %flat_array_48_V_loa_13 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_13"/></StgValue>
</operation>

<operation id="2148" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="14" op_0_bw="3">
<![CDATA[
branch2097:0  %flat_array_47_V_loa_13 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_13"/></StgValue>
</operation>

<operation id="2149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="14" op_0_bw="3">
<![CDATA[
branch2096:0  %flat_array_46_V_loa_13 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_13"/></StgValue>
</operation>

<operation id="2150" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="14" op_0_bw="3">
<![CDATA[
branch2095:0  %flat_array_45_V_loa_13 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_13"/></StgValue>
</operation>

<operation id="2151" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="14" op_0_bw="3">
<![CDATA[
branch2094:0  %flat_array_44_V_loa_13 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_13"/></StgValue>
</operation>

<operation id="2152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="14" op_0_bw="3">
<![CDATA[
branch2093:0  %flat_array_43_V_loa_13 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_13"/></StgValue>
</operation>

<operation id="2153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="14" op_0_bw="3">
<![CDATA[
branch2092:0  %flat_array_42_V_loa_13 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_13"/></StgValue>
</operation>

<operation id="2154" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="14" op_0_bw="3">
<![CDATA[
branch2091:0  %flat_array_41_V_loa_13 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_13"/></StgValue>
</operation>

<operation id="2155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="14" op_0_bw="3">
<![CDATA[
branch2090:0  %flat_array_40_V_loa_13 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_13"/></StgValue>
</operation>

<operation id="2156" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="14" op_0_bw="3">
<![CDATA[
branch2089:0  %flat_array_39_V_loa_13 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_13"/></StgValue>
</operation>

<operation id="2157" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="14" op_0_bw="3">
<![CDATA[
branch2088:0  %flat_array_38_V_loa_13 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_13"/></StgValue>
</operation>

<operation id="2158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="14" op_0_bw="3">
<![CDATA[
branch2087:0  %flat_array_37_V_loa_13 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_13"/></StgValue>
</operation>

<operation id="2159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="14" op_0_bw="3">
<![CDATA[
branch2086:0  %flat_array_36_V_loa_13 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_13"/></StgValue>
</operation>

<operation id="2160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="14" op_0_bw="3">
<![CDATA[
branch2085:0  %flat_array_35_V_loa_13 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_13"/></StgValue>
</operation>

<operation id="2161" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="14" op_0_bw="3">
<![CDATA[
branch2084:0  %flat_array_34_V_loa_13 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_13"/></StgValue>
</operation>

<operation id="2162" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="14" op_0_bw="3">
<![CDATA[
branch2083:0  %flat_array_33_V_loa_13 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_13"/></StgValue>
</operation>

<operation id="2163" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="14" op_0_bw="3">
<![CDATA[
branch2082:0  %flat_array_32_V_loa_13 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_13"/></StgValue>
</operation>

<operation id="2164" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="14" op_0_bw="3">
<![CDATA[
branch2081:0  %flat_array_31_V_loa_13 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_13"/></StgValue>
</operation>

<operation id="2165" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="3">
<![CDATA[
branch2080:0  %flat_array_30_V_loa_13 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_13"/></StgValue>
</operation>

<operation id="2166" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="14" op_0_bw="3">
<![CDATA[
branch2079:0  %flat_array_29_V_loa_13 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_13"/></StgValue>
</operation>

<operation id="2167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="14" op_0_bw="3">
<![CDATA[
branch2078:0  %flat_array_28_V_loa_13 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_13"/></StgValue>
</operation>

<operation id="2168" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="14" op_0_bw="3">
<![CDATA[
branch2077:0  %flat_array_27_V_loa_13 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_13"/></StgValue>
</operation>

<operation id="2169" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="14" op_0_bw="3">
<![CDATA[
branch2076:0  %flat_array_26_V_loa_13 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_13"/></StgValue>
</operation>

<operation id="2170" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="14" op_0_bw="3">
<![CDATA[
branch2075:0  %flat_array_25_V_loa_13 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_13"/></StgValue>
</operation>

<operation id="2171" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="14" op_0_bw="3">
<![CDATA[
branch2074:0  %flat_array_24_V_loa_13 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_13"/></StgValue>
</operation>

<operation id="2172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="14" op_0_bw="3">
<![CDATA[
branch2073:0  %flat_array_23_V_loa_13 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_13"/></StgValue>
</operation>

<operation id="2173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="14" op_0_bw="3">
<![CDATA[
branch2072:0  %flat_array_22_V_loa_13 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_13"/></StgValue>
</operation>

<operation id="2174" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="14" op_0_bw="3">
<![CDATA[
branch2071:0  %flat_array_21_V_loa_13 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_13"/></StgValue>
</operation>

<operation id="2175" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="14" op_0_bw="3">
<![CDATA[
branch2070:0  %flat_array_20_V_loa_19 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_19"/></StgValue>
</operation>

<operation id="2176" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="14" op_0_bw="3">
<![CDATA[
branch2069:0  %flat_array_19_V_loa_19 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_19"/></StgValue>
</operation>

<operation id="2177" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="14" op_0_bw="3">
<![CDATA[
branch2068:0  %flat_array_18_V_loa_19 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_19"/></StgValue>
</operation>

<operation id="2178" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="14" op_0_bw="3">
<![CDATA[
branch2067:0  %flat_array_17_V_loa_19 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_19"/></StgValue>
</operation>

<operation id="2179" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="14" op_0_bw="3">
<![CDATA[
branch2066:0  %flat_array_16_V_loa_19 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_19"/></StgValue>
</operation>

<operation id="2180" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="14" op_0_bw="3">
<![CDATA[
branch2065:0  %flat_array_15_V_loa_19 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_19"/></StgValue>
</operation>

<operation id="2181" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="14" op_0_bw="3">
<![CDATA[
branch2064:0  %flat_array_14_V_loa_19 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_19"/></StgValue>
</operation>

<operation id="2182" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="14" op_0_bw="3">
<![CDATA[
branch2063:0  %flat_array_13_V_loa_19 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_19"/></StgValue>
</operation>

<operation id="2183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="14" op_0_bw="3">
<![CDATA[
branch2062:0  %flat_array_12_V_loa_19 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_19"/></StgValue>
</operation>

<operation id="2184" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="14" op_0_bw="3">
<![CDATA[
branch2061:0  %flat_array_11_V_loa_19 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_19"/></StgValue>
</operation>

<operation id="2185" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="14" op_0_bw="3">
<![CDATA[
branch2060:0  %flat_array_10_V_loa_19 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_19"/></StgValue>
</operation>

<operation id="2186" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="14" op_0_bw="3">
<![CDATA[
branch2059:0  %flat_array_9_V_load = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load"/></StgValue>
</operation>

<operation id="2187" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="14" op_0_bw="3">
<![CDATA[
branch2058:0  %flat_array_8_V_load = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load"/></StgValue>
</operation>

<operation id="2188" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="14" op_0_bw="3">
<![CDATA[
branch2057:0  %flat_array_7_V_load = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load"/></StgValue>
</operation>

<operation id="2189" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="14" op_0_bw="3">
<![CDATA[
branch2056:0  %flat_array_6_V_load = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load"/></StgValue>
</operation>

<operation id="2190" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="14" op_0_bw="3">
<![CDATA[
branch2055:0  %flat_array_5_V_load = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load"/></StgValue>
</operation>

<operation id="2191" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="14" op_0_bw="3">
<![CDATA[
branch2054:0  %flat_array_4_V_load = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load"/></StgValue>
</operation>

<operation id="2192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="14" op_0_bw="3">
<![CDATA[
branch2053:0  %flat_array_3_V_load = load i14* %flat_array_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load"/></StgValue>
</operation>

<operation id="2193" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="14" op_0_bw="3">
<![CDATA[
branch2052:0  %flat_array_2_V_load = load i14* %flat_array_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load"/></StgValue>
</operation>

<operation id="2194" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="14" op_0_bw="3">
<![CDATA[
branch2051:0  %flat_array_1_V_load = load i14* %flat_array_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load"/></StgValue>
</operation>

<operation id="2195" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="14" op_0_bw="3">
<![CDATA[
branch2099:0  %flat_array_49_V_loa_13 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_13"/></StgValue>
</operation>

<operation id="2196" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:2  %dense_1_weights_V_lo_8 = load i9* %dense_1_weights_V_ad_8, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_8"/></StgValue>
</operation>

<operation id="2197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:20  %zext_ln1117_20 = zext i15 %add_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_20"/></StgValue>
</operation>

<operation id="2198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:21  %dense_1_weights_V_ad_9 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_9"/></StgValue>
</operation>

<operation id="2199" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="14" op_0_bw="3">
<![CDATA[
branch2020:0  %flat_array_20_V_loa_18 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_18"/></StgValue>
</operation>

<operation id="2200" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="14" op_0_bw="3">
<![CDATA[
branch2019:0  %flat_array_19_V_loa_18 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_18"/></StgValue>
</operation>

<operation id="2201" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="14" op_0_bw="3">
<![CDATA[
branch2018:0  %flat_array_18_V_loa_18 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_18"/></StgValue>
</operation>

<operation id="2202" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="14" op_0_bw="3">
<![CDATA[
branch2017:0  %flat_array_17_V_loa_18 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_18"/></StgValue>
</operation>

<operation id="2203" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="14" op_0_bw="3">
<![CDATA[
branch2016:0  %flat_array_16_V_loa_18 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_18"/></StgValue>
</operation>

<operation id="2204" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="14" op_0_bw="3">
<![CDATA[
branch2015:0  %flat_array_15_V_loa_18 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_18"/></StgValue>
</operation>

<operation id="2205" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="14" op_0_bw="3">
<![CDATA[
branch2014:0  %flat_array_14_V_loa_18 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_18"/></StgValue>
</operation>

<operation id="2206" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="14" op_0_bw="3">
<![CDATA[
branch2013:0  %flat_array_13_V_loa_18 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_18"/></StgValue>
</operation>

<operation id="2207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="14" op_0_bw="3">
<![CDATA[
branch2012:0  %flat_array_12_V_loa_18 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_18"/></StgValue>
</operation>

<operation id="2208" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="14" op_0_bw="3">
<![CDATA[
branch2011:0  %flat_array_11_V_loa_18 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_18"/></StgValue>
</operation>

<operation id="2209" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="14" op_0_bw="3">
<![CDATA[
branch2010:0  %flat_array_10_V_loa_18 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_18"/></StgValue>
</operation>

<operation id="2210" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="14" op_0_bw="3">
<![CDATA[
branch2009:0  %flat_array_9_V_load_1 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_1"/></StgValue>
</operation>

<operation id="2211" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="14" op_0_bw="3">
<![CDATA[
branch2008:0  %flat_array_8_V_load_1 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_1"/></StgValue>
</operation>

<operation id="2212" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="14" op_0_bw="3">
<![CDATA[
branch2007:0  %flat_array_7_V_load_1 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_1"/></StgValue>
</operation>

<operation id="2213" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="14" op_0_bw="3">
<![CDATA[
branch2006:0  %flat_array_6_V_load_1 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_1"/></StgValue>
</operation>

<operation id="2214" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="14" op_0_bw="3">
<![CDATA[
branch2005:0  %flat_array_5_V_load_1 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_1"/></StgValue>
</operation>

<operation id="2215" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="14" op_0_bw="3">
<![CDATA[
branch2004:0  %flat_array_4_V_load_1 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_1"/></StgValue>
</operation>

<operation id="2216" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="14" op_0_bw="3">
<![CDATA[
branch2003:0  %flat_array_3_V_load_1 = load i14* %flat_array_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_1"/></StgValue>
</operation>

<operation id="2217" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="14" op_0_bw="3">
<![CDATA[
branch2002:0  %flat_array_2_V_load_1 = load i14* %flat_array_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_1"/></StgValue>
</operation>

<operation id="2218" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="14" op_0_bw="3">
<![CDATA[
branch2001:0  %flat_array_1_V_load_1 = load i14* %flat_array_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_1"/></StgValue>
</operation>

<operation id="2219" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:2  %dense_1_weights_V_lo_9 = load i9* %dense_1_weights_V_ad_9, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_9"/></StgValue>
</operation>

<operation id="2220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:20  %zext_ln1116_19 = zext i6 %tmp_17 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_19"/></StgValue>
</operation>

<operation id="2221" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:21  %phi_ln1116_6 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_6, i14 %flat_array_1_V_load_8, i14 %flat_array_2_V_load_10, i14 %flat_array_3_V_load_10, i14 %flat_array_4_V_load_10, i14 %flat_array_5_V_load_10, i14 %flat_array_6_V_load_10, i14 %flat_array_7_V_load_10, i14 %flat_array_8_V_load_10, i14 %flat_array_9_V_load_10, i14 %flat_array_10_V_loa_6, i14 %flat_array_11_V_loa_6, i14 %flat_array_12_V_loa_6, i14 %flat_array_13_V_loa_6, i14 %flat_array_14_V_loa_6, i14 %flat_array_15_V_loa_6, i14 %flat_array_16_V_loa_6, i14 %flat_array_17_V_loa_6, i14 %flat_array_18_V_loa_6, i14 %flat_array_19_V_loa_6, i14 %flat_array_20_V_loa_6, i14 %flat_array_21_V_loa_6, i14 %flat_array_22_V_loa_6, i14 %flat_array_23_V_loa_6, i14 %flat_array_24_V_loa_6, i14 %flat_array_25_V_loa_6, i14 %flat_array_26_V_loa_6, i14 %flat_array_27_V_loa_6, i14 %flat_array_28_V_loa_6, i14 %flat_array_29_V_loa_6, i14 %flat_array_30_V_loa_6, i14 %flat_array_31_V_loa_6, i14 %flat_array_32_V_loa_6, i14 %flat_array_33_V_loa_6, i14 %flat_array_34_V_loa_6, i14 %flat_array_35_V_loa_6, i14 %flat_array_36_V_loa_6, i14 %flat_array_37_V_loa_6, i14 %flat_array_38_V_loa_6, i14 %flat_array_39_V_loa_6, i14 %flat_array_40_V_loa_6, i14 %flat_array_41_V_loa_6, i14 %flat_array_42_V_loa_6, i14 %flat_array_43_V_loa_6, i14 %flat_array_44_V_loa_6, i14 %flat_array_45_V_loa_6, i14 %flat_array_46_V_loa_6, i14 %flat_array_47_V_loa_6, i14 %flat_array_48_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i7 %zext_ln1116_19)

]]></Node>
<StgValue><ssdm name="phi_ln1116_6"/></StgValue>
</operation>

<operation id="2222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:20  %zext_ln1116_20 = zext i6 %tmp_18 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_20"/></StgValue>
</operation>

<operation id="2223" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:21  %phi_ln1116_7 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_7, i14 %flat_array_1_V_load_9, i14 %flat_array_2_V_load_11, i14 %flat_array_3_V_load_11, i14 %flat_array_4_V_load_11, i14 %flat_array_5_V_load_11, i14 %flat_array_6_V_load_11, i14 %flat_array_7_V_load_11, i14 %flat_array_8_V_load_11, i14 %flat_array_9_V_load_11, i14 %flat_array_10_V_loa_7, i14 %flat_array_11_V_loa_7, i14 %flat_array_12_V_loa_7, i14 %flat_array_13_V_loa_7, i14 %flat_array_14_V_loa_7, i14 %flat_array_15_V_loa_7, i14 %flat_array_16_V_loa_7, i14 %flat_array_17_V_loa_7, i14 %flat_array_18_V_loa_7, i14 %flat_array_19_V_loa_7, i14 %flat_array_20_V_loa_7, i14 %flat_array_21_V_loa_7, i14 %flat_array_22_V_loa_7, i14 %flat_array_23_V_loa_7, i14 %flat_array_24_V_loa_7, i14 %flat_array_25_V_loa_7, i14 %flat_array_26_V_loa_7, i14 %flat_array_27_V_loa_7, i14 %flat_array_28_V_loa_7, i14 %flat_array_29_V_loa_7, i14 %flat_array_30_V_loa_7, i14 %flat_array_31_V_loa_7, i14 %flat_array_32_V_loa_7, i14 %flat_array_33_V_loa_7, i14 %flat_array_34_V_loa_7, i14 %flat_array_35_V_loa_7, i14 %flat_array_36_V_loa_7, i14 %flat_array_37_V_loa_7, i14 %flat_array_38_V_loa_7, i14 %flat_array_39_V_loa_7, i14 %flat_array_40_V_loa_7, i14 %flat_array_41_V_loa_7, i14 %flat_array_42_V_loa_7, i14 %flat_array_43_V_loa_7, i14 %flat_array_44_V_loa_7, i14 %flat_array_45_V_loa_7, i14 %flat_array_46_V_loa_7, i14 %flat_array_47_V_loa_7, i14 %flat_array_48_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i7 %zext_ln1116_20)

]]></Node>
<StgValue><ssdm name="phi_ln1116_7"/></StgValue>
</operation>

<operation id="2224" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="14" op_0_bw="3">
<![CDATA[
branch1698:0  %flat_array_48_V_loa_12 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_12"/></StgValue>
</operation>

<operation id="2225" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="14" op_0_bw="3">
<![CDATA[
branch1697:0  %flat_array_47_V_loa_12 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_12"/></StgValue>
</operation>

<operation id="2226" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="14" op_0_bw="3">
<![CDATA[
branch1696:0  %flat_array_46_V_loa_12 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_12"/></StgValue>
</operation>

<operation id="2227" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="14" op_0_bw="3">
<![CDATA[
branch1695:0  %flat_array_45_V_loa_12 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_12"/></StgValue>
</operation>

<operation id="2228" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="14" op_0_bw="3">
<![CDATA[
branch1694:0  %flat_array_44_V_loa_12 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_12"/></StgValue>
</operation>

<operation id="2229" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="14" op_0_bw="3">
<![CDATA[
branch1693:0  %flat_array_43_V_loa_12 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_12"/></StgValue>
</operation>

<operation id="2230" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="14" op_0_bw="3">
<![CDATA[
branch1692:0  %flat_array_42_V_loa_12 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_12"/></StgValue>
</operation>

<operation id="2231" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="14" op_0_bw="3">
<![CDATA[
branch1691:0  %flat_array_41_V_loa_12 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_12"/></StgValue>
</operation>

<operation id="2232" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="14" op_0_bw="3">
<![CDATA[
branch1690:0  %flat_array_40_V_loa_12 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_12"/></StgValue>
</operation>

<operation id="2233" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="14" op_0_bw="3">
<![CDATA[
branch1689:0  %flat_array_39_V_loa_12 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_12"/></StgValue>
</operation>

<operation id="2234" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="14" op_0_bw="3">
<![CDATA[
branch1688:0  %flat_array_38_V_loa_12 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_12"/></StgValue>
</operation>

<operation id="2235" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="14" op_0_bw="3">
<![CDATA[
branch1687:0  %flat_array_37_V_loa_12 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_12"/></StgValue>
</operation>

<operation id="2236" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="14" op_0_bw="3">
<![CDATA[
branch1686:0  %flat_array_36_V_loa_12 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_12"/></StgValue>
</operation>

<operation id="2237" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="14" op_0_bw="3">
<![CDATA[
branch1685:0  %flat_array_35_V_loa_12 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_12"/></StgValue>
</operation>

<operation id="2238" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="14" op_0_bw="3">
<![CDATA[
branch1684:0  %flat_array_34_V_loa_12 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_12"/></StgValue>
</operation>

<operation id="2239" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="14" op_0_bw="3">
<![CDATA[
branch1683:0  %flat_array_33_V_loa_12 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_12"/></StgValue>
</operation>

<operation id="2240" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="14" op_0_bw="3">
<![CDATA[
branch1682:0  %flat_array_32_V_loa_12 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_12"/></StgValue>
</operation>

<operation id="2241" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="14" op_0_bw="3">
<![CDATA[
branch1681:0  %flat_array_31_V_loa_12 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_12"/></StgValue>
</operation>

<operation id="2242" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="14" op_0_bw="3">
<![CDATA[
branch1680:0  %flat_array_30_V_loa_12 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_12"/></StgValue>
</operation>

<operation id="2243" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="14" op_0_bw="3">
<![CDATA[
branch1679:0  %flat_array_29_V_loa_12 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_12"/></StgValue>
</operation>

<operation id="2244" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="14" op_0_bw="3">
<![CDATA[
branch1678:0  %flat_array_28_V_loa_12 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_12"/></StgValue>
</operation>

<operation id="2245" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="14" op_0_bw="3">
<![CDATA[
branch1677:0  %flat_array_27_V_loa_12 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_12"/></StgValue>
</operation>

<operation id="2246" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="14" op_0_bw="3">
<![CDATA[
branch1676:0  %flat_array_26_V_loa_12 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_12"/></StgValue>
</operation>

<operation id="2247" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="14" op_0_bw="3">
<![CDATA[
branch1675:0  %flat_array_25_V_loa_12 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_12"/></StgValue>
</operation>

<operation id="2248" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="14" op_0_bw="3">
<![CDATA[
branch1674:0  %flat_array_24_V_loa_12 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_12"/></StgValue>
</operation>

<operation id="2249" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="14" op_0_bw="3">
<![CDATA[
branch1673:0  %flat_array_23_V_loa_12 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_12"/></StgValue>
</operation>

<operation id="2250" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="14" op_0_bw="3">
<![CDATA[
branch1672:0  %flat_array_22_V_loa_12 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_12"/></StgValue>
</operation>

<operation id="2251" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="14" op_0_bw="3">
<![CDATA[
branch1671:0  %flat_array_21_V_loa_12 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_12"/></StgValue>
</operation>

<operation id="2252" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="14" op_0_bw="3">
<![CDATA[
branch1699:0  %flat_array_49_V_loa_12 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_12"/></StgValue>
</operation>

<operation id="2253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:20  %zext_ln1116_25 = zext i6 %tmp_25 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_25"/></StgValue>
</operation>

<operation id="2254" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:21  %phi_ln1116_13 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_2_V_load_10, i14 %flat_array_3_V_load_10, i14 %flat_array_4_V_load_10, i14 %flat_array_5_V_load_10, i14 %flat_array_6_V_load_10, i14 %flat_array_7_V_load_10, i14 %flat_array_8_V_load_10, i14 %flat_array_9_V_load_10, i14 %flat_array_10_V_loa_6, i14 %flat_array_11_V_loa_6, i14 %flat_array_12_V_loa_6, i14 %flat_array_13_V_loa_6, i14 %flat_array_14_V_loa_6, i14 %flat_array_15_V_loa_6, i14 %flat_array_16_V_loa_6, i14 %flat_array_17_V_loa_6, i14 %flat_array_18_V_loa_6, i14 %flat_array_19_V_loa_6, i14 %flat_array_20_V_loa_6, i14 %flat_array_21_V_loa_6, i14 %flat_array_22_V_loa_6, i14 %flat_array_23_V_loa_6, i14 %flat_array_24_V_loa_6, i14 %flat_array_25_V_loa_6, i14 %flat_array_26_V_loa_6, i14 %flat_array_27_V_loa_6, i14 %flat_array_28_V_loa_6, i14 %flat_array_29_V_loa_6, i14 %flat_array_30_V_loa_6, i14 %flat_array_31_V_loa_6, i14 %flat_array_32_V_loa_6, i14 %flat_array_33_V_loa_6, i14 %flat_array_34_V_loa_6, i14 %flat_array_35_V_loa_6, i14 %flat_array_36_V_loa_6, i14 %flat_array_37_V_loa_6, i14 %flat_array_38_V_loa_6, i14 %flat_array_39_V_loa_6, i14 %flat_array_40_V_loa_6, i14 %flat_array_41_V_loa_6, i14 %flat_array_42_V_loa_6, i14 %flat_array_43_V_loa_6, i14 %flat_array_44_V_loa_6, i14 %flat_array_45_V_loa_6, i14 %flat_array_46_V_loa_6, i14 %flat_array_47_V_loa_6, i14 %flat_array_48_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i7 %zext_ln1116_25)

]]></Node>
<StgValue><ssdm name="phi_ln1116_13"/></StgValue>
</operation>

<operation id="2255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:20  %zext_ln1116_26 = zext i6 %tmp_26 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_26"/></StgValue>
</operation>

<operation id="2256" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:21  %phi_ln1116_14 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_2_V_load_11, i14 %flat_array_3_V_load_11, i14 %flat_array_4_V_load_11, i14 %flat_array_5_V_load_11, i14 %flat_array_6_V_load_11, i14 %flat_array_7_V_load_11, i14 %flat_array_8_V_load_11, i14 %flat_array_9_V_load_11, i14 %flat_array_10_V_loa_7, i14 %flat_array_11_V_loa_7, i14 %flat_array_12_V_loa_7, i14 %flat_array_13_V_loa_7, i14 %flat_array_14_V_loa_7, i14 %flat_array_15_V_loa_7, i14 %flat_array_16_V_loa_7, i14 %flat_array_17_V_loa_7, i14 %flat_array_18_V_loa_7, i14 %flat_array_19_V_loa_7, i14 %flat_array_20_V_loa_7, i14 %flat_array_21_V_loa_7, i14 %flat_array_22_V_loa_7, i14 %flat_array_23_V_loa_7, i14 %flat_array_24_V_loa_7, i14 %flat_array_25_V_loa_7, i14 %flat_array_26_V_loa_7, i14 %flat_array_27_V_loa_7, i14 %flat_array_28_V_loa_7, i14 %flat_array_29_V_loa_7, i14 %flat_array_30_V_loa_7, i14 %flat_array_31_V_loa_7, i14 %flat_array_32_V_loa_7, i14 %flat_array_33_V_loa_7, i14 %flat_array_34_V_loa_7, i14 %flat_array_35_V_loa_7, i14 %flat_array_36_V_loa_7, i14 %flat_array_37_V_loa_7, i14 %flat_array_38_V_loa_7, i14 %flat_array_39_V_loa_7, i14 %flat_array_40_V_loa_7, i14 %flat_array_41_V_loa_7, i14 %flat_array_42_V_loa_7, i14 %flat_array_43_V_loa_7, i14 %flat_array_44_V_loa_7, i14 %flat_array_45_V_loa_7, i14 %flat_array_46_V_loa_7, i14 %flat_array_47_V_loa_7, i14 %flat_array_48_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i7 %zext_ln1116_26)

]]></Node>
<StgValue><ssdm name="phi_ln1116_14"/></StgValue>
</operation>

<operation id="2257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:20  %zext_ln1116_31 = zext i6 %tmp_33 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_31"/></StgValue>
</operation>

<operation id="2258" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:21  %phi_ln1116_21 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_3_V_load_10, i14 %flat_array_4_V_load_10, i14 %flat_array_5_V_load_10, i14 %flat_array_6_V_load_10, i14 %flat_array_7_V_load_10, i14 %flat_array_8_V_load_10, i14 %flat_array_9_V_load_10, i14 %flat_array_10_V_loa_6, i14 %flat_array_11_V_loa_6, i14 %flat_array_12_V_loa_6, i14 %flat_array_13_V_loa_6, i14 %flat_array_14_V_loa_6, i14 %flat_array_15_V_loa_6, i14 %flat_array_16_V_loa_6, i14 %flat_array_17_V_loa_6, i14 %flat_array_18_V_loa_6, i14 %flat_array_19_V_loa_6, i14 %flat_array_20_V_loa_6, i14 %flat_array_21_V_loa_6, i14 %flat_array_22_V_loa_6, i14 %flat_array_23_V_loa_6, i14 %flat_array_24_V_loa_6, i14 %flat_array_25_V_loa_6, i14 %flat_array_26_V_loa_6, i14 %flat_array_27_V_loa_6, i14 %flat_array_28_V_loa_6, i14 %flat_array_29_V_loa_6, i14 %flat_array_30_V_loa_6, i14 %flat_array_31_V_loa_6, i14 %flat_array_32_V_loa_6, i14 %flat_array_33_V_loa_6, i14 %flat_array_34_V_loa_6, i14 %flat_array_35_V_loa_6, i14 %flat_array_36_V_loa_6, i14 %flat_array_37_V_loa_6, i14 %flat_array_38_V_loa_6, i14 %flat_array_39_V_loa_6, i14 %flat_array_40_V_loa_6, i14 %flat_array_41_V_loa_6, i14 %flat_array_42_V_loa_6, i14 %flat_array_43_V_loa_6, i14 %flat_array_44_V_loa_6, i14 %flat_array_45_V_loa_6, i14 %flat_array_46_V_loa_6, i14 %flat_array_47_V_loa_6, i14 %flat_array_48_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i7 %zext_ln1116_31)

]]></Node>
<StgValue><ssdm name="phi_ln1116_21"/></StgValue>
</operation>

<operation id="2259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:20  %zext_ln1116_32 = zext i6 %tmp_34 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_32"/></StgValue>
</operation>

<operation id="2260" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:21  %phi_ln1116_22 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_3_V_load_11, i14 %flat_array_4_V_load_11, i14 %flat_array_5_V_load_11, i14 %flat_array_6_V_load_11, i14 %flat_array_7_V_load_11, i14 %flat_array_8_V_load_11, i14 %flat_array_9_V_load_11, i14 %flat_array_10_V_loa_7, i14 %flat_array_11_V_loa_7, i14 %flat_array_12_V_loa_7, i14 %flat_array_13_V_loa_7, i14 %flat_array_14_V_loa_7, i14 %flat_array_15_V_loa_7, i14 %flat_array_16_V_loa_7, i14 %flat_array_17_V_loa_7, i14 %flat_array_18_V_loa_7, i14 %flat_array_19_V_loa_7, i14 %flat_array_20_V_loa_7, i14 %flat_array_21_V_loa_7, i14 %flat_array_22_V_loa_7, i14 %flat_array_23_V_loa_7, i14 %flat_array_24_V_loa_7, i14 %flat_array_25_V_loa_7, i14 %flat_array_26_V_loa_7, i14 %flat_array_27_V_loa_7, i14 %flat_array_28_V_loa_7, i14 %flat_array_29_V_loa_7, i14 %flat_array_30_V_loa_7, i14 %flat_array_31_V_loa_7, i14 %flat_array_32_V_loa_7, i14 %flat_array_33_V_loa_7, i14 %flat_array_34_V_loa_7, i14 %flat_array_35_V_loa_7, i14 %flat_array_36_V_loa_7, i14 %flat_array_37_V_loa_7, i14 %flat_array_38_V_loa_7, i14 %flat_array_39_V_loa_7, i14 %flat_array_40_V_loa_7, i14 %flat_array_41_V_loa_7, i14 %flat_array_42_V_loa_7, i14 %flat_array_43_V_loa_7, i14 %flat_array_44_V_loa_7, i14 %flat_array_45_V_loa_7, i14 %flat_array_46_V_loa_7, i14 %flat_array_47_V_loa_7, i14 %flat_array_48_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i7 %zext_ln1116_32)

]]></Node>
<StgValue><ssdm name="phi_ln1116_22"/></StgValue>
</operation>

<operation id="2261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:20  %zext_ln1116_37 = zext i6 %tmp_45 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_37"/></StgValue>
</operation>

<operation id="2262" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:21  %phi_ln1116_29 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_4_V_load_10, i14 %flat_array_5_V_load_10, i14 %flat_array_6_V_load_10, i14 %flat_array_7_V_load_10, i14 %flat_array_8_V_load_10, i14 %flat_array_9_V_load_10, i14 %flat_array_10_V_loa_6, i14 %flat_array_11_V_loa_6, i14 %flat_array_12_V_loa_6, i14 %flat_array_13_V_loa_6, i14 %flat_array_14_V_loa_6, i14 %flat_array_15_V_loa_6, i14 %flat_array_16_V_loa_6, i14 %flat_array_17_V_loa_6, i14 %flat_array_18_V_loa_6, i14 %flat_array_19_V_loa_6, i14 %flat_array_20_V_loa_6, i14 %flat_array_21_V_loa_6, i14 %flat_array_22_V_loa_6, i14 %flat_array_23_V_loa_6, i14 %flat_array_24_V_loa_6, i14 %flat_array_25_V_loa_6, i14 %flat_array_26_V_loa_6, i14 %flat_array_27_V_loa_6, i14 %flat_array_28_V_loa_6, i14 %flat_array_29_V_loa_6, i14 %flat_array_30_V_loa_6, i14 %flat_array_31_V_loa_6, i14 %flat_array_32_V_loa_6, i14 %flat_array_33_V_loa_6, i14 %flat_array_34_V_loa_6, i14 %flat_array_35_V_loa_6, i14 %flat_array_36_V_loa_6, i14 %flat_array_37_V_loa_6, i14 %flat_array_38_V_loa_6, i14 %flat_array_39_V_loa_6, i14 %flat_array_40_V_loa_6, i14 %flat_array_41_V_loa_6, i14 %flat_array_42_V_loa_6, i14 %flat_array_43_V_loa_6, i14 %flat_array_44_V_loa_6, i14 %flat_array_45_V_loa_6, i14 %flat_array_46_V_loa_6, i14 %flat_array_47_V_loa_6, i14 %flat_array_48_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i7 %zext_ln1116_37)

]]></Node>
<StgValue><ssdm name="phi_ln1116_29"/></StgValue>
</operation>

<operation id="2263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:20  %zext_ln1116_38 = zext i6 %tmp_47 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_38"/></StgValue>
</operation>

<operation id="2264" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:21  %phi_ln1116_30 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_4_V_load_11, i14 %flat_array_5_V_load_11, i14 %flat_array_6_V_load_11, i14 %flat_array_7_V_load_11, i14 %flat_array_8_V_load_11, i14 %flat_array_9_V_load_11, i14 %flat_array_10_V_loa_7, i14 %flat_array_11_V_loa_7, i14 %flat_array_12_V_loa_7, i14 %flat_array_13_V_loa_7, i14 %flat_array_14_V_loa_7, i14 %flat_array_15_V_loa_7, i14 %flat_array_16_V_loa_7, i14 %flat_array_17_V_loa_7, i14 %flat_array_18_V_loa_7, i14 %flat_array_19_V_loa_7, i14 %flat_array_20_V_loa_7, i14 %flat_array_21_V_loa_7, i14 %flat_array_22_V_loa_7, i14 %flat_array_23_V_loa_7, i14 %flat_array_24_V_loa_7, i14 %flat_array_25_V_loa_7, i14 %flat_array_26_V_loa_7, i14 %flat_array_27_V_loa_7, i14 %flat_array_28_V_loa_7, i14 %flat_array_29_V_loa_7, i14 %flat_array_30_V_loa_7, i14 %flat_array_31_V_loa_7, i14 %flat_array_32_V_loa_7, i14 %flat_array_33_V_loa_7, i14 %flat_array_34_V_loa_7, i14 %flat_array_35_V_loa_7, i14 %flat_array_36_V_loa_7, i14 %flat_array_37_V_loa_7, i14 %flat_array_38_V_loa_7, i14 %flat_array_39_V_loa_7, i14 %flat_array_40_V_loa_7, i14 %flat_array_41_V_loa_7, i14 %flat_array_42_V_loa_7, i14 %flat_array_43_V_loa_7, i14 %flat_array_44_V_loa_7, i14 %flat_array_45_V_loa_7, i14 %flat_array_46_V_loa_7, i14 %flat_array_47_V_loa_7, i14 %flat_array_48_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i7 %zext_ln1116_38)

]]></Node>
<StgValue><ssdm name="phi_ln1116_30"/></StgValue>
</operation>

<operation id="2265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4543" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:20  %zext_ln1116_43 = zext i6 %tmp_61 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_43"/></StgValue>
</operation>

<operation id="2266" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4544" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:21  %phi_ln1116_37 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_5_V_load_10, i14 %flat_array_6_V_load_10, i14 %flat_array_7_V_load_10, i14 %flat_array_8_V_load_10, i14 %flat_array_9_V_load_10, i14 %flat_array_10_V_loa_6, i14 %flat_array_11_V_loa_6, i14 %flat_array_12_V_loa_6, i14 %flat_array_13_V_loa_6, i14 %flat_array_14_V_loa_6, i14 %flat_array_15_V_loa_6, i14 %flat_array_16_V_loa_6, i14 %flat_array_17_V_loa_6, i14 %flat_array_18_V_loa_6, i14 %flat_array_19_V_loa_6, i14 %flat_array_20_V_loa_6, i14 %flat_array_21_V_loa_6, i14 %flat_array_22_V_loa_6, i14 %flat_array_23_V_loa_6, i14 %flat_array_24_V_loa_6, i14 %flat_array_25_V_loa_6, i14 %flat_array_26_V_loa_6, i14 %flat_array_27_V_loa_6, i14 %flat_array_28_V_loa_6, i14 %flat_array_29_V_loa_6, i14 %flat_array_30_V_loa_6, i14 %flat_array_31_V_loa_6, i14 %flat_array_32_V_loa_6, i14 %flat_array_33_V_loa_6, i14 %flat_array_34_V_loa_6, i14 %flat_array_35_V_loa_6, i14 %flat_array_36_V_loa_6, i14 %flat_array_37_V_loa_6, i14 %flat_array_38_V_loa_6, i14 %flat_array_39_V_loa_6, i14 %flat_array_40_V_loa_6, i14 %flat_array_41_V_loa_6, i14 %flat_array_42_V_loa_6, i14 %flat_array_43_V_loa_6, i14 %flat_array_44_V_loa_6, i14 %flat_array_45_V_loa_6, i14 %flat_array_46_V_loa_6, i14 %flat_array_47_V_loa_6, i14 %flat_array_48_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i14 %flat_array_49_V_loa_6, i7 %zext_ln1116_43)

]]></Node>
<StgValue><ssdm name="phi_ln1116_37"/></StgValue>
</operation>

<operation id="2267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4593" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:20  %zext_ln1116_44 = zext i6 %tmp_63 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1116_44"/></StgValue>
</operation>

<operation id="2268" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="14" op_66_bw="14" op_67_bw="14" op_68_bw="14" op_69_bw="14" op_70_bw="14" op_71_bw="14" op_72_bw="14" op_73_bw="14" op_74_bw="14" op_75_bw="14" op_76_bw="14" op_77_bw="14" op_78_bw="14" op_79_bw="14" op_80_bw="14" op_81_bw="14" op_82_bw="14" op_83_bw="14" op_84_bw="14" op_85_bw="14" op_86_bw="14" op_87_bw="14" op_88_bw="14" op_89_bw="14" op_90_bw="14" op_91_bw="14" op_92_bw="14" op_93_bw="14" op_94_bw="14" op_95_bw="14" op_96_bw="14" op_97_bw="14" op_98_bw="14" op_99_bw="14" op_100_bw="14" op_101_bw="14" op_102_bw="14" op_103_bw="14" op_104_bw="14" op_105_bw="14" op_106_bw="14" op_107_bw="14" op_108_bw="14" op_109_bw="14" op_110_bw="14" op_111_bw="14" op_112_bw="14" op_113_bw="14" op_114_bw="14" op_115_bw="14" op_116_bw="14" op_117_bw="14" op_118_bw="14" op_119_bw="14" op_120_bw="14" op_121_bw="14" op_122_bw="14" op_123_bw="14" op_124_bw="14" op_125_bw="14" op_126_bw="14" op_127_bw="14" op_128_bw="14" op_129_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:21  %phi_ln1116_38 = call i14 @_ssdm_op_Mux.ap_auto.128i14.i7(i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_5_V_load_11, i14 %flat_array_6_V_load_11, i14 %flat_array_7_V_load_11, i14 %flat_array_8_V_load_11, i14 %flat_array_9_V_load_11, i14 %flat_array_10_V_loa_7, i14 %flat_array_11_V_loa_7, i14 %flat_array_12_V_loa_7, i14 %flat_array_13_V_loa_7, i14 %flat_array_14_V_loa_7, i14 %flat_array_15_V_loa_7, i14 %flat_array_16_V_loa_7, i14 %flat_array_17_V_loa_7, i14 %flat_array_18_V_loa_7, i14 %flat_array_19_V_loa_7, i14 %flat_array_20_V_loa_7, i14 %flat_array_21_V_loa_7, i14 %flat_array_22_V_loa_7, i14 %flat_array_23_V_loa_7, i14 %flat_array_24_V_loa_7, i14 %flat_array_25_V_loa_7, i14 %flat_array_26_V_loa_7, i14 %flat_array_27_V_loa_7, i14 %flat_array_28_V_loa_7, i14 %flat_array_29_V_loa_7, i14 %flat_array_30_V_loa_7, i14 %flat_array_31_V_loa_7, i14 %flat_array_32_V_loa_7, i14 %flat_array_33_V_loa_7, i14 %flat_array_34_V_loa_7, i14 %flat_array_35_V_loa_7, i14 %flat_array_36_V_loa_7, i14 %flat_array_37_V_loa_7, i14 %flat_array_38_V_loa_7, i14 %flat_array_39_V_loa_7, i14 %flat_array_40_V_loa_7, i14 %flat_array_41_V_loa_7, i14 %flat_array_42_V_loa_7, i14 %flat_array_43_V_loa_7, i14 %flat_array_44_V_loa_7, i14 %flat_array_45_V_loa_7, i14 %flat_array_46_V_loa_7, i14 %flat_array_47_V_loa_7, i14 %flat_array_48_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i14 %flat_array_49_V_loa_7, i7 %zext_ln1116_44)

]]></Node>
<StgValue><ssdm name="phi_ln1116_38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="2269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="23" op_0_bw="14">
<![CDATA[
FLAT_LOOP:859  %sext_ln1192_10 = sext i14 %tmp_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="2270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="23" op_0_bw="9">
<![CDATA[
FLAT_LOOP:861  %sext_ln1192_11 = sext i9 %dense_1_weights_V_lo_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="2271" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:862  %mul_ln1192_5 = mul i23 %sext_ln1192_11, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="2272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:866  %shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_24, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="2273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="23" op_0_bw="22">
<![CDATA[
FLAT_LOOP:867  %sext_ln728_5 = sext i22 %shl_ln728_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="2274" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:868  %add_ln1192_5 = add i23 %sext_ln728_5, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="2275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:869  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_5, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:870  %trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_5, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="2277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:871  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_5, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:872  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="14" op_0_bw="1">
<![CDATA[
FLAT_LOOP:873  %zext_ln415_5 = zext i1 %tmp_107 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="2280" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
FLAT_LOOP:874  %add_ln415_5 = add i14 %zext_ln415_5, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="2281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:875  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2282" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:876  %xor_ln416_17 = xor i1 %tmp_108, true

]]></Node>
<StgValue><ssdm name="xor_ln416_17"/></StgValue>
</operation>

<operation id="2283" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:877  %and_ln416_5 = and i1 %tmp_106, %xor_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln416_5"/></StgValue>
</operation>

<operation id="2284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:878  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:879  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_5, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:880  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_5, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2287" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:881  %xor_ln779_5 = xor i1 %tmp_111, true

]]></Node>
<StgValue><ssdm name="xor_ln779_5"/></StgValue>
</operation>

<operation id="2288" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:882  %xor_ln416_18 = xor i1 %tmp_106, true

]]></Node>
<StgValue><ssdm name="xor_ln416_18"/></StgValue>
</operation>

<operation id="2289" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:883  %or_ln416_13 = or i1 %tmp_108, %xor_ln416_18

]]></Node>
<StgValue><ssdm name="or_ln416_13"/></StgValue>
</operation>

<operation id="2290" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:884  %or_ln416_5 = or i1 %or_ln416_13, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="or_ln416_5"/></StgValue>
</operation>

<operation id="2291" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:885  %and_ln416_55 = and i1 %tmp_110, %or_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln416_55"/></StgValue>
</operation>

<operation id="2292" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:886  %and_ln781_5 = and i1 %and_ln416_5, %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="2293" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:887  %xor_ln785_12 = xor i1 %tmp_110, %and_ln416_5

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="2294" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:888  %or_ln785_5 = or i1 %tmp_109, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="2295" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:889  %xor_ln785_13 = xor i1 %tmp_105, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="2296" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:890  %and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="and_ln785_5"/></StgValue>
</operation>

<operation id="2297" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:891  %and_ln786_5 = and i1 %tmp_109, %and_ln416_55

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="2298" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:892  %or_ln786_5 = or i1 %and_ln781_5, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="2299" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:893  %xor_ln786_10 = xor i1 %or_ln786_5, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="2300" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:894  %and_ln786_55 = and i1 %tmp_105, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_55"/></StgValue>
</operation>

<operation id="2301" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:895  %or_ln340_25 = or i1 %and_ln786_55, %and_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="2302" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:896  %or_ln340_26 = or i1 %and_ln786_5, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="2303" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:897  %or_ln340_27 = or i1 %or_ln340_26, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="2304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="23" op_0_bw="14">
<![CDATA[
FLAT_LOOP:1009  %sext_ln1192_12 = sext i14 %tmp_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="2305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="23" op_0_bw="9">
<![CDATA[
FLAT_LOOP:1011  %sext_ln1192_13 = sext i9 %dense_1_weights_V_lo_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="2306" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:1012  %mul_ln1192_6 = mul i23 %sext_ln1192_13, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="2307" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1013  %select_ln340_25 = select i1 %or_ln340_25, i14 8191, i14 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="2308" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1014  %select_ln388_10 = select i1 %and_ln786_55, i14 -8192, i14 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="2309" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1015  %select_ln340_26 = select i1 %or_ln340_27, i14 %select_ln340_25, i14 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="2310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:1016  %shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_26, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="2311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="23" op_0_bw="22">
<![CDATA[
FLAT_LOOP:1017  %sext_ln728_6 = sext i22 %shl_ln728_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="2312" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:1018  %add_ln1192_6 = add i23 %sext_ln728_6, %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="2313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1019  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_6, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:1020  %trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_6, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="2315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1021  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_6, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1022  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="14" op_0_bw="1">
<![CDATA[
FLAT_LOOP:1023  %zext_ln415_6 = zext i1 %tmp_114 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="2318" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
FLAT_LOOP:1024  %add_ln415_6 = add i14 %zext_ln415_6, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="2319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1025  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2320" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1026  %xor_ln416_19 = xor i1 %tmp_115, true

]]></Node>
<StgValue><ssdm name="xor_ln416_19"/></StgValue>
</operation>

<operation id="2321" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1027  %and_ln416_6 = and i1 %tmp_113, %xor_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln416_6"/></StgValue>
</operation>

<operation id="2322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1028  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1029  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_6, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1030  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_6, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2325" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1031  %xor_ln779_6 = xor i1 %tmp_118, true

]]></Node>
<StgValue><ssdm name="xor_ln779_6"/></StgValue>
</operation>

<operation id="2326" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1032  %xor_ln416_20 = xor i1 %tmp_113, true

]]></Node>
<StgValue><ssdm name="xor_ln416_20"/></StgValue>
</operation>

<operation id="2327" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1033  %or_ln416_14 = or i1 %tmp_115, %xor_ln416_20

]]></Node>
<StgValue><ssdm name="or_ln416_14"/></StgValue>
</operation>

<operation id="2328" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1034  %or_ln416_6 = or i1 %or_ln416_14, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="or_ln416_6"/></StgValue>
</operation>

<operation id="2329" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1035  %and_ln416_56 = and i1 %tmp_117, %or_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln416_56"/></StgValue>
</operation>

<operation id="2330" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1041  %and_ln786_6 = and i1 %tmp_116, %and_ln416_56

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="2331" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="14" op_0_bw="3">
<![CDATA[
branch2098:0  %flat_array_48_V_loa_13 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_13"/></StgValue>
</operation>

<operation id="2332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0">
<![CDATA[
branch2098:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2333" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="14" op_0_bw="3">
<![CDATA[
branch2097:0  %flat_array_47_V_loa_13 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_13"/></StgValue>
</operation>

<operation id="2334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
branch2097:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2335" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="14" op_0_bw="3">
<![CDATA[
branch2096:0  %flat_array_46_V_loa_13 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_13"/></StgValue>
</operation>

<operation id="2336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0">
<![CDATA[
branch2096:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2337" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="14" op_0_bw="3">
<![CDATA[
branch2095:0  %flat_array_45_V_loa_13 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_13"/></StgValue>
</operation>

<operation id="2338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0">
<![CDATA[
branch2095:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2339" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="14" op_0_bw="3">
<![CDATA[
branch2094:0  %flat_array_44_V_loa_13 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_13"/></StgValue>
</operation>

<operation id="2340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
branch2094:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2341" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="14" op_0_bw="3">
<![CDATA[
branch2093:0  %flat_array_43_V_loa_13 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_13"/></StgValue>
</operation>

<operation id="2342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
branch2093:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2343" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="14" op_0_bw="3">
<![CDATA[
branch2092:0  %flat_array_42_V_loa_13 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_13"/></StgValue>
</operation>

<operation id="2344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
branch2092:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2345" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="14" op_0_bw="3">
<![CDATA[
branch2091:0  %flat_array_41_V_loa_13 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_13"/></StgValue>
</operation>

<operation id="2346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
branch2091:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2347" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="14" op_0_bw="3">
<![CDATA[
branch2090:0  %flat_array_40_V_loa_13 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_13"/></StgValue>
</operation>

<operation id="2348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
branch2090:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2349" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="14" op_0_bw="3">
<![CDATA[
branch2089:0  %flat_array_39_V_loa_13 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_13"/></StgValue>
</operation>

<operation id="2350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
branch2089:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2351" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="14" op_0_bw="3">
<![CDATA[
branch2088:0  %flat_array_38_V_loa_13 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_13"/></StgValue>
</operation>

<operation id="2352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
branch2088:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2353" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="14" op_0_bw="3">
<![CDATA[
branch2087:0  %flat_array_37_V_loa_13 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_13"/></StgValue>
</operation>

<operation id="2354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
branch2087:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2355" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="14" op_0_bw="3">
<![CDATA[
branch2086:0  %flat_array_36_V_loa_13 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_13"/></StgValue>
</operation>

<operation id="2356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0">
<![CDATA[
branch2086:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2357" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="14" op_0_bw="3">
<![CDATA[
branch2085:0  %flat_array_35_V_loa_13 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_13"/></StgValue>
</operation>

<operation id="2358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
branch2085:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2359" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="14" op_0_bw="3">
<![CDATA[
branch2084:0  %flat_array_34_V_loa_13 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_13"/></StgValue>
</operation>

<operation id="2360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
branch2084:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2361" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="14" op_0_bw="3">
<![CDATA[
branch2083:0  %flat_array_33_V_loa_13 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_13"/></StgValue>
</operation>

<operation id="2362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0">
<![CDATA[
branch2083:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2363" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="14" op_0_bw="3">
<![CDATA[
branch2082:0  %flat_array_32_V_loa_13 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_13"/></StgValue>
</operation>

<operation id="2364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
branch2082:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2365" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="14" op_0_bw="3">
<![CDATA[
branch2081:0  %flat_array_31_V_loa_13 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_13"/></StgValue>
</operation>

<operation id="2366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0">
<![CDATA[
branch2081:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2367" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="3">
<![CDATA[
branch2080:0  %flat_array_30_V_loa_13 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_13"/></StgValue>
</operation>

<operation id="2368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0">
<![CDATA[
branch2080:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2369" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="14" op_0_bw="3">
<![CDATA[
branch2079:0  %flat_array_29_V_loa_13 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_13"/></StgValue>
</operation>

<operation id="2370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0">
<![CDATA[
branch2079:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2371" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="14" op_0_bw="3">
<![CDATA[
branch2078:0  %flat_array_28_V_loa_13 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_13"/></StgValue>
</operation>

<operation id="2372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0">
<![CDATA[
branch2078:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2373" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="14" op_0_bw="3">
<![CDATA[
branch2077:0  %flat_array_27_V_loa_13 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_13"/></StgValue>
</operation>

<operation id="2374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
branch2077:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2375" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="14" op_0_bw="3">
<![CDATA[
branch2076:0  %flat_array_26_V_loa_13 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_13"/></StgValue>
</operation>

<operation id="2376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
branch2076:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2377" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="14" op_0_bw="3">
<![CDATA[
branch2075:0  %flat_array_25_V_loa_13 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_13"/></StgValue>
</operation>

<operation id="2378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0">
<![CDATA[
branch2075:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2379" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="14" op_0_bw="3">
<![CDATA[
branch2074:0  %flat_array_24_V_loa_13 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_13"/></StgValue>
</operation>

<operation id="2380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0">
<![CDATA[
branch2074:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2381" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="14" op_0_bw="3">
<![CDATA[
branch2073:0  %flat_array_23_V_loa_13 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_13"/></StgValue>
</operation>

<operation id="2382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
branch2073:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2383" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="14" op_0_bw="3">
<![CDATA[
branch2072:0  %flat_array_22_V_loa_13 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_13"/></StgValue>
</operation>

<operation id="2384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0">
<![CDATA[
branch2072:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2385" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="14" op_0_bw="3">
<![CDATA[
branch2071:0  %flat_array_21_V_loa_13 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_13"/></StgValue>
</operation>

<operation id="2386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0">
<![CDATA[
branch2071:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2387" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="14" op_0_bw="3">
<![CDATA[
branch2070:0  %flat_array_20_V_loa_19 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_19"/></StgValue>
</operation>

<operation id="2388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0">
<![CDATA[
branch2070:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2389" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="14" op_0_bw="3">
<![CDATA[
branch2069:0  %flat_array_19_V_loa_19 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_19"/></StgValue>
</operation>

<operation id="2390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
branch2069:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2391" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="14" op_0_bw="3">
<![CDATA[
branch2068:0  %flat_array_18_V_loa_19 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_19"/></StgValue>
</operation>

<operation id="2392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0">
<![CDATA[
branch2068:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2393" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="14" op_0_bw="3">
<![CDATA[
branch2067:0  %flat_array_17_V_loa_19 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_19"/></StgValue>
</operation>

<operation id="2394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0">
<![CDATA[
branch2067:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2395" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="14" op_0_bw="3">
<![CDATA[
branch2066:0  %flat_array_16_V_loa_19 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_19"/></StgValue>
</operation>

<operation id="2396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="0">
<![CDATA[
branch2066:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2397" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="14" op_0_bw="3">
<![CDATA[
branch2065:0  %flat_array_15_V_loa_19 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_19"/></StgValue>
</operation>

<operation id="2398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
branch2065:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2399" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="14" op_0_bw="3">
<![CDATA[
branch2064:0  %flat_array_14_V_loa_19 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_19"/></StgValue>
</operation>

<operation id="2400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0">
<![CDATA[
branch2064:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2401" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="14" op_0_bw="3">
<![CDATA[
branch2063:0  %flat_array_13_V_loa_19 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_19"/></StgValue>
</operation>

<operation id="2402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0">
<![CDATA[
branch2063:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2403" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="14" op_0_bw="3">
<![CDATA[
branch2062:0  %flat_array_12_V_loa_19 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_19"/></StgValue>
</operation>

<operation id="2404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0">
<![CDATA[
branch2062:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2405" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="14" op_0_bw="3">
<![CDATA[
branch2061:0  %flat_array_11_V_loa_19 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_19"/></StgValue>
</operation>

<operation id="2406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
branch2061:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2407" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="14" op_0_bw="3">
<![CDATA[
branch2060:0  %flat_array_10_V_loa_19 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_19"/></StgValue>
</operation>

<operation id="2408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0">
<![CDATA[
branch2060:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2409" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="14" op_0_bw="3">
<![CDATA[
branch2059:0  %flat_array_9_V_load = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load"/></StgValue>
</operation>

<operation id="2410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
branch2059:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2411" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="14" op_0_bw="3">
<![CDATA[
branch2058:0  %flat_array_8_V_load = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load"/></StgValue>
</operation>

<operation id="2412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0">
<![CDATA[
branch2058:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2413" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="14" op_0_bw="3">
<![CDATA[
branch2057:0  %flat_array_7_V_load = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load"/></StgValue>
</operation>

<operation id="2414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0">
<![CDATA[
branch2057:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2415" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="14" op_0_bw="3">
<![CDATA[
branch2056:0  %flat_array_6_V_load = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load"/></StgValue>
</operation>

<operation id="2416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0">
<![CDATA[
branch2056:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2417" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="14" op_0_bw="3">
<![CDATA[
branch2055:0  %flat_array_5_V_load = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load"/></StgValue>
</operation>

<operation id="2418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
branch2055:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2419" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="14" op_0_bw="3">
<![CDATA[
branch2054:0  %flat_array_4_V_load = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load"/></StgValue>
</operation>

<operation id="2420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
branch2054:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2421" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="14" op_0_bw="3">
<![CDATA[
branch2053:0  %flat_array_3_V_load = load i14* %flat_array_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load"/></StgValue>
</operation>

<operation id="2422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
branch2053:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2423" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="14" op_0_bw="3">
<![CDATA[
branch2052:0  %flat_array_2_V_load = load i14* %flat_array_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load"/></StgValue>
</operation>

<operation id="2424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
branch2052:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2425" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="14" op_0_bw="3">
<![CDATA[
branch2051:0  %flat_array_1_V_load = load i14* %flat_array_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load"/></StgValue>
</operation>

<operation id="2426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch2051:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2427" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="14" op_0_bw="3">
<![CDATA[
branch2099:0  %flat_array_49_V_loa_13 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_13"/></StgValue>
</operation>

<operation id="2428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0">
<![CDATA[
branch2099:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2429" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:2  %dense_1_weights_V_lo_8 = load i9* %dense_1_weights_V_ad_8, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_8"/></StgValue>
</operation>

<operation id="2430" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="14" op_0_bw="3">
<![CDATA[
branch2020:0  %flat_array_20_V_loa_18 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_18"/></StgValue>
</operation>

<operation id="2431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0">
<![CDATA[
branch2020:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2432" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="14" op_0_bw="3">
<![CDATA[
branch2019:0  %flat_array_19_V_loa_18 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_18"/></StgValue>
</operation>

<operation id="2433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0">
<![CDATA[
branch2019:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2434" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="14" op_0_bw="3">
<![CDATA[
branch2018:0  %flat_array_18_V_loa_18 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_18"/></StgValue>
</operation>

<operation id="2435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0">
<![CDATA[
branch2018:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2436" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="14" op_0_bw="3">
<![CDATA[
branch2017:0  %flat_array_17_V_loa_18 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_18"/></StgValue>
</operation>

<operation id="2437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0">
<![CDATA[
branch2017:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2438" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="14" op_0_bw="3">
<![CDATA[
branch2016:0  %flat_array_16_V_loa_18 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_18"/></StgValue>
</operation>

<operation id="2439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
branch2016:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2440" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="14" op_0_bw="3">
<![CDATA[
branch2015:0  %flat_array_15_V_loa_18 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_18"/></StgValue>
</operation>

<operation id="2441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
branch2015:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2442" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="14" op_0_bw="3">
<![CDATA[
branch2014:0  %flat_array_14_V_loa_18 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_18"/></StgValue>
</operation>

<operation id="2443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
branch2014:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2444" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="14" op_0_bw="3">
<![CDATA[
branch2013:0  %flat_array_13_V_loa_18 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_18"/></StgValue>
</operation>

<operation id="2445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0">
<![CDATA[
branch2013:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2446" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="14" op_0_bw="3">
<![CDATA[
branch2012:0  %flat_array_12_V_loa_18 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_18"/></StgValue>
</operation>

<operation id="2447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
branch2012:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2448" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="14" op_0_bw="3">
<![CDATA[
branch2011:0  %flat_array_11_V_loa_18 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_18"/></StgValue>
</operation>

<operation id="2449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0">
<![CDATA[
branch2011:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2450" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="14" op_0_bw="3">
<![CDATA[
branch2010:0  %flat_array_10_V_loa_18 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_18"/></StgValue>
</operation>

<operation id="2451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0">
<![CDATA[
branch2010:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2452" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="14" op_0_bw="3">
<![CDATA[
branch2009:0  %flat_array_9_V_load_1 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_1"/></StgValue>
</operation>

<operation id="2453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0">
<![CDATA[
branch2009:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2454" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="14" op_0_bw="3">
<![CDATA[
branch2008:0  %flat_array_8_V_load_1 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_1"/></StgValue>
</operation>

<operation id="2455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
branch2008:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2456" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="14" op_0_bw="3">
<![CDATA[
branch2007:0  %flat_array_7_V_load_1 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_1"/></StgValue>
</operation>

<operation id="2457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
branch2007:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2458" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="14" op_0_bw="3">
<![CDATA[
branch2006:0  %flat_array_6_V_load_1 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_1"/></StgValue>
</operation>

<operation id="2459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0">
<![CDATA[
branch2006:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2460" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="14" op_0_bw="3">
<![CDATA[
branch2005:0  %flat_array_5_V_load_1 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_1"/></StgValue>
</operation>

<operation id="2461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
branch2005:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2462" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="14" op_0_bw="3">
<![CDATA[
branch2004:0  %flat_array_4_V_load_1 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_1"/></StgValue>
</operation>

<operation id="2463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
branch2004:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2464" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="14" op_0_bw="3">
<![CDATA[
branch2003:0  %flat_array_3_V_load_1 = load i14* %flat_array_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_1"/></StgValue>
</operation>

<operation id="2465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0">
<![CDATA[
branch2003:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2466" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="14" op_0_bw="3">
<![CDATA[
branch2002:0  %flat_array_2_V_load_1 = load i14* %flat_array_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_1"/></StgValue>
</operation>

<operation id="2467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0">
<![CDATA[
branch2002:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2468" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="14" op_0_bw="3">
<![CDATA[
branch2001:0  %flat_array_1_V_load_1 = load i14* %flat_array_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V_load_1"/></StgValue>
</operation>

<operation id="2469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0">
<![CDATA[
branch2001:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2470" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:2  %dense_1_weights_V_lo_9 = load i9* %dense_1_weights_V_ad_9, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_9"/></StgValue>
</operation>

<operation id="2471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:17  %zext_ln1117_22 = zext i15 %add_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_22"/></StgValue>
</operation>

<operation id="2472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:18  %dense_1_weights_V_ad_10 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_22

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_10"/></StgValue>
</operation>

<operation id="2473" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:23  %dense_1_weights_V_lo_10 = load i9* %dense_1_weights_V_ad_10, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_10"/></StgValue>
</operation>

<operation id="2474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:17  %zext_ln1117_24 = zext i15 %add_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_24"/></StgValue>
</operation>

<operation id="2475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:18  %dense_1_weights_V_ad_11 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_11"/></StgValue>
</operation>

<operation id="2476" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:23  %dense_1_weights_V_lo_11 = load i9* %dense_1_weights_V_ad_11, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_11"/></StgValue>
</operation>

<operation id="2477" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="14" op_0_bw="3">
<![CDATA[
branch1698:0  %flat_array_48_V_loa_12 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_12"/></StgValue>
</operation>

<operation id="2478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0">
<![CDATA[
branch1698:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2479" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="14" op_0_bw="3">
<![CDATA[
branch1697:0  %flat_array_47_V_loa_12 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_12"/></StgValue>
</operation>

<operation id="2480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0">
<![CDATA[
branch1697:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2481" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="14" op_0_bw="3">
<![CDATA[
branch1696:0  %flat_array_46_V_loa_12 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_12"/></StgValue>
</operation>

<operation id="2482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0">
<![CDATA[
branch1696:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2483" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="14" op_0_bw="3">
<![CDATA[
branch1695:0  %flat_array_45_V_loa_12 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_12"/></StgValue>
</operation>

<operation id="2484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0">
<![CDATA[
branch1695:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2485" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="14" op_0_bw="3">
<![CDATA[
branch1694:0  %flat_array_44_V_loa_12 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_12"/></StgValue>
</operation>

<operation id="2486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0">
<![CDATA[
branch1694:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2487" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="14" op_0_bw="3">
<![CDATA[
branch1693:0  %flat_array_43_V_loa_12 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_12"/></StgValue>
</operation>

<operation id="2488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0">
<![CDATA[
branch1693:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2489" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="14" op_0_bw="3">
<![CDATA[
branch1692:0  %flat_array_42_V_loa_12 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_12"/></StgValue>
</operation>

<operation id="2490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="0">
<![CDATA[
branch1692:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2491" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="14" op_0_bw="3">
<![CDATA[
branch1691:0  %flat_array_41_V_loa_12 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_12"/></StgValue>
</operation>

<operation id="2492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="0">
<![CDATA[
branch1691:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2493" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="14" op_0_bw="3">
<![CDATA[
branch1690:0  %flat_array_40_V_loa_12 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_12"/></StgValue>
</operation>

<operation id="2494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="0">
<![CDATA[
branch1690:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2495" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="14" op_0_bw="3">
<![CDATA[
branch1689:0  %flat_array_39_V_loa_12 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_12"/></StgValue>
</operation>

<operation id="2496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="0">
<![CDATA[
branch1689:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2497" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="14" op_0_bw="3">
<![CDATA[
branch1688:0  %flat_array_38_V_loa_12 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_12"/></StgValue>
</operation>

<operation id="2498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0">
<![CDATA[
branch1688:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2499" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="14" op_0_bw="3">
<![CDATA[
branch1687:0  %flat_array_37_V_loa_12 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_12"/></StgValue>
</operation>

<operation id="2500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="0">
<![CDATA[
branch1687:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2501" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="14" op_0_bw="3">
<![CDATA[
branch1686:0  %flat_array_36_V_loa_12 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_12"/></StgValue>
</operation>

<operation id="2502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0">
<![CDATA[
branch1686:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2503" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="14" op_0_bw="3">
<![CDATA[
branch1685:0  %flat_array_35_V_loa_12 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_12"/></StgValue>
</operation>

<operation id="2504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="0">
<![CDATA[
branch1685:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2505" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="14" op_0_bw="3">
<![CDATA[
branch1684:0  %flat_array_34_V_loa_12 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_12"/></StgValue>
</operation>

<operation id="2506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="0">
<![CDATA[
branch1684:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2507" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="14" op_0_bw="3">
<![CDATA[
branch1683:0  %flat_array_33_V_loa_12 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_12"/></StgValue>
</operation>

<operation id="2508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="0">
<![CDATA[
branch1683:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2509" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="14" op_0_bw="3">
<![CDATA[
branch1682:0  %flat_array_32_V_loa_12 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_12"/></StgValue>
</operation>

<operation id="2510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="0">
<![CDATA[
branch1682:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2511" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="14" op_0_bw="3">
<![CDATA[
branch1681:0  %flat_array_31_V_loa_12 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_12"/></StgValue>
</operation>

<operation id="2512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="0">
<![CDATA[
branch1681:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2513" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="14" op_0_bw="3">
<![CDATA[
branch1680:0  %flat_array_30_V_loa_12 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_12"/></StgValue>
</operation>

<operation id="2514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="0">
<![CDATA[
branch1680:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2515" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="14" op_0_bw="3">
<![CDATA[
branch1679:0  %flat_array_29_V_loa_12 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_12"/></StgValue>
</operation>

<operation id="2516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
branch1679:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2517" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="14" op_0_bw="3">
<![CDATA[
branch1678:0  %flat_array_28_V_loa_12 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_12"/></StgValue>
</operation>

<operation id="2518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0">
<![CDATA[
branch1678:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2519" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="14" op_0_bw="3">
<![CDATA[
branch1677:0  %flat_array_27_V_loa_12 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_12"/></StgValue>
</operation>

<operation id="2520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="0">
<![CDATA[
branch1677:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2521" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="14" op_0_bw="3">
<![CDATA[
branch1676:0  %flat_array_26_V_loa_12 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_12"/></StgValue>
</operation>

<operation id="2522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0">
<![CDATA[
branch1676:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2523" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="14" op_0_bw="3">
<![CDATA[
branch1675:0  %flat_array_25_V_loa_12 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_12"/></StgValue>
</operation>

<operation id="2524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="0">
<![CDATA[
branch1675:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2525" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="14" op_0_bw="3">
<![CDATA[
branch1674:0  %flat_array_24_V_loa_12 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_12"/></StgValue>
</operation>

<operation id="2526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0">
<![CDATA[
branch1674:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2527" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="14" op_0_bw="3">
<![CDATA[
branch1673:0  %flat_array_23_V_loa_12 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_12"/></StgValue>
</operation>

<operation id="2528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="0">
<![CDATA[
branch1673:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2529" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="14" op_0_bw="3">
<![CDATA[
branch1672:0  %flat_array_22_V_loa_12 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_12"/></StgValue>
</operation>

<operation id="2530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0">
<![CDATA[
branch1672:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2531" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="14" op_0_bw="3">
<![CDATA[
branch1671:0  %flat_array_21_V_loa_12 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_12"/></StgValue>
</operation>

<operation id="2532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="0">
<![CDATA[
branch1671:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2533" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="14" op_0_bw="3">
<![CDATA[
branch1670:0  %flat_array_20_V_loa_17 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_17"/></StgValue>
</operation>

<operation id="2534" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="14" op_0_bw="3">
<![CDATA[
branch1669:0  %flat_array_19_V_loa_17 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_17"/></StgValue>
</operation>

<operation id="2535" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="14" op_0_bw="3">
<![CDATA[
branch1668:0  %flat_array_18_V_loa_17 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_17"/></StgValue>
</operation>

<operation id="2536" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="14" op_0_bw="3">
<![CDATA[
branch1667:0  %flat_array_17_V_loa_17 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_17"/></StgValue>
</operation>

<operation id="2537" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="14" op_0_bw="3">
<![CDATA[
branch1666:0  %flat_array_16_V_loa_17 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_17"/></StgValue>
</operation>

<operation id="2538" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="14" op_0_bw="3">
<![CDATA[
branch1665:0  %flat_array_15_V_loa_17 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_17"/></StgValue>
</operation>

<operation id="2539" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="14" op_0_bw="3">
<![CDATA[
branch1664:0  %flat_array_14_V_loa_17 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_17"/></StgValue>
</operation>

<operation id="2540" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="14" op_0_bw="3">
<![CDATA[
branch1663:0  %flat_array_13_V_loa_17 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_17"/></StgValue>
</operation>

<operation id="2541" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="14" op_0_bw="3">
<![CDATA[
branch1662:0  %flat_array_12_V_loa_17 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_17"/></StgValue>
</operation>

<operation id="2542" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="14" op_0_bw="3">
<![CDATA[
branch1661:0  %flat_array_11_V_loa_17 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_17"/></StgValue>
</operation>

<operation id="2543" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="14" op_0_bw="3">
<![CDATA[
branch1660:0  %flat_array_10_V_loa_17 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_17"/></StgValue>
</operation>

<operation id="2544" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="14" op_0_bw="3">
<![CDATA[
branch1659:0  %flat_array_9_V_load_8 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_8"/></StgValue>
</operation>

<operation id="2545" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="14" op_0_bw="3">
<![CDATA[
branch1658:0  %flat_array_8_V_load_8 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_8"/></StgValue>
</operation>

<operation id="2546" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="14" op_0_bw="3">
<![CDATA[
branch1657:0  %flat_array_7_V_load_8 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_8"/></StgValue>
</operation>

<operation id="2547" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="14" op_0_bw="3">
<![CDATA[
branch1656:0  %flat_array_6_V_load_8 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_8"/></StgValue>
</operation>

<operation id="2548" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="14" op_0_bw="3">
<![CDATA[
branch1655:0  %flat_array_5_V_load_8 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_8"/></StgValue>
</operation>

<operation id="2549" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="14" op_0_bw="3">
<![CDATA[
branch1654:0  %flat_array_4_V_load_8 = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_8"/></StgValue>
</operation>

<operation id="2550" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="14" op_0_bw="3">
<![CDATA[
branch1653:0  %flat_array_3_V_load_8 = load i14* %flat_array_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_8"/></StgValue>
</operation>

<operation id="2551" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="14" op_0_bw="3">
<![CDATA[
branch1652:0  %flat_array_2_V_load_8 = load i14* %flat_array_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_8"/></StgValue>
</operation>

<operation id="2552" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="14" op_0_bw="3">
<![CDATA[
branch1699:0  %flat_array_49_V_loa_12 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_12"/></StgValue>
</operation>

<operation id="2553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="0">
<![CDATA[
branch1699:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2554" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="14" op_0_bw="3">
<![CDATA[
branch1620:0  %flat_array_20_V_loa_16 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_16"/></StgValue>
</operation>

<operation id="2555" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="14" op_0_bw="3">
<![CDATA[
branch1619:0  %flat_array_19_V_loa_16 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_16"/></StgValue>
</operation>

<operation id="2556" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="14" op_0_bw="3">
<![CDATA[
branch1618:0  %flat_array_18_V_loa_16 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_16"/></StgValue>
</operation>

<operation id="2557" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="14" op_0_bw="3">
<![CDATA[
branch1617:0  %flat_array_17_V_loa_16 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_16"/></StgValue>
</operation>

<operation id="2558" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="14" op_0_bw="3">
<![CDATA[
branch1616:0  %flat_array_16_V_loa_16 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_16"/></StgValue>
</operation>

<operation id="2559" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="14" op_0_bw="3">
<![CDATA[
branch1615:0  %flat_array_15_V_loa_16 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_16"/></StgValue>
</operation>

<operation id="2560" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="14" op_0_bw="3">
<![CDATA[
branch1614:0  %flat_array_14_V_loa_16 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_16"/></StgValue>
</operation>

<operation id="2561" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="14" op_0_bw="3">
<![CDATA[
branch1613:0  %flat_array_13_V_loa_16 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_16"/></StgValue>
</operation>

<operation id="2562" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="14" op_0_bw="3">
<![CDATA[
branch1612:0  %flat_array_12_V_loa_16 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_16"/></StgValue>
</operation>

<operation id="2563" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="14" op_0_bw="3">
<![CDATA[
branch1611:0  %flat_array_11_V_loa_16 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_16"/></StgValue>
</operation>

<operation id="2564" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="14" op_0_bw="3">
<![CDATA[
branch1610:0  %flat_array_10_V_loa_16 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_16"/></StgValue>
</operation>

<operation id="2565" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="14" op_0_bw="3">
<![CDATA[
branch1609:0  %flat_array_9_V_load_9 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_9"/></StgValue>
</operation>

<operation id="2566" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="14" op_0_bw="3">
<![CDATA[
branch1608:0  %flat_array_8_V_load_9 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_9"/></StgValue>
</operation>

<operation id="2567" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="14" op_0_bw="3">
<![CDATA[
branch1607:0  %flat_array_7_V_load_9 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_9"/></StgValue>
</operation>

<operation id="2568" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="14" op_0_bw="3">
<![CDATA[
branch1606:0  %flat_array_6_V_load_9 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_9"/></StgValue>
</operation>

<operation id="2569" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="14" op_0_bw="3">
<![CDATA[
branch1605:0  %flat_array_5_V_load_9 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_9"/></StgValue>
</operation>

<operation id="2570" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="14" op_0_bw="3">
<![CDATA[
branch1604:0  %flat_array_4_V_load_9 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_9"/></StgValue>
</operation>

<operation id="2571" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="14" op_0_bw="3">
<![CDATA[
branch1603:0  %flat_array_3_V_load_9 = load i14* %flat_array_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_9"/></StgValue>
</operation>

<operation id="2572" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="14" op_0_bw="3">
<![CDATA[
branch1602:0  %flat_array_2_V_load_9 = load i14* %flat_array_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_9"/></StgValue>
</operation>

<operation id="2573" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="14" op_0_bw="3">
<![CDATA[
branch1298:0  %flat_array_48_V_loa_11 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_11"/></StgValue>
</operation>

<operation id="2574" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="14" op_0_bw="3">
<![CDATA[
branch1297:0  %flat_array_47_V_loa_11 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_11"/></StgValue>
</operation>

<operation id="2575" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="14" op_0_bw="3">
<![CDATA[
branch1296:0  %flat_array_46_V_loa_11 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_11"/></StgValue>
</operation>

<operation id="2576" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="14" op_0_bw="3">
<![CDATA[
branch1295:0  %flat_array_45_V_loa_11 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_11"/></StgValue>
</operation>

<operation id="2577" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="14" op_0_bw="3">
<![CDATA[
branch1294:0  %flat_array_44_V_loa_11 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_11"/></StgValue>
</operation>

<operation id="2578" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="14" op_0_bw="3">
<![CDATA[
branch1293:0  %flat_array_43_V_loa_11 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_11"/></StgValue>
</operation>

<operation id="2579" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="14" op_0_bw="3">
<![CDATA[
branch1292:0  %flat_array_42_V_loa_11 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_11"/></StgValue>
</operation>

<operation id="2580" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="14" op_0_bw="3">
<![CDATA[
branch1291:0  %flat_array_41_V_loa_11 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_11"/></StgValue>
</operation>

<operation id="2581" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="14" op_0_bw="3">
<![CDATA[
branch1290:0  %flat_array_40_V_loa_11 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_11"/></StgValue>
</operation>

<operation id="2582" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="14" op_0_bw="3">
<![CDATA[
branch1289:0  %flat_array_39_V_loa_11 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_11"/></StgValue>
</operation>

<operation id="2583" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="14" op_0_bw="3">
<![CDATA[
branch1288:0  %flat_array_38_V_loa_11 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_11"/></StgValue>
</operation>

<operation id="2584" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="14" op_0_bw="3">
<![CDATA[
branch1287:0  %flat_array_37_V_loa_11 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_11"/></StgValue>
</operation>

<operation id="2585" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="14" op_0_bw="3">
<![CDATA[
branch1286:0  %flat_array_36_V_loa_11 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_11"/></StgValue>
</operation>

<operation id="2586" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="14" op_0_bw="3">
<![CDATA[
branch1285:0  %flat_array_35_V_loa_11 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_11"/></StgValue>
</operation>

<operation id="2587" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="14" op_0_bw="3">
<![CDATA[
branch1284:0  %flat_array_34_V_loa_11 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_11"/></StgValue>
</operation>

<operation id="2588" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="14" op_0_bw="3">
<![CDATA[
branch1283:0  %flat_array_33_V_loa_11 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_11"/></StgValue>
</operation>

<operation id="2589" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="14" op_0_bw="3">
<![CDATA[
branch1282:0  %flat_array_32_V_loa_11 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_11"/></StgValue>
</operation>

<operation id="2590" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="14" op_0_bw="3">
<![CDATA[
branch1281:0  %flat_array_31_V_loa_11 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_11"/></StgValue>
</operation>

<operation id="2591" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="14" op_0_bw="3">
<![CDATA[
branch1280:0  %flat_array_30_V_loa_11 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_11"/></StgValue>
</operation>

<operation id="2592" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="14" op_0_bw="3">
<![CDATA[
branch1279:0  %flat_array_29_V_loa_11 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_11"/></StgValue>
</operation>

<operation id="2593" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="14" op_0_bw="3">
<![CDATA[
branch1278:0  %flat_array_28_V_loa_11 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_11"/></StgValue>
</operation>

<operation id="2594" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="14" op_0_bw="3">
<![CDATA[
branch1277:0  %flat_array_27_V_loa_11 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_11"/></StgValue>
</operation>

<operation id="2595" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="14" op_0_bw="3">
<![CDATA[
branch1276:0  %flat_array_26_V_loa_11 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_11"/></StgValue>
</operation>

<operation id="2596" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="14" op_0_bw="3">
<![CDATA[
branch1275:0  %flat_array_25_V_loa_11 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_11"/></StgValue>
</operation>

<operation id="2597" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="14" op_0_bw="3">
<![CDATA[
branch1274:0  %flat_array_24_V_loa_11 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_11"/></StgValue>
</operation>

<operation id="2598" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="14" op_0_bw="3">
<![CDATA[
branch1273:0  %flat_array_23_V_loa_11 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_11"/></StgValue>
</operation>

<operation id="2599" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="14" op_0_bw="3">
<![CDATA[
branch1272:0  %flat_array_22_V_loa_11 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_11"/></StgValue>
</operation>

<operation id="2600" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="14" op_0_bw="3">
<![CDATA[
branch1271:0  %flat_array_21_V_loa_11 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_11"/></StgValue>
</operation>

<operation id="2601" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="14" op_0_bw="3">
<![CDATA[
branch1299:0  %flat_array_49_V_loa_11 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_11"/></StgValue>
</operation>

<operation id="2602" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="14" op_0_bw="3">
<![CDATA[
branch898:0  %flat_array_48_V_loa_10 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_10"/></StgValue>
</operation>

<operation id="2603" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="14" op_0_bw="3">
<![CDATA[
branch897:0  %flat_array_47_V_loa_10 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_10"/></StgValue>
</operation>

<operation id="2604" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="14" op_0_bw="3">
<![CDATA[
branch896:0  %flat_array_46_V_loa_10 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_10"/></StgValue>
</operation>

<operation id="2605" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="14" op_0_bw="3">
<![CDATA[
branch895:0  %flat_array_45_V_loa_10 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_10"/></StgValue>
</operation>

<operation id="2606" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="14" op_0_bw="3">
<![CDATA[
branch894:0  %flat_array_44_V_loa_10 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_10"/></StgValue>
</operation>

<operation id="2607" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="14" op_0_bw="3">
<![CDATA[
branch893:0  %flat_array_43_V_loa_10 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_10"/></StgValue>
</operation>

<operation id="2608" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="14" op_0_bw="3">
<![CDATA[
branch892:0  %flat_array_42_V_loa_10 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_10"/></StgValue>
</operation>

<operation id="2609" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="14" op_0_bw="3">
<![CDATA[
branch891:0  %flat_array_41_V_loa_10 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_10"/></StgValue>
</operation>

<operation id="2610" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="14" op_0_bw="3">
<![CDATA[
branch890:0  %flat_array_40_V_loa_10 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_10"/></StgValue>
</operation>

<operation id="2611" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="14" op_0_bw="3">
<![CDATA[
branch889:0  %flat_array_39_V_loa_10 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_10"/></StgValue>
</operation>

<operation id="2612" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="14" op_0_bw="3">
<![CDATA[
branch888:0  %flat_array_38_V_loa_10 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_10"/></StgValue>
</operation>

<operation id="2613" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="14" op_0_bw="3">
<![CDATA[
branch887:0  %flat_array_37_V_loa_10 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_10"/></StgValue>
</operation>

<operation id="2614" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="14" op_0_bw="3">
<![CDATA[
branch886:0  %flat_array_36_V_loa_10 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_10"/></StgValue>
</operation>

<operation id="2615" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="14" op_0_bw="3">
<![CDATA[
branch885:0  %flat_array_35_V_loa_10 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_10"/></StgValue>
</operation>

<operation id="2616" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="14" op_0_bw="3">
<![CDATA[
branch884:0  %flat_array_34_V_loa_10 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_10"/></StgValue>
</operation>

<operation id="2617" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="14" op_0_bw="3">
<![CDATA[
branch883:0  %flat_array_33_V_loa_10 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_10"/></StgValue>
</operation>

<operation id="2618" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="14" op_0_bw="3">
<![CDATA[
branch882:0  %flat_array_32_V_loa_10 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_10"/></StgValue>
</operation>

<operation id="2619" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="14" op_0_bw="3">
<![CDATA[
branch881:0  %flat_array_31_V_loa_10 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_10"/></StgValue>
</operation>

<operation id="2620" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="14" op_0_bw="3">
<![CDATA[
branch880:0  %flat_array_30_V_loa_10 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_10"/></StgValue>
</operation>

<operation id="2621" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="14" op_0_bw="3">
<![CDATA[
branch879:0  %flat_array_29_V_loa_10 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_10"/></StgValue>
</operation>

<operation id="2622" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="14" op_0_bw="3">
<![CDATA[
branch878:0  %flat_array_28_V_loa_10 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_10"/></StgValue>
</operation>

<operation id="2623" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="14" op_0_bw="3">
<![CDATA[
branch877:0  %flat_array_27_V_loa_10 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_10"/></StgValue>
</operation>

<operation id="2624" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="14" op_0_bw="3">
<![CDATA[
branch876:0  %flat_array_26_V_loa_10 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_10"/></StgValue>
</operation>

<operation id="2625" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="14" op_0_bw="3">
<![CDATA[
branch875:0  %flat_array_25_V_loa_10 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_10"/></StgValue>
</operation>

<operation id="2626" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="14" op_0_bw="3">
<![CDATA[
branch874:0  %flat_array_24_V_loa_10 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_10"/></StgValue>
</operation>

<operation id="2627" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="14" op_0_bw="3">
<![CDATA[
branch873:0  %flat_array_23_V_loa_10 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_10"/></StgValue>
</operation>

<operation id="2628" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="14" op_0_bw="3">
<![CDATA[
branch872:0  %flat_array_22_V_loa_10 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_10"/></StgValue>
</operation>

<operation id="2629" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="14" op_0_bw="3">
<![CDATA[
branch871:0  %flat_array_21_V_loa_10 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_10"/></StgValue>
</operation>

<operation id="2630" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="14" op_0_bw="3">
<![CDATA[
branch899:0  %flat_array_49_V_loa_10 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="2631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FLAT_LOOP:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2466) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="2632" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
FLAT_LOOP:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2466)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
FLAT_LOOP:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3467) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="2634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
FLAT_LOOP:149  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2466, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="2635" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1036  %and_ln781_6 = and i1 %and_ln416_6, %tmp_117

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="2636" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1037  %xor_ln785_14 = xor i1 %tmp_117, %and_ln416_6

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="2637" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1038  %or_ln785_6 = or i1 %tmp_116, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="2638" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1039  %xor_ln785_15 = xor i1 %tmp_112, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="2639" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1040  %and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="and_ln785_6"/></StgValue>
</operation>

<operation id="2640" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1042  %or_ln786_6 = or i1 %and_ln781_6, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="2641" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1043  %xor_ln786_11 = xor i1 %or_ln786_6, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="2642" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1044  %and_ln786_56 = and i1 %tmp_112, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_56"/></StgValue>
</operation>

<operation id="2643" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1045  %or_ln340_28 = or i1 %and_ln786_56, %and_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="2644" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1046  %or_ln340_29 = or i1 %and_ln786_6, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="2645" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1047  %or_ln340_30 = or i1 %or_ln340_29, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="2646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="23" op_0_bw="14">
<![CDATA[
FLAT_LOOP:1159  %sext_ln1192_14 = sext i14 %tmp_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="2647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="23" op_0_bw="9">
<![CDATA[
FLAT_LOOP:1161  %sext_ln1192_15 = sext i9 %dense_1_weights_V_lo_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="2648" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:1162  %mul_ln1192_7 = mul i23 %sext_ln1192_15, %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="2649" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1163  %select_ln340_27 = select i1 %or_ln340_28, i14 8191, i14 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="2650" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1164  %select_ln388_11 = select i1 %and_ln786_56, i14 -8192, i14 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="2651" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1165  %select_ln340_30 = select i1 %or_ln340_30, i14 %select_ln340_27, i14 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="2652" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
FLAT_LOOP:1166  %shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_30, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="2653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="23" op_0_bw="22">
<![CDATA[
FLAT_LOOP:1167  %sext_ln728_7 = sext i22 %shl_ln728_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="2654" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
FLAT_LOOP:1168  %add_ln1192_7 = add i23 %sext_ln728_7, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="2655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1169  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_7, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2656" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
FLAT_LOOP:1170  %trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_7, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="2657" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1171  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_7, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2658" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1172  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="14" op_0_bw="1">
<![CDATA[
FLAT_LOOP:1173  %zext_ln415_7 = zext i1 %tmp_121 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="2660" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
FLAT_LOOP:1174  %add_ln415_7 = add i14 %zext_ln415_7, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="2661" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1175  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2662" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1176  %xor_ln416_21 = xor i1 %tmp_122, true

]]></Node>
<StgValue><ssdm name="xor_ln416_21"/></StgValue>
</operation>

<operation id="2663" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1177  %and_ln416_7 = and i1 %tmp_120, %xor_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln416_7"/></StgValue>
</operation>

<operation id="2664" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1178  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2665" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1179  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_7, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
FLAT_LOOP:1180  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_7, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2667" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1181  %xor_ln779_7 = xor i1 %tmp_125, true

]]></Node>
<StgValue><ssdm name="xor_ln779_7"/></StgValue>
</operation>

<operation id="2668" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1182  %xor_ln416_22 = xor i1 %tmp_120, true

]]></Node>
<StgValue><ssdm name="xor_ln416_22"/></StgValue>
</operation>

<operation id="2669" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1183  %or_ln416_15 = or i1 %tmp_122, %xor_ln416_22

]]></Node>
<StgValue><ssdm name="or_ln416_15"/></StgValue>
</operation>

<operation id="2670" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1184  %or_ln416_7 = or i1 %or_ln416_15, %xor_ln779_7

]]></Node>
<StgValue><ssdm name="or_ln416_7"/></StgValue>
</operation>

<operation id="2671" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1185  %and_ln416_57 = and i1 %tmp_124, %or_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln416_57"/></StgValue>
</operation>

<operation id="2672" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1186  %and_ln781_7 = and i1 %and_ln416_7, %tmp_124

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="2673" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1187  %xor_ln785_16 = xor i1 %tmp_124, %and_ln416_7

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="2674" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1188  %or_ln785_7 = or i1 %tmp_123, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="2675" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1189  %xor_ln785_17 = xor i1 %tmp_119, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="2676" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1190  %and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="and_ln785_7"/></StgValue>
</operation>

<operation id="2677" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1191  %and_ln786_7 = and i1 %tmp_123, %and_ln416_57

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="2678" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1192  %or_ln786_7 = or i1 %and_ln781_7, %and_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="2679" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1193  %xor_ln786_12 = xor i1 %or_ln786_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="2680" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1194  %and_ln786_57 = and i1 %tmp_119, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="and_ln786_57"/></StgValue>
</operation>

<operation id="2681" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1195  %or_ln340_31 = or i1 %and_ln786_57, %and_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="2682" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1196  %or_ln340_32 = or i1 %and_ln786_7, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="2683" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
FLAT_LOOP:1197  %or_ln340_33 = or i1 %or_ln340_32, %and_ln781_7

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="2684" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1198  %select_ln340_12 = select i1 %or_ln340_31, i14 8191, i14 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="2685" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1199  %select_ln388_12 = select i1 %and_ln786_57, i14 -8192, i14 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="2686" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
FLAT_LOOP:1200  %select_ln340_31 = select i1 %or_ln340_33, i14 %select_ln340_12, i14 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="2687" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0" op_90_bw="14" op_91_bw="0" op_92_bw="14" op_93_bw="0" op_94_bw="14" op_95_bw="0" op_96_bw="14" op_97_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:0  %phi_ln1116 = phi i14 [ %flat_array_1_V_load, %branch2051 ], [ %flat_array_2_V_load, %branch2052 ], [ %flat_array_3_V_load, %branch2053 ], [ %flat_array_4_V_load, %branch2054 ], [ %flat_array_5_V_load, %branch2055 ], [ %flat_array_6_V_load, %branch2056 ], [ %flat_array_7_V_load, %branch2057 ], [ %flat_array_8_V_load, %branch2058 ], [ %flat_array_9_V_load, %branch2059 ], [ %flat_array_10_V_loa_19, %branch2060 ], [ %flat_array_11_V_loa_19, %branch2061 ], [ %flat_array_12_V_loa_19, %branch2062 ], [ %flat_array_13_V_loa_19, %branch2063 ], [ %flat_array_14_V_loa_19, %branch2064 ], [ %flat_array_15_V_loa_19, %branch2065 ], [ %flat_array_16_V_loa_19, %branch2066 ], [ %flat_array_17_V_loa_19, %branch2067 ], [ %flat_array_18_V_loa_19, %branch2068 ], [ %flat_array_19_V_loa_19, %branch2069 ], [ %flat_array_20_V_loa_19, %branch2070 ], [ %flat_array_21_V_loa_13, %branch2071 ], [ %flat_array_22_V_loa_13, %branch2072 ], [ %flat_array_23_V_loa_13, %branch2073 ], [ %flat_array_24_V_loa_13, %branch2074 ], [ %flat_array_25_V_loa_13, %branch2075 ], [ %flat_array_26_V_loa_13, %branch2076 ], [ %flat_array_27_V_loa_13, %branch2077 ], [ %flat_array_28_V_loa_13, %branch2078 ], [ %flat_array_29_V_loa_13, %branch2079 ], [ %flat_array_30_V_loa_13, %branch2080 ], [ %flat_array_31_V_loa_13, %branch2081 ], [ %flat_array_32_V_loa_13, %branch2082 ], [ %flat_array_33_V_loa_13, %branch2083 ], [ %flat_array_34_V_loa_13, %branch2084 ], [ %flat_array_35_V_loa_13, %branch2085 ], [ %flat_array_36_V_loa_13, %branch2086 ], [ %flat_array_37_V_loa_13, %branch2087 ], [ %flat_array_38_V_loa_13, %branch2088 ], [ %flat_array_39_V_loa_13, %branch2089 ], [ %flat_array_40_V_loa_13, %branch2090 ], [ %flat_array_41_V_loa_13, %branch2091 ], [ %flat_array_42_V_loa_13, %branch2092 ], [ %flat_array_43_V_loa_13, %branch2093 ], [ %flat_array_44_V_loa_13, %branch2094 ], [ %flat_array_45_V_loa_13, %branch2095 ], [ %flat_array_46_V_loa_13, %branch2096 ], [ %flat_array_47_V_loa_13, %branch2097 ], [ %flat_array_48_V_loa_13, %branch2098 ], [ %flat_array_49_V_loa_13, %branch2099 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116"/></StgValue>
</operation>

<operation id="2688" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:1  %sext_ln1192_16 = sext i14 %phi_ln1116 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="2689" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:3  %sext_ln1192_17 = sext i9 %dense_1_weights_V_lo_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="2690" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:4  %mul_ln1192_8 = mul i23 %sext_ln1192_16, %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="2691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:5  %shl_ln728_8 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_31, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="2692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:6  %sext_ln728_8 = sext i22 %shl_ln728_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="2693" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:7  %add_ln1192_8 = add i23 %sext_ln728_8, %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="2694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:8  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_8, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:9  %trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_8, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="2696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:11  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:18  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_8, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0" op_90_bw="14" op_91_bw="0" op_92_bw="14" op_93_bw="0" op_94_bw="14" op_95_bw="0" op_96_bw="14" op_97_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:0  %phi_ln1116_1 = phi i14 [ %flat_array_1_V_load_1, %branch2001 ], [ %flat_array_2_V_load_1, %branch2002 ], [ %flat_array_3_V_load_1, %branch2003 ], [ %flat_array_4_V_load_1, %branch2004 ], [ %flat_array_5_V_load_1, %branch2005 ], [ %flat_array_6_V_load_1, %branch2006 ], [ %flat_array_7_V_load_1, %branch2007 ], [ %flat_array_8_V_load_1, %branch2008 ], [ %flat_array_9_V_load_1, %branch2009 ], [ %flat_array_10_V_loa_18, %branch2010 ], [ %flat_array_11_V_loa_18, %branch2011 ], [ %flat_array_12_V_loa_18, %branch2012 ], [ %flat_array_13_V_loa_18, %branch2013 ], [ %flat_array_14_V_loa_18, %branch2014 ], [ %flat_array_15_V_loa_18, %branch2015 ], [ %flat_array_16_V_loa_18, %branch2016 ], [ %flat_array_17_V_loa_18, %branch2017 ], [ %flat_array_18_V_loa_18, %branch2018 ], [ %flat_array_19_V_loa_18, %branch2019 ], [ %flat_array_20_V_loa_18, %branch2020 ], [ %flat_array_21_V_loa_1, %branch2021 ], [ %flat_array_22_V_loa_1, %branch2022 ], [ %flat_array_23_V_loa_1, %branch2023 ], [ %flat_array_24_V_loa_1, %branch2024 ], [ %flat_array_25_V_loa_1, %branch2025 ], [ %flat_array_26_V_loa_1, %branch2026 ], [ %flat_array_27_V_loa_1, %branch2027 ], [ %flat_array_28_V_loa_1, %branch2028 ], [ %flat_array_29_V_loa_1, %branch2029 ], [ %flat_array_30_V_loa_1, %branch2030 ], [ %flat_array_31_V_loa_1, %branch2031 ], [ %flat_array_33_V_loa_1, %branch2033 ], [ %flat_array_34_V_loa_1, %branch2034 ], [ %flat_array_35_V_loa_1, %branch2035 ], [ %flat_array_36_V_loa_1, %branch2036 ], [ %flat_array_37_V_loa_1, %branch2037 ], [ %flat_array_38_V_loa_1, %branch2038 ], [ %flat_array_39_V_loa_1, %branch2039 ], [ %flat_array_40_V_loa_1, %branch2040 ], [ %flat_array_41_V_loa_1, %branch2041 ], [ %flat_array_42_V_loa_1, %branch2042 ], [ %flat_array_43_V_loa_1, %branch2043 ], [ %flat_array_44_V_loa_1, %branch2044 ], [ %flat_array_45_V_loa_1, %branch2045 ], [ %flat_array_46_V_loa_1, %branch2046 ], [ %flat_array_47_V_loa_1, %branch2047 ], [ %flat_array_48_V_loa_1, %branch2048 ], [ %flat_array_49_V_loa_1, %branch2049 ], [ %flat_array_32_V_loa_1, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_1"/></StgValue>
</operation>

<operation id="2699" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:23  %dense_1_weights_V_lo_10 = load i9* %dense_1_weights_V_ad_10, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_10"/></StgValue>
</operation>

<operation id="2700" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:23  %dense_1_weights_V_lo_11 = load i9* %dense_1_weights_V_ad_11, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_11"/></StgValue>
</operation>

<operation id="2701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:17  %zext_ln1117_26 = zext i15 %add_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_26"/></StgValue>
</operation>

<operation id="2702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:18  %dense_1_weights_V_ad_12 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_12"/></StgValue>
</operation>

<operation id="2703" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:23  %dense_1_weights_V_lo_12 = load i9* %dense_1_weights_V_ad_12, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_12"/></StgValue>
</operation>

<operation id="2704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:17  %zext_ln1117_28 = zext i15 %add_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_28"/></StgValue>
</operation>

<operation id="2705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:18  %dense_1_weights_V_ad_13 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_13"/></StgValue>
</operation>

<operation id="2706" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:23  %dense_1_weights_V_lo_13 = load i9* %dense_1_weights_V_ad_13, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_13"/></StgValue>
</operation>

<operation id="2707" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="14" op_0_bw="3">
<![CDATA[
branch1670:0  %flat_array_20_V_loa_17 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_17"/></StgValue>
</operation>

<operation id="2708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="0">
<![CDATA[
branch1670:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2709" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="14" op_0_bw="3">
<![CDATA[
branch1669:0  %flat_array_19_V_loa_17 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_17"/></StgValue>
</operation>

<operation id="2710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0">
<![CDATA[
branch1669:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2711" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="14" op_0_bw="3">
<![CDATA[
branch1668:0  %flat_array_18_V_loa_17 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_17"/></StgValue>
</operation>

<operation id="2712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="0">
<![CDATA[
branch1668:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2713" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="14" op_0_bw="3">
<![CDATA[
branch1667:0  %flat_array_17_V_loa_17 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_17"/></StgValue>
</operation>

<operation id="2714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="0">
<![CDATA[
branch1667:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2715" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="14" op_0_bw="3">
<![CDATA[
branch1666:0  %flat_array_16_V_loa_17 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_17"/></StgValue>
</operation>

<operation id="2716" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0">
<![CDATA[
branch1666:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2717" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="14" op_0_bw="3">
<![CDATA[
branch1665:0  %flat_array_15_V_loa_17 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_17"/></StgValue>
</operation>

<operation id="2718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
branch1665:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2719" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="14" op_0_bw="3">
<![CDATA[
branch1664:0  %flat_array_14_V_loa_17 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_17"/></StgValue>
</operation>

<operation id="2720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="0">
<![CDATA[
branch1664:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2721" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="14" op_0_bw="3">
<![CDATA[
branch1663:0  %flat_array_13_V_loa_17 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_17"/></StgValue>
</operation>

<operation id="2722" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="0">
<![CDATA[
branch1663:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2723" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="14" op_0_bw="3">
<![CDATA[
branch1662:0  %flat_array_12_V_loa_17 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_17"/></StgValue>
</operation>

<operation id="2724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="0">
<![CDATA[
branch1662:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2725" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="14" op_0_bw="3">
<![CDATA[
branch1661:0  %flat_array_11_V_loa_17 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_17"/></StgValue>
</operation>

<operation id="2726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="0">
<![CDATA[
branch1661:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2727" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="14" op_0_bw="3">
<![CDATA[
branch1660:0  %flat_array_10_V_loa_17 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_17"/></StgValue>
</operation>

<operation id="2728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="0">
<![CDATA[
branch1660:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2729" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="14" op_0_bw="3">
<![CDATA[
branch1659:0  %flat_array_9_V_load_8 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_8"/></StgValue>
</operation>

<operation id="2730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="0">
<![CDATA[
branch1659:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2731" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="14" op_0_bw="3">
<![CDATA[
branch1658:0  %flat_array_8_V_load_8 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_8"/></StgValue>
</operation>

<operation id="2732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0">
<![CDATA[
branch1658:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2733" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="14" op_0_bw="3">
<![CDATA[
branch1657:0  %flat_array_7_V_load_8 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_8"/></StgValue>
</operation>

<operation id="2734" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="0">
<![CDATA[
branch1657:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2735" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="14" op_0_bw="3">
<![CDATA[
branch1656:0  %flat_array_6_V_load_8 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_8"/></StgValue>
</operation>

<operation id="2736" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="0">
<![CDATA[
branch1656:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2737" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="14" op_0_bw="3">
<![CDATA[
branch1655:0  %flat_array_5_V_load_8 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_8"/></StgValue>
</operation>

<operation id="2738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="0">
<![CDATA[
branch1655:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2739" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="14" op_0_bw="3">
<![CDATA[
branch1654:0  %flat_array_4_V_load_8 = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_8"/></StgValue>
</operation>

<operation id="2740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="0">
<![CDATA[
branch1654:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2741" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="14" op_0_bw="3">
<![CDATA[
branch1653:0  %flat_array_3_V_load_8 = load i14* %flat_array_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_8"/></StgValue>
</operation>

<operation id="2742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="0">
<![CDATA[
branch1653:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2743" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="14" op_0_bw="3">
<![CDATA[
branch1652:0  %flat_array_2_V_load_8 = load i14* %flat_array_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_8"/></StgValue>
</operation>

<operation id="2744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="0">
<![CDATA[
branch1652:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2745" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="14" op_0_bw="3">
<![CDATA[
branch1620:0  %flat_array_20_V_loa_16 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_16"/></StgValue>
</operation>

<operation id="2746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="0" op_0_bw="0">
<![CDATA[
branch1620:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2747" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="14" op_0_bw="3">
<![CDATA[
branch1619:0  %flat_array_19_V_loa_16 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_16"/></StgValue>
</operation>

<operation id="2748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="0">
<![CDATA[
branch1619:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2749" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="14" op_0_bw="3">
<![CDATA[
branch1618:0  %flat_array_18_V_loa_16 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_16"/></StgValue>
</operation>

<operation id="2750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="0">
<![CDATA[
branch1618:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2751" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="14" op_0_bw="3">
<![CDATA[
branch1617:0  %flat_array_17_V_loa_16 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_16"/></StgValue>
</operation>

<operation id="2752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="0">
<![CDATA[
branch1617:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2753" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="14" op_0_bw="3">
<![CDATA[
branch1616:0  %flat_array_16_V_loa_16 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_16"/></StgValue>
</operation>

<operation id="2754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="0">
<![CDATA[
branch1616:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2755" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="14" op_0_bw="3">
<![CDATA[
branch1615:0  %flat_array_15_V_loa_16 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_16"/></StgValue>
</operation>

<operation id="2756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="0">
<![CDATA[
branch1615:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2757" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="14" op_0_bw="3">
<![CDATA[
branch1614:0  %flat_array_14_V_loa_16 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_16"/></StgValue>
</operation>

<operation id="2758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="0">
<![CDATA[
branch1614:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2759" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="14" op_0_bw="3">
<![CDATA[
branch1613:0  %flat_array_13_V_loa_16 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_16"/></StgValue>
</operation>

<operation id="2760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="0">
<![CDATA[
branch1613:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2761" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="14" op_0_bw="3">
<![CDATA[
branch1612:0  %flat_array_12_V_loa_16 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_16"/></StgValue>
</operation>

<operation id="2762" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="0">
<![CDATA[
branch1612:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2763" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="14" op_0_bw="3">
<![CDATA[
branch1611:0  %flat_array_11_V_loa_16 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_16"/></StgValue>
</operation>

<operation id="2764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="0">
<![CDATA[
branch1611:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2765" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="14" op_0_bw="3">
<![CDATA[
branch1610:0  %flat_array_10_V_loa_16 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_16"/></StgValue>
</operation>

<operation id="2766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="0">
<![CDATA[
branch1610:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2767" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="14" op_0_bw="3">
<![CDATA[
branch1609:0  %flat_array_9_V_load_9 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_9"/></StgValue>
</operation>

<operation id="2768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="0">
<![CDATA[
branch1609:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2769" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="14" op_0_bw="3">
<![CDATA[
branch1608:0  %flat_array_8_V_load_9 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_9"/></StgValue>
</operation>

<operation id="2770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="0">
<![CDATA[
branch1608:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2771" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="14" op_0_bw="3">
<![CDATA[
branch1607:0  %flat_array_7_V_load_9 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_9"/></StgValue>
</operation>

<operation id="2772" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="0">
<![CDATA[
branch1607:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2773" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="14" op_0_bw="3">
<![CDATA[
branch1606:0  %flat_array_6_V_load_9 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_9"/></StgValue>
</operation>

<operation id="2774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="0">
<![CDATA[
branch1606:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2775" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="14" op_0_bw="3">
<![CDATA[
branch1605:0  %flat_array_5_V_load_9 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_9"/></StgValue>
</operation>

<operation id="2776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="0">
<![CDATA[
branch1605:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2777" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="14" op_0_bw="3">
<![CDATA[
branch1604:0  %flat_array_4_V_load_9 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_9"/></StgValue>
</operation>

<operation id="2778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="0">
<![CDATA[
branch1604:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2779" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="14" op_0_bw="3">
<![CDATA[
branch1603:0  %flat_array_3_V_load_9 = load i14* %flat_array_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_9"/></StgValue>
</operation>

<operation id="2780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="0" op_0_bw="0">
<![CDATA[
branch1603:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2781" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="14" op_0_bw="3">
<![CDATA[
branch1602:0  %flat_array_2_V_load_9 = load i14* %flat_array_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V_load_9"/></StgValue>
</operation>

<operation id="2782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_20" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0">
<![CDATA[
branch1602:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2783" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="14" op_0_bw="3">
<![CDATA[
branch1298:0  %flat_array_48_V_loa_11 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_11"/></StgValue>
</operation>

<operation id="2784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="0">
<![CDATA[
branch1298:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2785" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="14" op_0_bw="3">
<![CDATA[
branch1297:0  %flat_array_47_V_loa_11 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_11"/></StgValue>
</operation>

<operation id="2786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="0">
<![CDATA[
branch1297:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2787" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="14" op_0_bw="3">
<![CDATA[
branch1296:0  %flat_array_46_V_loa_11 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_11"/></StgValue>
</operation>

<operation id="2788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="0">
<![CDATA[
branch1296:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2789" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="14" op_0_bw="3">
<![CDATA[
branch1295:0  %flat_array_45_V_loa_11 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_11"/></StgValue>
</operation>

<operation id="2790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="0">
<![CDATA[
branch1295:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2791" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="14" op_0_bw="3">
<![CDATA[
branch1294:0  %flat_array_44_V_loa_11 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_11"/></StgValue>
</operation>

<operation id="2792" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0">
<![CDATA[
branch1294:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2793" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="14" op_0_bw="3">
<![CDATA[
branch1293:0  %flat_array_43_V_loa_11 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_11"/></StgValue>
</operation>

<operation id="2794" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="0" op_0_bw="0">
<![CDATA[
branch1293:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2795" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="14" op_0_bw="3">
<![CDATA[
branch1292:0  %flat_array_42_V_loa_11 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_11"/></StgValue>
</operation>

<operation id="2796" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="0">
<![CDATA[
branch1292:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2797" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="14" op_0_bw="3">
<![CDATA[
branch1291:0  %flat_array_41_V_loa_11 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_11"/></StgValue>
</operation>

<operation id="2798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="0">
<![CDATA[
branch1291:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2799" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="14" op_0_bw="3">
<![CDATA[
branch1290:0  %flat_array_40_V_loa_11 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_11"/></StgValue>
</operation>

<operation id="2800" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="0">
<![CDATA[
branch1290:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2801" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="14" op_0_bw="3">
<![CDATA[
branch1289:0  %flat_array_39_V_loa_11 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_11"/></StgValue>
</operation>

<operation id="2802" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="0">
<![CDATA[
branch1289:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2803" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="14" op_0_bw="3">
<![CDATA[
branch1288:0  %flat_array_38_V_loa_11 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_11"/></StgValue>
</operation>

<operation id="2804" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="0">
<![CDATA[
branch1288:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2805" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="14" op_0_bw="3">
<![CDATA[
branch1287:0  %flat_array_37_V_loa_11 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_11"/></StgValue>
</operation>

<operation id="2806" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0">
<![CDATA[
branch1287:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2807" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="14" op_0_bw="3">
<![CDATA[
branch1286:0  %flat_array_36_V_loa_11 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_11"/></StgValue>
</operation>

<operation id="2808" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="0">
<![CDATA[
branch1286:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2809" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="14" op_0_bw="3">
<![CDATA[
branch1285:0  %flat_array_35_V_loa_11 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_11"/></StgValue>
</operation>

<operation id="2810" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0">
<![CDATA[
branch1285:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2811" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="14" op_0_bw="3">
<![CDATA[
branch1284:0  %flat_array_34_V_loa_11 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_11"/></StgValue>
</operation>

<operation id="2812" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="0">
<![CDATA[
branch1284:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2813" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="14" op_0_bw="3">
<![CDATA[
branch1283:0  %flat_array_33_V_loa_11 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_11"/></StgValue>
</operation>

<operation id="2814" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="0">
<![CDATA[
branch1283:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2815" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="14" op_0_bw="3">
<![CDATA[
branch1282:0  %flat_array_32_V_loa_11 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_11"/></StgValue>
</operation>

<operation id="2816" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0">
<![CDATA[
branch1282:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2817" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="14" op_0_bw="3">
<![CDATA[
branch1281:0  %flat_array_31_V_loa_11 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_11"/></StgValue>
</operation>

<operation id="2818" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="0">
<![CDATA[
branch1281:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2819" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="14" op_0_bw="3">
<![CDATA[
branch1280:0  %flat_array_30_V_loa_11 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_11"/></StgValue>
</operation>

<operation id="2820" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="0" op_0_bw="0">
<![CDATA[
branch1280:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2821" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="14" op_0_bw="3">
<![CDATA[
branch1279:0  %flat_array_29_V_loa_11 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_11"/></StgValue>
</operation>

<operation id="2822" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="0" op_0_bw="0">
<![CDATA[
branch1279:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2823" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="14" op_0_bw="3">
<![CDATA[
branch1278:0  %flat_array_28_V_loa_11 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_11"/></StgValue>
</operation>

<operation id="2824" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="0" op_0_bw="0">
<![CDATA[
branch1278:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2825" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="14" op_0_bw="3">
<![CDATA[
branch1277:0  %flat_array_27_V_loa_11 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_11"/></StgValue>
</operation>

<operation id="2826" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="0">
<![CDATA[
branch1277:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2827" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="14" op_0_bw="3">
<![CDATA[
branch1276:0  %flat_array_26_V_loa_11 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_11"/></StgValue>
</operation>

<operation id="2828" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="0" op_0_bw="0">
<![CDATA[
branch1276:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2829" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="14" op_0_bw="3">
<![CDATA[
branch1275:0  %flat_array_25_V_loa_11 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_11"/></StgValue>
</operation>

<operation id="2830" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="0">
<![CDATA[
branch1275:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2831" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="14" op_0_bw="3">
<![CDATA[
branch1274:0  %flat_array_24_V_loa_11 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_11"/></StgValue>
</operation>

<operation id="2832" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="0" op_0_bw="0">
<![CDATA[
branch1274:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2833" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="14" op_0_bw="3">
<![CDATA[
branch1273:0  %flat_array_23_V_loa_11 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_11"/></StgValue>
</operation>

<operation id="2834" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="0">
<![CDATA[
branch1273:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2835" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="14" op_0_bw="3">
<![CDATA[
branch1272:0  %flat_array_22_V_loa_11 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_11"/></StgValue>
</operation>

<operation id="2836" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="0">
<![CDATA[
branch1272:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2837" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="14" op_0_bw="3">
<![CDATA[
branch1271:0  %flat_array_21_V_loa_11 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_11"/></StgValue>
</operation>

<operation id="2838" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0">
<![CDATA[
branch1271:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2839" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="14" op_0_bw="3">
<![CDATA[
branch1270:0  %flat_array_20_V_loa_15 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_15"/></StgValue>
</operation>

<operation id="2840" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="14" op_0_bw="3">
<![CDATA[
branch1269:0  %flat_array_19_V_loa_15 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_15"/></StgValue>
</operation>

<operation id="2841" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="14" op_0_bw="3">
<![CDATA[
branch1268:0  %flat_array_18_V_loa_15 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_15"/></StgValue>
</operation>

<operation id="2842" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="14" op_0_bw="3">
<![CDATA[
branch1267:0  %flat_array_17_V_loa_15 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_15"/></StgValue>
</operation>

<operation id="2843" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="14" op_0_bw="3">
<![CDATA[
branch1266:0  %flat_array_16_V_loa_15 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_15"/></StgValue>
</operation>

<operation id="2844" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="14" op_0_bw="3">
<![CDATA[
branch1265:0  %flat_array_15_V_loa_15 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_15"/></StgValue>
</operation>

<operation id="2845" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="14" op_0_bw="3">
<![CDATA[
branch1264:0  %flat_array_14_V_loa_15 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_15"/></StgValue>
</operation>

<operation id="2846" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="14" op_0_bw="3">
<![CDATA[
branch1263:0  %flat_array_13_V_loa_15 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_15"/></StgValue>
</operation>

<operation id="2847" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="14" op_0_bw="3">
<![CDATA[
branch1262:0  %flat_array_12_V_loa_15 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_15"/></StgValue>
</operation>

<operation id="2848" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="14" op_0_bw="3">
<![CDATA[
branch1261:0  %flat_array_11_V_loa_15 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_15"/></StgValue>
</operation>

<operation id="2849" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="14" op_0_bw="3">
<![CDATA[
branch1260:0  %flat_array_10_V_loa_15 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_15"/></StgValue>
</operation>

<operation id="2850" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="14" op_0_bw="3">
<![CDATA[
branch1259:0  %flat_array_9_V_load_12 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_12"/></StgValue>
</operation>

<operation id="2851" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="14" op_0_bw="3">
<![CDATA[
branch1258:0  %flat_array_8_V_load_12 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_12"/></StgValue>
</operation>

<operation id="2852" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="14" op_0_bw="3">
<![CDATA[
branch1257:0  %flat_array_7_V_load_12 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_12"/></StgValue>
</operation>

<operation id="2853" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="14" op_0_bw="3">
<![CDATA[
branch1256:0  %flat_array_6_V_load_12 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_12"/></StgValue>
</operation>

<operation id="2854" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="14" op_0_bw="3">
<![CDATA[
branch1255:0  %flat_array_5_V_load_12 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_12"/></StgValue>
</operation>

<operation id="2855" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="14" op_0_bw="3">
<![CDATA[
branch1254:0  %flat_array_4_V_load_12 = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_12"/></StgValue>
</operation>

<operation id="2856" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="14" op_0_bw="3">
<![CDATA[
branch1253:0  %flat_array_3_V_load_12 = load i14* %flat_array_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_12"/></StgValue>
</operation>

<operation id="2857" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="14" op_0_bw="3">
<![CDATA[
branch1299:0  %flat_array_49_V_loa_11 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_11"/></StgValue>
</operation>

<operation id="2858" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0">
<![CDATA[
branch1299:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2859" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="14" op_0_bw="3">
<![CDATA[
branch1220:0  %flat_array_20_V_loa_14 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_14"/></StgValue>
</operation>

<operation id="2860" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="14" op_0_bw="3">
<![CDATA[
branch1219:0  %flat_array_19_V_loa_14 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_14"/></StgValue>
</operation>

<operation id="2861" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="14" op_0_bw="3">
<![CDATA[
branch1218:0  %flat_array_18_V_loa_14 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_14"/></StgValue>
</operation>

<operation id="2862" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="14" op_0_bw="3">
<![CDATA[
branch1217:0  %flat_array_17_V_loa_14 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_14"/></StgValue>
</operation>

<operation id="2863" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="14" op_0_bw="3">
<![CDATA[
branch1216:0  %flat_array_16_V_loa_14 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_14"/></StgValue>
</operation>

<operation id="2864" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="14" op_0_bw="3">
<![CDATA[
branch1215:0  %flat_array_15_V_loa_14 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_14"/></StgValue>
</operation>

<operation id="2865" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="14" op_0_bw="3">
<![CDATA[
branch1214:0  %flat_array_14_V_loa_14 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_14"/></StgValue>
</operation>

<operation id="2866" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="14" op_0_bw="3">
<![CDATA[
branch1213:0  %flat_array_13_V_loa_14 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_14"/></StgValue>
</operation>

<operation id="2867" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="14" op_0_bw="3">
<![CDATA[
branch1212:0  %flat_array_12_V_loa_14 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_14"/></StgValue>
</operation>

<operation id="2868" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="14" op_0_bw="3">
<![CDATA[
branch1211:0  %flat_array_11_V_loa_14 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_14"/></StgValue>
</operation>

<operation id="2869" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="14" op_0_bw="3">
<![CDATA[
branch1210:0  %flat_array_10_V_loa_14 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_14"/></StgValue>
</operation>

<operation id="2870" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="14" op_0_bw="3">
<![CDATA[
branch1209:0  %flat_array_9_V_load_13 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_13"/></StgValue>
</operation>

<operation id="2871" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="14" op_0_bw="3">
<![CDATA[
branch1208:0  %flat_array_8_V_load_13 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_13"/></StgValue>
</operation>

<operation id="2872" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="14" op_0_bw="3">
<![CDATA[
branch1207:0  %flat_array_7_V_load_13 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_13"/></StgValue>
</operation>

<operation id="2873" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="14" op_0_bw="3">
<![CDATA[
branch1206:0  %flat_array_6_V_load_13 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_13"/></StgValue>
</operation>

<operation id="2874" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="14" op_0_bw="3">
<![CDATA[
branch1205:0  %flat_array_5_V_load_13 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_13"/></StgValue>
</operation>

<operation id="2875" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="14" op_0_bw="3">
<![CDATA[
branch1204:0  %flat_array_4_V_load_13 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_13"/></StgValue>
</operation>

<operation id="2876" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="14" op_0_bw="3">
<![CDATA[
branch1203:0  %flat_array_3_V_load_13 = load i14* %flat_array_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_13"/></StgValue>
</operation>

<operation id="2877" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="14" op_0_bw="3">
<![CDATA[
branch898:0  %flat_array_48_V_loa_10 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_10"/></StgValue>
</operation>

<operation id="2878" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="0">
<![CDATA[
branch898:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2879" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="14" op_0_bw="3">
<![CDATA[
branch897:0  %flat_array_47_V_loa_10 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_10"/></StgValue>
</operation>

<operation id="2880" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="0">
<![CDATA[
branch897:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2881" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="14" op_0_bw="3">
<![CDATA[
branch896:0  %flat_array_46_V_loa_10 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_10"/></StgValue>
</operation>

<operation id="2882" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="0">
<![CDATA[
branch896:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2883" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="14" op_0_bw="3">
<![CDATA[
branch895:0  %flat_array_45_V_loa_10 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_10"/></StgValue>
</operation>

<operation id="2884" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="0">
<![CDATA[
branch895:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2885" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="14" op_0_bw="3">
<![CDATA[
branch894:0  %flat_array_44_V_loa_10 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_10"/></StgValue>
</operation>

<operation id="2886" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="0">
<![CDATA[
branch894:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2887" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="14" op_0_bw="3">
<![CDATA[
branch893:0  %flat_array_43_V_loa_10 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_10"/></StgValue>
</operation>

<operation id="2888" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="0">
<![CDATA[
branch893:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2889" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="14" op_0_bw="3">
<![CDATA[
branch892:0  %flat_array_42_V_loa_10 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_10"/></StgValue>
</operation>

<operation id="2890" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="0">
<![CDATA[
branch892:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2891" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="14" op_0_bw="3">
<![CDATA[
branch891:0  %flat_array_41_V_loa_10 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_10"/></StgValue>
</operation>

<operation id="2892" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="0">
<![CDATA[
branch891:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2893" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="14" op_0_bw="3">
<![CDATA[
branch890:0  %flat_array_40_V_loa_10 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_10"/></StgValue>
</operation>

<operation id="2894" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="0">
<![CDATA[
branch890:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2895" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="14" op_0_bw="3">
<![CDATA[
branch889:0  %flat_array_39_V_loa_10 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_10"/></StgValue>
</operation>

<operation id="2896" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="0">
<![CDATA[
branch889:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2897" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="14" op_0_bw="3">
<![CDATA[
branch888:0  %flat_array_38_V_loa_10 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_10"/></StgValue>
</operation>

<operation id="2898" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="0">
<![CDATA[
branch888:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2899" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="14" op_0_bw="3">
<![CDATA[
branch887:0  %flat_array_37_V_loa_10 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_10"/></StgValue>
</operation>

<operation id="2900" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="0">
<![CDATA[
branch887:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2901" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="14" op_0_bw="3">
<![CDATA[
branch886:0  %flat_array_36_V_loa_10 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_10"/></StgValue>
</operation>

<operation id="2902" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="0">
<![CDATA[
branch886:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2903" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="14" op_0_bw="3">
<![CDATA[
branch885:0  %flat_array_35_V_loa_10 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_10"/></StgValue>
</operation>

<operation id="2904" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="0">
<![CDATA[
branch885:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2905" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="14" op_0_bw="3">
<![CDATA[
branch884:0  %flat_array_34_V_loa_10 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_10"/></StgValue>
</operation>

<operation id="2906" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="0">
<![CDATA[
branch884:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2907" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="14" op_0_bw="3">
<![CDATA[
branch883:0  %flat_array_33_V_loa_10 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_10"/></StgValue>
</operation>

<operation id="2908" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="0">
<![CDATA[
branch883:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2909" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="14" op_0_bw="3">
<![CDATA[
branch882:0  %flat_array_32_V_loa_10 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_10"/></StgValue>
</operation>

<operation id="2910" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="0">
<![CDATA[
branch882:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2911" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="14" op_0_bw="3">
<![CDATA[
branch881:0  %flat_array_31_V_loa_10 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_10"/></StgValue>
</operation>

<operation id="2912" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="0">
<![CDATA[
branch881:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2913" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="14" op_0_bw="3">
<![CDATA[
branch880:0  %flat_array_30_V_loa_10 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_10"/></StgValue>
</operation>

<operation id="2914" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="0">
<![CDATA[
branch880:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2915" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="14" op_0_bw="3">
<![CDATA[
branch879:0  %flat_array_29_V_loa_10 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_10"/></StgValue>
</operation>

<operation id="2916" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="0">
<![CDATA[
branch879:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2917" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="14" op_0_bw="3">
<![CDATA[
branch878:0  %flat_array_28_V_loa_10 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_10"/></StgValue>
</operation>

<operation id="2918" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="0">
<![CDATA[
branch878:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2919" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="14" op_0_bw="3">
<![CDATA[
branch877:0  %flat_array_27_V_loa_10 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_10"/></StgValue>
</operation>

<operation id="2920" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="0">
<![CDATA[
branch877:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2921" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="14" op_0_bw="3">
<![CDATA[
branch876:0  %flat_array_26_V_loa_10 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_10"/></StgValue>
</operation>

<operation id="2922" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="0">
<![CDATA[
branch876:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2923" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="14" op_0_bw="3">
<![CDATA[
branch875:0  %flat_array_25_V_loa_10 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_10"/></StgValue>
</operation>

<operation id="2924" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="0">
<![CDATA[
branch875:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2925" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="14" op_0_bw="3">
<![CDATA[
branch874:0  %flat_array_24_V_loa_10 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_10"/></StgValue>
</operation>

<operation id="2926" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="0">
<![CDATA[
branch874:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2927" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="14" op_0_bw="3">
<![CDATA[
branch873:0  %flat_array_23_V_loa_10 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_10"/></StgValue>
</operation>

<operation id="2928" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="0">
<![CDATA[
branch873:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2929" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="14" op_0_bw="3">
<![CDATA[
branch872:0  %flat_array_22_V_loa_10 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_10"/></StgValue>
</operation>

<operation id="2930" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="0" op_0_bw="0">
<![CDATA[
branch872:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2931" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="14" op_0_bw="3">
<![CDATA[
branch871:0  %flat_array_21_V_loa_10 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_10"/></StgValue>
</operation>

<operation id="2932" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="0">
<![CDATA[
branch871:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2933" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="14" op_0_bw="3">
<![CDATA[
branch899:0  %flat_array_49_V_loa_10 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_10"/></StgValue>
</operation>

<operation id="2934" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="0">
<![CDATA[
branch899:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="2935" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="14" op_0_bw="3">
<![CDATA[
branch498:0  %flat_array_48_V_loa_9 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_9"/></StgValue>
</operation>

<operation id="2936" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="14" op_0_bw="3">
<![CDATA[
branch497:0  %flat_array_47_V_loa_9 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_9"/></StgValue>
</operation>

<operation id="2937" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="14" op_0_bw="3">
<![CDATA[
branch496:0  %flat_array_46_V_loa_9 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_9"/></StgValue>
</operation>

<operation id="2938" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="14" op_0_bw="3">
<![CDATA[
branch495:0  %flat_array_45_V_loa_9 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_9"/></StgValue>
</operation>

<operation id="2939" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="14" op_0_bw="3">
<![CDATA[
branch494:0  %flat_array_44_V_loa_9 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_9"/></StgValue>
</operation>

<operation id="2940" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="14" op_0_bw="3">
<![CDATA[
branch493:0  %flat_array_43_V_loa_9 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_9"/></StgValue>
</operation>

<operation id="2941" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="14" op_0_bw="3">
<![CDATA[
branch492:0  %flat_array_42_V_loa_9 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_9"/></StgValue>
</operation>

<operation id="2942" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="14" op_0_bw="3">
<![CDATA[
branch491:0  %flat_array_41_V_loa_9 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_9"/></StgValue>
</operation>

<operation id="2943" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="14" op_0_bw="3">
<![CDATA[
branch490:0  %flat_array_40_V_loa_9 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_9"/></StgValue>
</operation>

<operation id="2944" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="14" op_0_bw="3">
<![CDATA[
branch489:0  %flat_array_39_V_loa_9 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_9"/></StgValue>
</operation>

<operation id="2945" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="14" op_0_bw="3">
<![CDATA[
branch488:0  %flat_array_38_V_loa_9 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_9"/></StgValue>
</operation>

<operation id="2946" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="14" op_0_bw="3">
<![CDATA[
branch487:0  %flat_array_37_V_loa_9 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_9"/></StgValue>
</operation>

<operation id="2947" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="14" op_0_bw="3">
<![CDATA[
branch486:0  %flat_array_36_V_loa_9 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_9"/></StgValue>
</operation>

<operation id="2948" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="14" op_0_bw="3">
<![CDATA[
branch485:0  %flat_array_35_V_loa_9 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_9"/></StgValue>
</operation>

<operation id="2949" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="14" op_0_bw="3">
<![CDATA[
branch484:0  %flat_array_34_V_loa_9 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_9"/></StgValue>
</operation>

<operation id="2950" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="14" op_0_bw="3">
<![CDATA[
branch483:0  %flat_array_33_V_loa_9 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_9"/></StgValue>
</operation>

<operation id="2951" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="14" op_0_bw="3">
<![CDATA[
branch482:0  %flat_array_32_V_loa_9 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_9"/></StgValue>
</operation>

<operation id="2952" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="14" op_0_bw="3">
<![CDATA[
branch481:0  %flat_array_31_V_loa_9 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_9"/></StgValue>
</operation>

<operation id="2953" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="14" op_0_bw="3">
<![CDATA[
branch480:0  %flat_array_30_V_loa_9 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_9"/></StgValue>
</operation>

<operation id="2954" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="14" op_0_bw="3">
<![CDATA[
branch479:0  %flat_array_29_V_loa_9 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_9"/></StgValue>
</operation>

<operation id="2955" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="14" op_0_bw="3">
<![CDATA[
branch478:0  %flat_array_28_V_loa_9 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_9"/></StgValue>
</operation>

<operation id="2956" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="14" op_0_bw="3">
<![CDATA[
branch477:0  %flat_array_27_V_loa_9 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_9"/></StgValue>
</operation>

<operation id="2957" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="14" op_0_bw="3">
<![CDATA[
branch476:0  %flat_array_26_V_loa_9 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_9"/></StgValue>
</operation>

<operation id="2958" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="14" op_0_bw="3">
<![CDATA[
branch475:0  %flat_array_25_V_loa_9 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_9"/></StgValue>
</operation>

<operation id="2959" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="14" op_0_bw="3">
<![CDATA[
branch474:0  %flat_array_24_V_loa_9 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_9"/></StgValue>
</operation>

<operation id="2960" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="14" op_0_bw="3">
<![CDATA[
branch473:0  %flat_array_23_V_loa_9 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_9"/></StgValue>
</operation>

<operation id="2961" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="14" op_0_bw="3">
<![CDATA[
branch472:0  %flat_array_22_V_loa_9 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_9"/></StgValue>
</operation>

<operation id="2962" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="14" op_0_bw="3">
<![CDATA[
branch471:0  %flat_array_21_V_loa_9 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_9"/></StgValue>
</operation>

<operation id="2963" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="14" op_0_bw="3">
<![CDATA[
branch499:0  %flat_array_49_V_loa_9 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_9"/></StgValue>
</operation>

<operation id="2964" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="14" op_0_bw="3">
<![CDATA[
branch98:0  %flat_array_48_V_loa_8 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_8"/></StgValue>
</operation>

<operation id="2965" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="14" op_0_bw="3">
<![CDATA[
branch97:0  %flat_array_47_V_loa_8 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_8"/></StgValue>
</operation>

<operation id="2966" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="14" op_0_bw="3">
<![CDATA[
branch96:0  %flat_array_46_V_loa_8 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_8"/></StgValue>
</operation>

<operation id="2967" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="14" op_0_bw="3">
<![CDATA[
branch95:0  %flat_array_45_V_loa_8 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_8"/></StgValue>
</operation>

<operation id="2968" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="4660" bw="14" op_0_bw="3">
<![CDATA[
branch94:0  %flat_array_44_V_loa_8 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_8"/></StgValue>
</operation>

<operation id="2969" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="4663" bw="14" op_0_bw="3">
<![CDATA[
branch93:0  %flat_array_43_V_loa_8 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_8"/></StgValue>
</operation>

<operation id="2970" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="14" op_0_bw="3">
<![CDATA[
branch92:0  %flat_array_42_V_loa_8 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_8"/></StgValue>
</operation>

<operation id="2971" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="14" op_0_bw="3">
<![CDATA[
branch91:0  %flat_array_41_V_loa_8 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_8"/></StgValue>
</operation>

<operation id="2972" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="14" op_0_bw="3">
<![CDATA[
branch90:0  %flat_array_40_V_loa_8 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_8"/></StgValue>
</operation>

<operation id="2973" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="4675" bw="14" op_0_bw="3">
<![CDATA[
branch89:0  %flat_array_39_V_loa_8 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_8"/></StgValue>
</operation>

<operation id="2974" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="14" op_0_bw="3">
<![CDATA[
branch88:0  %flat_array_38_V_loa_8 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_8"/></StgValue>
</operation>

<operation id="2975" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="14" op_0_bw="3">
<![CDATA[
branch87:0  %flat_array_37_V_loa_8 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_8"/></StgValue>
</operation>

<operation id="2976" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="14" op_0_bw="3">
<![CDATA[
branch86:0  %flat_array_36_V_loa_8 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_8"/></StgValue>
</operation>

<operation id="2977" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="14" op_0_bw="3">
<![CDATA[
branch85:0  %flat_array_35_V_loa_8 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_8"/></StgValue>
</operation>

<operation id="2978" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="14" op_0_bw="3">
<![CDATA[
branch84:0  %flat_array_34_V_loa_8 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_8"/></StgValue>
</operation>

<operation id="2979" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="14" op_0_bw="3">
<![CDATA[
branch83:0  %flat_array_33_V_loa_8 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_8"/></StgValue>
</operation>

<operation id="2980" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="14" op_0_bw="3">
<![CDATA[
branch82:0  %flat_array_32_V_loa_8 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_8"/></StgValue>
</operation>

<operation id="2981" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="14" op_0_bw="3">
<![CDATA[
branch81:0  %flat_array_31_V_loa_8 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_8"/></StgValue>
</operation>

<operation id="2982" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="14" op_0_bw="3">
<![CDATA[
branch80:0  %flat_array_30_V_loa_8 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_8"/></StgValue>
</operation>

<operation id="2983" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="14" op_0_bw="3">
<![CDATA[
branch79:0  %flat_array_29_V_loa_8 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_8"/></StgValue>
</operation>

<operation id="2984" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="14" op_0_bw="3">
<![CDATA[
branch78:0  %flat_array_28_V_loa_8 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_8"/></StgValue>
</operation>

<operation id="2985" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="14" op_0_bw="3">
<![CDATA[
branch77:0  %flat_array_27_V_loa_8 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_8"/></StgValue>
</operation>

<operation id="2986" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="14" op_0_bw="3">
<![CDATA[
branch76:0  %flat_array_26_V_loa_8 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_8"/></StgValue>
</operation>

<operation id="2987" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="14" op_0_bw="3">
<![CDATA[
branch75:0  %flat_array_25_V_loa_8 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_8"/></StgValue>
</operation>

<operation id="2988" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="14" op_0_bw="3">
<![CDATA[
branch74:0  %flat_array_24_V_loa_8 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_8"/></StgValue>
</operation>

<operation id="2989" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="14" op_0_bw="3">
<![CDATA[
branch73:0  %flat_array_23_V_loa_8 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_8"/></StgValue>
</operation>

<operation id="2990" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="14" op_0_bw="3">
<![CDATA[
branch72:0  %flat_array_22_V_loa_8 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_8"/></StgValue>
</operation>

<operation id="2991" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4729" bw="14" op_0_bw="3">
<![CDATA[
branch71:0  %flat_array_21_V_loa_8 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_8"/></StgValue>
</operation>

<operation id="2992" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="14" op_0_bw="3">
<![CDATA[
branch99:0  %flat_array_49_V_loa_8 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:10  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2994" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:12  %zext_ln415_8 = zext i1 %tmp_128 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="2995" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:13  %add_ln415_8 = add i14 %trunc_ln708_8, %zext_ln415_8

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="2996" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:14  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2997" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:15  %xor_ln416_23 = xor i1 %tmp_129, true

]]></Node>
<StgValue><ssdm name="xor_ln416_23"/></StgValue>
</operation>

<operation id="2998" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:16  %and_ln416_8 = and i1 %tmp_127, %xor_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln416_8"/></StgValue>
</operation>

<operation id="2999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:17  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3000" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454:19  br i1 %and_ln416_8, label %3, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_8, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="3002" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_8 = xor i1 %tmp_132, true

]]></Node>
<StgValue><ssdm name="xor_ln779_8"/></StgValue>
</operation>

<operation id="3003" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779 = and i1 %tmp_131, %xor_ln779_8

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="3004" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:0  %deleted_ones_8 = phi i1 [ %and_ln779, %3 ], [ %tmp_131, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.74454 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="3006" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:1  %and_ln781_8 = and i1 %and_ln416_8, %tmp_131

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="3007" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:2  %xor_ln785_18 = xor i1 %tmp_131, %and_ln416_8

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="3008" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:3  %or_ln785_8 = or i1 %tmp_130, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="3009" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:4  %xor_ln785_19 = xor i1 %tmp_126, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="3010" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:5  %and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="and_ln785_8"/></StgValue>
</operation>

<operation id="3011" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:6  %and_ln786_8 = and i1 %tmp_130, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="3012" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:7  %or_ln786_8 = or i1 %and_ln781_8, %and_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="3013" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:8  %xor_ln786_13 = xor i1 %or_ln786_8, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="3014" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:9  %and_ln786_58 = and i1 %tmp_126, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="and_ln786_58"/></StgValue>
</operation>

<operation id="3015" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:10  %or_ln340_34 = or i1 %and_ln786_58, %and_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="3016" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:11  %or_ln340_35 = or i1 %and_ln786_8, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="3017" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:12  %or_ln340_36 = or i1 %or_ln340_35, %and_ln781_8

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="3018" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:13  %select_ln340_13 = select i1 %or_ln340_34, i14 8191, i14 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="3019" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:14  %select_ln388_13 = select i1 %and_ln786_58, i14 -8192, i14 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="3020" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.8_ifconv:15  %select_ln340_32 = select i1 %or_ln340_36, i14 %select_ln340_13, i14 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_32"/></StgValue>
</operation>

<operation id="3021" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:1  %sext_ln1192_18 = sext i14 %phi_ln1116_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="3022" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:3  %sext_ln1192_19 = sext i9 %dense_1_weights_V_lo_9 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="3023" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:4  %mul_ln1192_9 = mul i23 %sext_ln1192_18, %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="3024" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:5  %shl_ln728_9 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_32, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="3025" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:6  %sext_ln728_9 = sext i22 %shl_ln728_9 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="3026" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:7  %add_ln1192_9 = add i23 %sext_ln728_9, %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="3027" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:8  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_9, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="3028" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:9  %trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_9, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="3029" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:10  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_9, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="3030" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:11  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="3031" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:12  %zext_ln415_9 = zext i1 %tmp_135 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="3032" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:13  %add_ln415_9 = add i14 %trunc_ln708_9, %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="3033" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:14  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3034" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:15  %xor_ln416_24 = xor i1 %tmp_136, true

]]></Node>
<StgValue><ssdm name="xor_ln416_24"/></StgValue>
</operation>

<operation id="3035" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:16  %and_ln416_9 = and i1 %tmp_134, %xor_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln416_9"/></StgValue>
</operation>

<operation id="3036" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:17  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3037" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:18  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_9, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3038" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349:19  br i1 %and_ln416_9, label %4, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3039" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_9, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3040" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_9 = xor i1 %tmp_139, true

]]></Node>
<StgValue><ssdm name="xor_ln779_9"/></StgValue>
</operation>

<operation id="3041" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_1 = and i1 %tmp_138, %xor_ln779_9

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="3042" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3043" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:0  %deleted_ones_9 = phi i1 [ %and_ln779_1, %4 ], [ %tmp_138, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.84349 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="3044" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:1  %and_ln781_9 = and i1 %and_ln416_9, %tmp_138

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="3045" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:6  %and_ln786_9 = and i1 %tmp_137, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="3046" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:23  %dense_1_weights_V_lo_12 = load i9* %dense_1_weights_V_ad_12, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_12"/></StgValue>
</operation>

<operation id="3047" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:23  %dense_1_weights_V_lo_13 = load i9* %dense_1_weights_V_ad_13, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_13"/></StgValue>
</operation>

<operation id="3048" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:17  %zext_ln1117_30 = zext i15 %add_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_30"/></StgValue>
</operation>

<operation id="3049" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:18  %dense_1_weights_V_ad_14 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_14"/></StgValue>
</operation>

<operation id="3050" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:23  %dense_1_weights_V_lo_14 = load i9* %dense_1_weights_V_ad_14, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_14"/></StgValue>
</operation>

<operation id="3051" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:17  %zext_ln1117_32 = zext i15 %add_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_32"/></StgValue>
</operation>

<operation id="3052" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:18  %dense_1_weights_V_ad_15 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_15"/></StgValue>
</operation>

<operation id="3053" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:23  %dense_1_weights_V_lo_15 = load i9* %dense_1_weights_V_ad_15, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_15"/></StgValue>
</operation>

<operation id="3054" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0" op_90_bw="14" op_91_bw="0" op_92_bw="14" op_93_bw="0" op_94_bw="14" op_95_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:0  %phi_ln1116_8 = phi i14 [ %flat_array_2_V_load_8, %branch1652 ], [ %flat_array_3_V_load_8, %branch1653 ], [ %flat_array_4_V_load_8, %branch1654 ], [ %flat_array_5_V_load_8, %branch1655 ], [ %flat_array_6_V_load_8, %branch1656 ], [ %flat_array_7_V_load_8, %branch1657 ], [ %flat_array_8_V_load_8, %branch1658 ], [ %flat_array_9_V_load_8, %branch1659 ], [ %flat_array_10_V_loa_17, %branch1660 ], [ %flat_array_11_V_loa_17, %branch1661 ], [ %flat_array_12_V_loa_17, %branch1662 ], [ %flat_array_13_V_loa_17, %branch1663 ], [ %flat_array_14_V_loa_17, %branch1664 ], [ %flat_array_15_V_loa_17, %branch1665 ], [ %flat_array_16_V_loa_17, %branch1666 ], [ %flat_array_17_V_loa_17, %branch1667 ], [ %flat_array_18_V_loa_17, %branch1668 ], [ %flat_array_19_V_loa_17, %branch1669 ], [ %flat_array_20_V_loa_17, %branch1670 ], [ %flat_array_21_V_loa_12, %branch1671 ], [ %flat_array_22_V_loa_12, %branch1672 ], [ %flat_array_23_V_loa_12, %branch1673 ], [ %flat_array_24_V_loa_12, %branch1674 ], [ %flat_array_25_V_loa_12, %branch1675 ], [ %flat_array_26_V_loa_12, %branch1676 ], [ %flat_array_27_V_loa_12, %branch1677 ], [ %flat_array_28_V_loa_12, %branch1678 ], [ %flat_array_29_V_loa_12, %branch1679 ], [ %flat_array_30_V_loa_12, %branch1680 ], [ %flat_array_31_V_loa_12, %branch1681 ], [ %flat_array_32_V_loa_12, %branch1682 ], [ %flat_array_33_V_loa_12, %branch1683 ], [ %flat_array_34_V_loa_12, %branch1684 ], [ %flat_array_35_V_loa_12, %branch1685 ], [ %flat_array_36_V_loa_12, %branch1686 ], [ %flat_array_37_V_loa_12, %branch1687 ], [ %flat_array_38_V_loa_12, %branch1688 ], [ %flat_array_39_V_loa_12, %branch1689 ], [ %flat_array_40_V_loa_12, %branch1690 ], [ %flat_array_41_V_loa_12, %branch1691 ], [ %flat_array_42_V_loa_12, %branch1692 ], [ %flat_array_43_V_loa_12, %branch1693 ], [ %flat_array_44_V_loa_12, %branch1694 ], [ %flat_array_45_V_loa_12, %branch1695 ], [ %flat_array_46_V_loa_12, %branch1696 ], [ %flat_array_47_V_loa_12, %branch1697 ], [ %flat_array_48_V_loa_12, %branch1698 ], [ %flat_array_49_V_loa_12, %branch1699 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_8"/></StgValue>
</operation>

<operation id="3055" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0" op_90_bw="14" op_91_bw="0" op_92_bw="14" op_93_bw="0" op_94_bw="14" op_95_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:0  %phi_ln1116_9 = phi i14 [ %flat_array_2_V_load_9, %branch1602 ], [ %flat_array_3_V_load_9, %branch1603 ], [ %flat_array_4_V_load_9, %branch1604 ], [ %flat_array_5_V_load_9, %branch1605 ], [ %flat_array_6_V_load_9, %branch1606 ], [ %flat_array_7_V_load_9, %branch1607 ], [ %flat_array_8_V_load_9, %branch1608 ], [ %flat_array_9_V_load_9, %branch1609 ], [ %flat_array_10_V_loa_16, %branch1610 ], [ %flat_array_11_V_loa_16, %branch1611 ], [ %flat_array_12_V_loa_16, %branch1612 ], [ %flat_array_13_V_loa_16, %branch1613 ], [ %flat_array_14_V_loa_16, %branch1614 ], [ %flat_array_15_V_loa_16, %branch1615 ], [ %flat_array_16_V_loa_16, %branch1616 ], [ %flat_array_17_V_loa_16, %branch1617 ], [ %flat_array_18_V_loa_16, %branch1618 ], [ %flat_array_19_V_loa_16, %branch1619 ], [ %flat_array_20_V_loa_16, %branch1620 ], [ %flat_array_21_V_loa_1, %branch1621 ], [ %flat_array_22_V_loa_1, %branch1622 ], [ %flat_array_23_V_loa_1, %branch1623 ], [ %flat_array_24_V_loa_1, %branch1624 ], [ %flat_array_25_V_loa_1, %branch1625 ], [ %flat_array_26_V_loa_1, %branch1626 ], [ %flat_array_27_V_loa_1, %branch1627 ], [ %flat_array_28_V_loa_1, %branch1628 ], [ %flat_array_29_V_loa_1, %branch1629 ], [ %flat_array_30_V_loa_1, %branch1630 ], [ %flat_array_31_V_loa_1, %branch1631 ], [ %flat_array_33_V_loa_1, %branch1633 ], [ %flat_array_34_V_loa_1, %branch1634 ], [ %flat_array_35_V_loa_1, %branch1635 ], [ %flat_array_36_V_loa_1, %branch1636 ], [ %flat_array_37_V_loa_1, %branch1637 ], [ %flat_array_38_V_loa_1, %branch1638 ], [ %flat_array_39_V_loa_1, %branch1639 ], [ %flat_array_40_V_loa_1, %branch1640 ], [ %flat_array_41_V_loa_1, %branch1641 ], [ %flat_array_42_V_loa_1, %branch1642 ], [ %flat_array_43_V_loa_1, %branch1643 ], [ %flat_array_44_V_loa_1, %branch1644 ], [ %flat_array_45_V_loa_1, %branch1645 ], [ %flat_array_46_V_loa_1, %branch1646 ], [ %flat_array_47_V_loa_1, %branch1647 ], [ %flat_array_48_V_loa_1, %branch1648 ], [ %flat_array_49_V_loa_1, %branch1649 ], [ %flat_array_32_V_loa_1, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_9"/></StgValue>
</operation>

<operation id="3056" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="14" op_0_bw="3">
<![CDATA[
branch1270:0  %flat_array_20_V_loa_15 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_15"/></StgValue>
</operation>

<operation id="3057" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="0">
<![CDATA[
branch1270:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3058" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="14" op_0_bw="3">
<![CDATA[
branch1269:0  %flat_array_19_V_loa_15 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_15"/></StgValue>
</operation>

<operation id="3059" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="0" op_0_bw="0">
<![CDATA[
branch1269:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3060" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="14" op_0_bw="3">
<![CDATA[
branch1268:0  %flat_array_18_V_loa_15 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_15"/></StgValue>
</operation>

<operation id="3061" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="0" op_0_bw="0">
<![CDATA[
branch1268:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3062" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="14" op_0_bw="3">
<![CDATA[
branch1267:0  %flat_array_17_V_loa_15 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_15"/></StgValue>
</operation>

<operation id="3063" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="0">
<![CDATA[
branch1267:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3064" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="14" op_0_bw="3">
<![CDATA[
branch1266:0  %flat_array_16_V_loa_15 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_15"/></StgValue>
</operation>

<operation id="3065" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="0" op_0_bw="0">
<![CDATA[
branch1266:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3066" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="14" op_0_bw="3">
<![CDATA[
branch1265:0  %flat_array_15_V_loa_15 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_15"/></StgValue>
</operation>

<operation id="3067" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="0">
<![CDATA[
branch1265:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3068" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="14" op_0_bw="3">
<![CDATA[
branch1264:0  %flat_array_14_V_loa_15 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_15"/></StgValue>
</operation>

<operation id="3069" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="0">
<![CDATA[
branch1264:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3070" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="14" op_0_bw="3">
<![CDATA[
branch1263:0  %flat_array_13_V_loa_15 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_15"/></StgValue>
</operation>

<operation id="3071" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="0" op_0_bw="0">
<![CDATA[
branch1263:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3072" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="14" op_0_bw="3">
<![CDATA[
branch1262:0  %flat_array_12_V_loa_15 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_15"/></StgValue>
</operation>

<operation id="3073" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="0" op_0_bw="0">
<![CDATA[
branch1262:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3074" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="14" op_0_bw="3">
<![CDATA[
branch1261:0  %flat_array_11_V_loa_15 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_15"/></StgValue>
</operation>

<operation id="3075" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="0" op_0_bw="0">
<![CDATA[
branch1261:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3076" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="14" op_0_bw="3">
<![CDATA[
branch1260:0  %flat_array_10_V_loa_15 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_15"/></StgValue>
</operation>

<operation id="3077" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="0" op_0_bw="0">
<![CDATA[
branch1260:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3078" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="14" op_0_bw="3">
<![CDATA[
branch1259:0  %flat_array_9_V_load_12 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_12"/></StgValue>
</operation>

<operation id="3079" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="0" op_0_bw="0">
<![CDATA[
branch1259:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3080" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="14" op_0_bw="3">
<![CDATA[
branch1258:0  %flat_array_8_V_load_12 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_12"/></StgValue>
</operation>

<operation id="3081" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="0" op_0_bw="0">
<![CDATA[
branch1258:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3082" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="14" op_0_bw="3">
<![CDATA[
branch1257:0  %flat_array_7_V_load_12 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_12"/></StgValue>
</operation>

<operation id="3083" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="0" op_0_bw="0">
<![CDATA[
branch1257:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3084" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="14" op_0_bw="3">
<![CDATA[
branch1256:0  %flat_array_6_V_load_12 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_12"/></StgValue>
</operation>

<operation id="3085" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0">
<![CDATA[
branch1256:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3086" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="14" op_0_bw="3">
<![CDATA[
branch1255:0  %flat_array_5_V_load_12 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_12"/></StgValue>
</operation>

<operation id="3087" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="0" op_0_bw="0">
<![CDATA[
branch1255:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3088" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="14" op_0_bw="3">
<![CDATA[
branch1254:0  %flat_array_4_V_load_12 = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_12"/></StgValue>
</operation>

<operation id="3089" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0">
<![CDATA[
branch1254:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3090" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="14" op_0_bw="3">
<![CDATA[
branch1253:0  %flat_array_3_V_load_12 = load i14* %flat_array_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_12"/></StgValue>
</operation>

<operation id="3091" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="0" op_0_bw="0">
<![CDATA[
branch1253:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3092" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="14" op_0_bw="3">
<![CDATA[
branch1220:0  %flat_array_20_V_loa_14 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_14"/></StgValue>
</operation>

<operation id="3093" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="0" op_0_bw="0">
<![CDATA[
branch1220:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3094" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="14" op_0_bw="3">
<![CDATA[
branch1219:0  %flat_array_19_V_loa_14 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_14"/></StgValue>
</operation>

<operation id="3095" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="0">
<![CDATA[
branch1219:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3096" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="14" op_0_bw="3">
<![CDATA[
branch1218:0  %flat_array_18_V_loa_14 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_14"/></StgValue>
</operation>

<operation id="3097" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="0" op_0_bw="0">
<![CDATA[
branch1218:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3098" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="14" op_0_bw="3">
<![CDATA[
branch1217:0  %flat_array_17_V_loa_14 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_14"/></StgValue>
</operation>

<operation id="3099" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="0" op_0_bw="0">
<![CDATA[
branch1217:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3100" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="14" op_0_bw="3">
<![CDATA[
branch1216:0  %flat_array_16_V_loa_14 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_14"/></StgValue>
</operation>

<operation id="3101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="0" op_0_bw="0">
<![CDATA[
branch1216:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3102" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="14" op_0_bw="3">
<![CDATA[
branch1215:0  %flat_array_15_V_loa_14 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_14"/></StgValue>
</operation>

<operation id="3103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="0">
<![CDATA[
branch1215:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3104" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="14" op_0_bw="3">
<![CDATA[
branch1214:0  %flat_array_14_V_loa_14 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_14"/></StgValue>
</operation>

<operation id="3105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0">
<![CDATA[
branch1214:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3106" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="14" op_0_bw="3">
<![CDATA[
branch1213:0  %flat_array_13_V_loa_14 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_14"/></StgValue>
</operation>

<operation id="3107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="0">
<![CDATA[
branch1213:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3108" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="14" op_0_bw="3">
<![CDATA[
branch1212:0  %flat_array_12_V_loa_14 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_14"/></StgValue>
</operation>

<operation id="3109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="0">
<![CDATA[
branch1212:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3110" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="14" op_0_bw="3">
<![CDATA[
branch1211:0  %flat_array_11_V_loa_14 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_14"/></StgValue>
</operation>

<operation id="3111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="0" op_0_bw="0">
<![CDATA[
branch1211:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3112" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="14" op_0_bw="3">
<![CDATA[
branch1210:0  %flat_array_10_V_loa_14 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_14"/></StgValue>
</operation>

<operation id="3113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="0" op_0_bw="0">
<![CDATA[
branch1210:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3114" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="14" op_0_bw="3">
<![CDATA[
branch1209:0  %flat_array_9_V_load_13 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_13"/></StgValue>
</operation>

<operation id="3115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="0">
<![CDATA[
branch1209:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3116" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="14" op_0_bw="3">
<![CDATA[
branch1208:0  %flat_array_8_V_load_13 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_13"/></StgValue>
</operation>

<operation id="3117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="0">
<![CDATA[
branch1208:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3118" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="14" op_0_bw="3">
<![CDATA[
branch1207:0  %flat_array_7_V_load_13 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_13"/></StgValue>
</operation>

<operation id="3119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="0" op_0_bw="0">
<![CDATA[
branch1207:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3120" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="14" op_0_bw="3">
<![CDATA[
branch1206:0  %flat_array_6_V_load_13 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_13"/></StgValue>
</operation>

<operation id="3121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="0">
<![CDATA[
branch1206:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3122" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="14" op_0_bw="3">
<![CDATA[
branch1205:0  %flat_array_5_V_load_13 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_13"/></StgValue>
</operation>

<operation id="3123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="0" op_0_bw="0">
<![CDATA[
branch1205:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3124" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="14" op_0_bw="3">
<![CDATA[
branch1204:0  %flat_array_4_V_load_13 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_13"/></StgValue>
</operation>

<operation id="3125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="0" op_0_bw="0">
<![CDATA[
branch1204:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3126" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="14" op_0_bw="3">
<![CDATA[
branch1203:0  %flat_array_3_V_load_13 = load i14* %flat_array_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V_load_13"/></StgValue>
</operation>

<operation id="3127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="0">
<![CDATA[
branch1203:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3128" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="14" op_0_bw="3">
<![CDATA[
branch870:0  %flat_array_20_V_loa_13 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_13"/></StgValue>
</operation>

<operation id="3129" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="14" op_0_bw="3">
<![CDATA[
branch869:0  %flat_array_19_V_loa_13 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_13"/></StgValue>
</operation>

<operation id="3130" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="14" op_0_bw="3">
<![CDATA[
branch868:0  %flat_array_18_V_loa_13 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_13"/></StgValue>
</operation>

<operation id="3131" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="14" op_0_bw="3">
<![CDATA[
branch867:0  %flat_array_17_V_loa_13 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_13"/></StgValue>
</operation>

<operation id="3132" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="14" op_0_bw="3">
<![CDATA[
branch866:0  %flat_array_16_V_loa_13 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_13"/></StgValue>
</operation>

<operation id="3133" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="14" op_0_bw="3">
<![CDATA[
branch865:0  %flat_array_15_V_loa_13 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_13"/></StgValue>
</operation>

<operation id="3134" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="14" op_0_bw="3">
<![CDATA[
branch864:0  %flat_array_14_V_loa_13 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_13"/></StgValue>
</operation>

<operation id="3135" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="14" op_0_bw="3">
<![CDATA[
branch863:0  %flat_array_13_V_loa_13 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_13"/></StgValue>
</operation>

<operation id="3136" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="14" op_0_bw="3">
<![CDATA[
branch862:0  %flat_array_12_V_loa_13 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_13"/></StgValue>
</operation>

<operation id="3137" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="14" op_0_bw="3">
<![CDATA[
branch861:0  %flat_array_11_V_loa_13 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_13"/></StgValue>
</operation>

<operation id="3138" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="14" op_0_bw="3">
<![CDATA[
branch860:0  %flat_array_10_V_loa_13 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_13"/></StgValue>
</operation>

<operation id="3139" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="14" op_0_bw="3">
<![CDATA[
branch859:0  %flat_array_9_V_load_14 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_14"/></StgValue>
</operation>

<operation id="3140" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="14" op_0_bw="3">
<![CDATA[
branch858:0  %flat_array_8_V_load_14 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_14"/></StgValue>
</operation>

<operation id="3141" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="14" op_0_bw="3">
<![CDATA[
branch857:0  %flat_array_7_V_load_14 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_14"/></StgValue>
</operation>

<operation id="3142" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="14" op_0_bw="3">
<![CDATA[
branch856:0  %flat_array_6_V_load_14 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_14"/></StgValue>
</operation>

<operation id="3143" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="14" op_0_bw="3">
<![CDATA[
branch855:0  %flat_array_5_V_load_14 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_14"/></StgValue>
</operation>

<operation id="3144" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="14" op_0_bw="3">
<![CDATA[
branch854:0  %flat_array_4_V_load_14 = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_14"/></StgValue>
</operation>

<operation id="3145" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="14" op_0_bw="3">
<![CDATA[
branch820:0  %flat_array_20_V_loa_12 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_12"/></StgValue>
</operation>

<operation id="3146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="14" op_0_bw="3">
<![CDATA[
branch819:0  %flat_array_19_V_loa_12 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_12"/></StgValue>
</operation>

<operation id="3147" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="14" op_0_bw="3">
<![CDATA[
branch818:0  %flat_array_18_V_loa_12 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_12"/></StgValue>
</operation>

<operation id="3148" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="14" op_0_bw="3">
<![CDATA[
branch817:0  %flat_array_17_V_loa_12 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_12"/></StgValue>
</operation>

<operation id="3149" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="14" op_0_bw="3">
<![CDATA[
branch816:0  %flat_array_16_V_loa_12 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_12"/></StgValue>
</operation>

<operation id="3150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="14" op_0_bw="3">
<![CDATA[
branch815:0  %flat_array_15_V_loa_12 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_12"/></StgValue>
</operation>

<operation id="3151" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="14" op_0_bw="3">
<![CDATA[
branch814:0  %flat_array_14_V_loa_12 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_12"/></StgValue>
</operation>

<operation id="3152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="14" op_0_bw="3">
<![CDATA[
branch813:0  %flat_array_13_V_loa_12 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_12"/></StgValue>
</operation>

<operation id="3153" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="14" op_0_bw="3">
<![CDATA[
branch812:0  %flat_array_12_V_loa_12 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_12"/></StgValue>
</operation>

<operation id="3154" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="14" op_0_bw="3">
<![CDATA[
branch811:0  %flat_array_11_V_loa_12 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_12"/></StgValue>
</operation>

<operation id="3155" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="14" op_0_bw="3">
<![CDATA[
branch810:0  %flat_array_10_V_loa_12 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_12"/></StgValue>
</operation>

<operation id="3156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="14" op_0_bw="3">
<![CDATA[
branch809:0  %flat_array_9_V_load_15 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_15"/></StgValue>
</operation>

<operation id="3157" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="14" op_0_bw="3">
<![CDATA[
branch808:0  %flat_array_8_V_load_15 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_15"/></StgValue>
</operation>

<operation id="3158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="14" op_0_bw="3">
<![CDATA[
branch807:0  %flat_array_7_V_load_15 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_15"/></StgValue>
</operation>

<operation id="3159" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="14" op_0_bw="3">
<![CDATA[
branch806:0  %flat_array_6_V_load_15 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_15"/></StgValue>
</operation>

<operation id="3160" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="14" op_0_bw="3">
<![CDATA[
branch805:0  %flat_array_5_V_load_15 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_15"/></StgValue>
</operation>

<operation id="3161" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="14" op_0_bw="3">
<![CDATA[
branch804:0  %flat_array_4_V_load_15 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_15"/></StgValue>
</operation>

<operation id="3162" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="14" op_0_bw="3">
<![CDATA[
branch498:0  %flat_array_48_V_loa_9 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_9"/></StgValue>
</operation>

<operation id="3163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="0" op_0_bw="0">
<![CDATA[
branch498:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3164" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="14" op_0_bw="3">
<![CDATA[
branch497:0  %flat_array_47_V_loa_9 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_9"/></StgValue>
</operation>

<operation id="3165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="0">
<![CDATA[
branch497:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3166" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="14" op_0_bw="3">
<![CDATA[
branch496:0  %flat_array_46_V_loa_9 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_9"/></StgValue>
</operation>

<operation id="3167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="0">
<![CDATA[
branch496:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3168" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="14" op_0_bw="3">
<![CDATA[
branch495:0  %flat_array_45_V_loa_9 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_9"/></StgValue>
</operation>

<operation id="3169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="0">
<![CDATA[
branch495:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3170" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="14" op_0_bw="3">
<![CDATA[
branch494:0  %flat_array_44_V_loa_9 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_9"/></StgValue>
</operation>

<operation id="3171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="0" op_0_bw="0">
<![CDATA[
branch494:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3172" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="14" op_0_bw="3">
<![CDATA[
branch493:0  %flat_array_43_V_loa_9 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_9"/></StgValue>
</operation>

<operation id="3173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="0">
<![CDATA[
branch493:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3174" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="14" op_0_bw="3">
<![CDATA[
branch492:0  %flat_array_42_V_loa_9 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_9"/></StgValue>
</operation>

<operation id="3175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="0" op_0_bw="0">
<![CDATA[
branch492:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3176" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="14" op_0_bw="3">
<![CDATA[
branch491:0  %flat_array_41_V_loa_9 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_9"/></StgValue>
</operation>

<operation id="3177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0">
<![CDATA[
branch491:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3178" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="14" op_0_bw="3">
<![CDATA[
branch490:0  %flat_array_40_V_loa_9 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_9"/></StgValue>
</operation>

<operation id="3179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="0">
<![CDATA[
branch490:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3180" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="14" op_0_bw="3">
<![CDATA[
branch489:0  %flat_array_39_V_loa_9 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_9"/></StgValue>
</operation>

<operation id="3181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="0">
<![CDATA[
branch489:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3182" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="14" op_0_bw="3">
<![CDATA[
branch488:0  %flat_array_38_V_loa_9 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_9"/></StgValue>
</operation>

<operation id="3183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="0" op_0_bw="0">
<![CDATA[
branch488:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3184" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="14" op_0_bw="3">
<![CDATA[
branch487:0  %flat_array_37_V_loa_9 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_9"/></StgValue>
</operation>

<operation id="3185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="0" op_0_bw="0">
<![CDATA[
branch487:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3186" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="14" op_0_bw="3">
<![CDATA[
branch486:0  %flat_array_36_V_loa_9 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_9"/></StgValue>
</operation>

<operation id="3187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="0" op_0_bw="0">
<![CDATA[
branch486:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3188" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="14" op_0_bw="3">
<![CDATA[
branch485:0  %flat_array_35_V_loa_9 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_9"/></StgValue>
</operation>

<operation id="3189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="0" op_0_bw="0">
<![CDATA[
branch485:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3190" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="14" op_0_bw="3">
<![CDATA[
branch484:0  %flat_array_34_V_loa_9 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_9"/></StgValue>
</operation>

<operation id="3191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="0" op_0_bw="0">
<![CDATA[
branch484:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3192" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="14" op_0_bw="3">
<![CDATA[
branch483:0  %flat_array_33_V_loa_9 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_9"/></StgValue>
</operation>

<operation id="3193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="0" op_0_bw="0">
<![CDATA[
branch483:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3194" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="14" op_0_bw="3">
<![CDATA[
branch482:0  %flat_array_32_V_loa_9 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_9"/></StgValue>
</operation>

<operation id="3195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="0" op_0_bw="0">
<![CDATA[
branch482:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3196" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="14" op_0_bw="3">
<![CDATA[
branch481:0  %flat_array_31_V_loa_9 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_9"/></StgValue>
</operation>

<operation id="3197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="0">
<![CDATA[
branch481:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3198" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="14" op_0_bw="3">
<![CDATA[
branch480:0  %flat_array_30_V_loa_9 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_9"/></StgValue>
</operation>

<operation id="3199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="0" op_0_bw="0">
<![CDATA[
branch480:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3200" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="14" op_0_bw="3">
<![CDATA[
branch479:0  %flat_array_29_V_loa_9 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_9"/></StgValue>
</operation>

<operation id="3201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="0">
<![CDATA[
branch479:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3202" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="14" op_0_bw="3">
<![CDATA[
branch478:0  %flat_array_28_V_loa_9 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_9"/></StgValue>
</operation>

<operation id="3203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="0" op_0_bw="0">
<![CDATA[
branch478:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3204" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="14" op_0_bw="3">
<![CDATA[
branch477:0  %flat_array_27_V_loa_9 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_9"/></StgValue>
</operation>

<operation id="3205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="0" op_0_bw="0">
<![CDATA[
branch477:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3206" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="14" op_0_bw="3">
<![CDATA[
branch476:0  %flat_array_26_V_loa_9 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_9"/></StgValue>
</operation>

<operation id="3207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="0" op_0_bw="0">
<![CDATA[
branch476:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3208" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="14" op_0_bw="3">
<![CDATA[
branch475:0  %flat_array_25_V_loa_9 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_9"/></StgValue>
</operation>

<operation id="3209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="0" op_0_bw="0">
<![CDATA[
branch475:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3210" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="14" op_0_bw="3">
<![CDATA[
branch474:0  %flat_array_24_V_loa_9 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_9"/></StgValue>
</operation>

<operation id="3211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="0" op_0_bw="0">
<![CDATA[
branch474:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3212" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="14" op_0_bw="3">
<![CDATA[
branch473:0  %flat_array_23_V_loa_9 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_9"/></StgValue>
</operation>

<operation id="3213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="0">
<![CDATA[
branch473:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3214" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="14" op_0_bw="3">
<![CDATA[
branch472:0  %flat_array_22_V_loa_9 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_9"/></StgValue>
</operation>

<operation id="3215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="0" op_0_bw="0">
<![CDATA[
branch472:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3216" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="14" op_0_bw="3">
<![CDATA[
branch471:0  %flat_array_21_V_loa_9 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_9"/></StgValue>
</operation>

<operation id="3217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="0" op_0_bw="0">
<![CDATA[
branch471:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3218" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="14" op_0_bw="3">
<![CDATA[
branch499:0  %flat_array_49_V_loa_9 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_9"/></StgValue>
</operation>

<operation id="3219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="0" op_0_bw="0">
<![CDATA[
branch499:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3220" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="14" op_0_bw="3">
<![CDATA[
branch98:0  %flat_array_48_V_loa_8 = load i14* %flat_array_48_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V_loa_8"/></StgValue>
</operation>

<operation id="3221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3222" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="14" op_0_bw="3">
<![CDATA[
branch97:0  %flat_array_47_V_loa_8 = load i14* %flat_array_47_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V_loa_8"/></StgValue>
</operation>

<operation id="3223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3224" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="14" op_0_bw="3">
<![CDATA[
branch96:0  %flat_array_46_V_loa_8 = load i14* %flat_array_46_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V_loa_8"/></StgValue>
</operation>

<operation id="3225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3226" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="14" op_0_bw="3">
<![CDATA[
branch95:0  %flat_array_45_V_loa_8 = load i14* %flat_array_45_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V_loa_8"/></StgValue>
</operation>

<operation id="3227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3228" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="4660" bw="14" op_0_bw="3">
<![CDATA[
branch94:0  %flat_array_44_V_loa_8 = load i14* %flat_array_44_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V_loa_8"/></StgValue>
</operation>

<operation id="3229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3230" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="4663" bw="14" op_0_bw="3">
<![CDATA[
branch93:0  %flat_array_43_V_loa_8 = load i14* %flat_array_43_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V_loa_8"/></StgValue>
</operation>

<operation id="3231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="4664" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3232" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="14" op_0_bw="3">
<![CDATA[
branch92:0  %flat_array_42_V_loa_8 = load i14* %flat_array_42_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V_loa_8"/></StgValue>
</operation>

<operation id="3233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3234" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="14" op_0_bw="3">
<![CDATA[
branch91:0  %flat_array_41_V_loa_8 = load i14* %flat_array_41_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V_loa_8"/></StgValue>
</operation>

<operation id="3235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3236" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="14" op_0_bw="3">
<![CDATA[
branch90:0  %flat_array_40_V_loa_8 = load i14* %flat_array_40_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V_loa_8"/></StgValue>
</operation>

<operation id="3237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="4673" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3238" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="4675" bw="14" op_0_bw="3">
<![CDATA[
branch89:0  %flat_array_39_V_loa_8 = load i14* %flat_array_39_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V_loa_8"/></StgValue>
</operation>

<operation id="3239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="4676" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3240" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="14" op_0_bw="3">
<![CDATA[
branch88:0  %flat_array_38_V_loa_8 = load i14* %flat_array_38_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V_loa_8"/></StgValue>
</operation>

<operation id="3241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3242" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="14" op_0_bw="3">
<![CDATA[
branch87:0  %flat_array_37_V_loa_8 = load i14* %flat_array_37_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V_loa_8"/></StgValue>
</operation>

<operation id="3243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3244" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="14" op_0_bw="3">
<![CDATA[
branch86:0  %flat_array_36_V_loa_8 = load i14* %flat_array_36_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V_loa_8"/></StgValue>
</operation>

<operation id="3245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3246" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="14" op_0_bw="3">
<![CDATA[
branch85:0  %flat_array_35_V_loa_8 = load i14* %flat_array_35_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V_loa_8"/></StgValue>
</operation>

<operation id="3247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="4688" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3248" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="14" op_0_bw="3">
<![CDATA[
branch84:0  %flat_array_34_V_loa_8 = load i14* %flat_array_34_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V_loa_8"/></StgValue>
</operation>

<operation id="3249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3250" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="14" op_0_bw="3">
<![CDATA[
branch83:0  %flat_array_33_V_loa_8 = load i14* %flat_array_33_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V_loa_8"/></StgValue>
</operation>

<operation id="3251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3252" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="14" op_0_bw="3">
<![CDATA[
branch82:0  %flat_array_32_V_loa_8 = load i14* %flat_array_32_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V_loa_8"/></StgValue>
</operation>

<operation id="3253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3254" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="14" op_0_bw="3">
<![CDATA[
branch81:0  %flat_array_31_V_loa_8 = load i14* %flat_array_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V_loa_8"/></StgValue>
</operation>

<operation id="3255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3256" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="14" op_0_bw="3">
<![CDATA[
branch80:0  %flat_array_30_V_loa_8 = load i14* %flat_array_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V_loa_8"/></StgValue>
</operation>

<operation id="3257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3258" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="14" op_0_bw="3">
<![CDATA[
branch79:0  %flat_array_29_V_loa_8 = load i14* %flat_array_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V_loa_8"/></StgValue>
</operation>

<operation id="3259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3260" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="14" op_0_bw="3">
<![CDATA[
branch78:0  %flat_array_28_V_loa_8 = load i14* %flat_array_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V_loa_8"/></StgValue>
</operation>

<operation id="3261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3262" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="14" op_0_bw="3">
<![CDATA[
branch77:0  %flat_array_27_V_loa_8 = load i14* %flat_array_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V_loa_8"/></StgValue>
</operation>

<operation id="3263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3264" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="14" op_0_bw="3">
<![CDATA[
branch76:0  %flat_array_26_V_loa_8 = load i14* %flat_array_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V_loa_8"/></StgValue>
</operation>

<operation id="3265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3266" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="14" op_0_bw="3">
<![CDATA[
branch75:0  %flat_array_25_V_loa_8 = load i14* %flat_array_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V_loa_8"/></StgValue>
</operation>

<operation id="3267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3268" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="14" op_0_bw="3">
<![CDATA[
branch74:0  %flat_array_24_V_loa_8 = load i14* %flat_array_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V_loa_8"/></StgValue>
</operation>

<operation id="3269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3270" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="14" op_0_bw="3">
<![CDATA[
branch73:0  %flat_array_23_V_loa_8 = load i14* %flat_array_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V_loa_8"/></StgValue>
</operation>

<operation id="3271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4724" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3272" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="14" op_0_bw="3">
<![CDATA[
branch72:0  %flat_array_22_V_loa_8 = load i14* %flat_array_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V_loa_8"/></StgValue>
</operation>

<operation id="3273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3274" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4729" bw="14" op_0_bw="3">
<![CDATA[
branch71:0  %flat_array_21_V_loa_8 = load i14* %flat_array_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V_loa_8"/></StgValue>
</operation>

<operation id="3275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3276" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="14" op_0_bw="3">
<![CDATA[
branch99:0  %flat_array_49_V_loa_8 = load i14* %flat_array_49_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V_loa_8"/></StgValue>
</operation>

<operation id="3277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="-15"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="5"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="4"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="3"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="2"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="3278" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:2  %xor_ln785_20 = xor i1 %tmp_138, %and_ln416_9

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="3279" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:3  %or_ln785_9 = or i1 %tmp_137, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="3280" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:4  %xor_ln785_21 = xor i1 %tmp_133, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="3281" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:5  %and_ln785_9 = and i1 %or_ln785_9, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="and_ln785_9"/></StgValue>
</operation>

<operation id="3282" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:7  %or_ln786_9 = or i1 %and_ln781_9, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="3283" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:8  %xor_ln786_14 = xor i1 %or_ln786_9, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="3284" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:9  %and_ln786_59 = and i1 %tmp_133, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="and_ln786_59"/></StgValue>
</operation>

<operation id="3285" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:10  %or_ln340_37 = or i1 %and_ln786_59, %and_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="3286" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:11  %or_ln340_38 = or i1 %and_ln786_9, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="3287" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:12  %or_ln340_39 = or i1 %or_ln340_38, %and_ln781_9

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="3288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:22  %sext_ln1192_20 = sext i14 %phi_ln1116_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="3289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:24  %sext_ln1192_21 = sext i9 %dense_1_weights_V_lo_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="3290" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:25  %mul_ln1192_10 = mul i23 %sext_ln1192_20, %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="3291" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:26  %select_ln340_33 = select i1 %or_ln340_37, i14 8191, i14 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="3292" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:27  %select_ln388_14 = select i1 %and_ln786_59, i14 -8192, i14 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="3293" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:28  %select_ln340_34 = select i1 %or_ln340_39, i14 %select_ln340_33, i14 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="3294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:29  %shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_34, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="3295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:30  %sext_ln728_10 = sext i22 %shl_ln728_s to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_10"/></StgValue>
</operation>

<operation id="3296" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:31  %add_ln1192_10 = add i23 %sext_ln728_10, %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="3297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:32  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_10, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="3298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:33  %trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_10, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="3299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:34  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_10, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="3300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:35  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="3301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:36  %zext_ln415_10 = zext i1 %tmp_142 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="3302" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:37  %add_ln415_10 = add i14 %trunc_ln708_s, %zext_ln415_10

]]></Node>
<StgValue><ssdm name="add_ln415_10"/></StgValue>
</operation>

<operation id="3303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:38  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="3304" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:39  %xor_ln416_25 = xor i1 %tmp_143, true

]]></Node>
<StgValue><ssdm name="xor_ln416_25"/></StgValue>
</operation>

<operation id="3305" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:40  %and_ln416_10 = and i1 %tmp_141, %xor_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln416_10"/></StgValue>
</operation>

<operation id="3306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:41  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="3307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:42  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_10, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv:43  br i1 %and_ln416_10, label %5, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_10, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3310" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_10 = xor i1 %tmp_146, true

]]></Node>
<StgValue><ssdm name="xor_ln779_10"/></StgValue>
</operation>

<operation id="3311" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_2 = and i1 %tmp_145, %xor_ln779_10

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="3312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:0  %deleted_ones_10 = phi i1 [ %and_ln779_2, %5 ], [ %tmp_145, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.9_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="3314" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:1  %and_ln781_10 = and i1 %and_ln416_10, %tmp_145

]]></Node>
<StgValue><ssdm name="and_ln781_10"/></StgValue>
</operation>

<operation id="3315" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:2  %xor_ln785_22 = xor i1 %tmp_145, %and_ln416_10

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="3316" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:3  %or_ln785_10 = or i1 %tmp_144, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="3317" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:4  %xor_ln785_23 = xor i1 %tmp_140, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="3318" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:5  %and_ln785_10 = and i1 %or_ln785_10, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="and_ln785_10"/></StgValue>
</operation>

<operation id="3319" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:6  %and_ln786_10 = and i1 %tmp_144, %deleted_ones_10

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="3320" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:7  %or_ln786_10 = or i1 %and_ln781_10, %and_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_10"/></StgValue>
</operation>

<operation id="3321" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:8  %xor_ln786_15 = xor i1 %or_ln786_10, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="3322" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:9  %and_ln786_60 = and i1 %tmp_140, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="and_ln786_60"/></StgValue>
</operation>

<operation id="3323" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:10  %or_ln340_40 = or i1 %and_ln786_60, %and_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_40"/></StgValue>
</operation>

<operation id="3324" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:11  %or_ln340_41 = or i1 %and_ln786_10, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_41"/></StgValue>
</operation>

<operation id="3325" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:12  %or_ln340_42 = or i1 %or_ln340_41, %and_ln781_10

]]></Node>
<StgValue><ssdm name="or_ln340_42"/></StgValue>
</operation>

<operation id="3326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:22  %sext_ln1192_22 = sext i14 %phi_ln1116_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="3327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:24  %sext_ln1192_23 = sext i9 %dense_1_weights_V_lo_11 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="3328" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:25  %mul_ln1192_11 = mul i23 %sext_ln1192_22, %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="3329" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:26  %select_ln340_35 = select i1 %or_ln340_40, i14 8191, i14 %add_ln415_10

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>

<operation id="3330" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:27  %select_ln388_15 = select i1 %and_ln786_60, i14 -8192, i14 %add_ln415_10

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="3331" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:28  %select_ln340_38 = select i1 %or_ln340_42, i14 %select_ln340_35, i14 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="3332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:29  %shl_ln728_10 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_38, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="3333" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:30  %sext_ln728_11 = sext i22 %shl_ln728_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_11"/></StgValue>
</operation>

<operation id="3334" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:31  %add_ln1192_11 = add i23 %sext_ln728_11, %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="3335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:32  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_11, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="3336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:33  %trunc_ln708_10 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_11, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="3337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:35  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="3338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:42  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_11, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="3339" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:23  %dense_1_weights_V_lo_14 = load i9* %dense_1_weights_V_ad_14, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_14"/></StgValue>
</operation>

<operation id="3340" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:23  %dense_1_weights_V_lo_15 = load i9* %dense_1_weights_V_ad_15, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_15"/></StgValue>
</operation>

<operation id="3341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:20  %zext_ln1117_34 = zext i15 %add_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_34"/></StgValue>
</operation>

<operation id="3342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:21  %dense_1_weights_V_ad_16 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_16"/></StgValue>
</operation>

<operation id="3343" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:2  %dense_1_weights_V_lo_16 = load i9* %dense_1_weights_V_ad_16, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_16"/></StgValue>
</operation>

<operation id="3344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:20  %zext_ln1117_36 = zext i15 %add_ln1117_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_36"/></StgValue>
</operation>

<operation id="3345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:21  %dense_1_weights_V_ad_17 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_36

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_17"/></StgValue>
</operation>

<operation id="3346" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:2  %dense_1_weights_V_lo_17 = load i9* %dense_1_weights_V_ad_17, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_17"/></StgValue>
</operation>

<operation id="3347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0" op_90_bw="14" op_91_bw="0" op_92_bw="14" op_93_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:0  %phi_ln1116_15 = phi i14 [ %flat_array_3_V_load_12, %branch1253 ], [ %flat_array_4_V_load_12, %branch1254 ], [ %flat_array_5_V_load_12, %branch1255 ], [ %flat_array_6_V_load_12, %branch1256 ], [ %flat_array_7_V_load_12, %branch1257 ], [ %flat_array_8_V_load_12, %branch1258 ], [ %flat_array_9_V_load_12, %branch1259 ], [ %flat_array_10_V_loa_15, %branch1260 ], [ %flat_array_11_V_loa_15, %branch1261 ], [ %flat_array_12_V_loa_15, %branch1262 ], [ %flat_array_13_V_loa_15, %branch1263 ], [ %flat_array_14_V_loa_15, %branch1264 ], [ %flat_array_15_V_loa_15, %branch1265 ], [ %flat_array_16_V_loa_15, %branch1266 ], [ %flat_array_17_V_loa_15, %branch1267 ], [ %flat_array_18_V_loa_15, %branch1268 ], [ %flat_array_19_V_loa_15, %branch1269 ], [ %flat_array_20_V_loa_15, %branch1270 ], [ %flat_array_21_V_loa_11, %branch1271 ], [ %flat_array_22_V_loa_11, %branch1272 ], [ %flat_array_23_V_loa_11, %branch1273 ], [ %flat_array_24_V_loa_11, %branch1274 ], [ %flat_array_25_V_loa_11, %branch1275 ], [ %flat_array_26_V_loa_11, %branch1276 ], [ %flat_array_27_V_loa_11, %branch1277 ], [ %flat_array_28_V_loa_11, %branch1278 ], [ %flat_array_29_V_loa_11, %branch1279 ], [ %flat_array_30_V_loa_11, %branch1280 ], [ %flat_array_31_V_loa_11, %branch1281 ], [ %flat_array_32_V_loa_11, %branch1282 ], [ %flat_array_33_V_loa_11, %branch1283 ], [ %flat_array_34_V_loa_11, %branch1284 ], [ %flat_array_35_V_loa_11, %branch1285 ], [ %flat_array_36_V_loa_11, %branch1286 ], [ %flat_array_37_V_loa_11, %branch1287 ], [ %flat_array_38_V_loa_11, %branch1288 ], [ %flat_array_39_V_loa_11, %branch1289 ], [ %flat_array_40_V_loa_11, %branch1290 ], [ %flat_array_41_V_loa_11, %branch1291 ], [ %flat_array_42_V_loa_11, %branch1292 ], [ %flat_array_43_V_loa_11, %branch1293 ], [ %flat_array_44_V_loa_11, %branch1294 ], [ %flat_array_45_V_loa_11, %branch1295 ], [ %flat_array_46_V_loa_11, %branch1296 ], [ %flat_array_47_V_loa_11, %branch1297 ], [ %flat_array_48_V_loa_11, %branch1298 ], [ %flat_array_49_V_loa_11, %branch1299 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_15"/></StgValue>
</operation>

<operation id="3348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0" op_90_bw="14" op_91_bw="0" op_92_bw="14" op_93_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:0  %phi_ln1116_16 = phi i14 [ %flat_array_3_V_load_13, %branch1203 ], [ %flat_array_4_V_load_13, %branch1204 ], [ %flat_array_5_V_load_13, %branch1205 ], [ %flat_array_6_V_load_13, %branch1206 ], [ %flat_array_7_V_load_13, %branch1207 ], [ %flat_array_8_V_load_13, %branch1208 ], [ %flat_array_9_V_load_13, %branch1209 ], [ %flat_array_10_V_loa_14, %branch1210 ], [ %flat_array_11_V_loa_14, %branch1211 ], [ %flat_array_12_V_loa_14, %branch1212 ], [ %flat_array_13_V_loa_14, %branch1213 ], [ %flat_array_14_V_loa_14, %branch1214 ], [ %flat_array_15_V_loa_14, %branch1215 ], [ %flat_array_16_V_loa_14, %branch1216 ], [ %flat_array_17_V_loa_14, %branch1217 ], [ %flat_array_18_V_loa_14, %branch1218 ], [ %flat_array_19_V_loa_14, %branch1219 ], [ %flat_array_20_V_loa_14, %branch1220 ], [ %flat_array_21_V_loa_1, %branch1221 ], [ %flat_array_22_V_loa_1, %branch1222 ], [ %flat_array_23_V_loa_1, %branch1223 ], [ %flat_array_24_V_loa_1, %branch1224 ], [ %flat_array_25_V_loa_1, %branch1225 ], [ %flat_array_26_V_loa_1, %branch1226 ], [ %flat_array_27_V_loa_1, %branch1227 ], [ %flat_array_28_V_loa_1, %branch1228 ], [ %flat_array_29_V_loa_1, %branch1229 ], [ %flat_array_30_V_loa_1, %branch1230 ], [ %flat_array_31_V_loa_1, %branch1231 ], [ %flat_array_33_V_loa_1, %branch1233 ], [ %flat_array_34_V_loa_1, %branch1234 ], [ %flat_array_35_V_loa_1, %branch1235 ], [ %flat_array_36_V_loa_1, %branch1236 ], [ %flat_array_37_V_loa_1, %branch1237 ], [ %flat_array_38_V_loa_1, %branch1238 ], [ %flat_array_39_V_loa_1, %branch1239 ], [ %flat_array_40_V_loa_1, %branch1240 ], [ %flat_array_41_V_loa_1, %branch1241 ], [ %flat_array_42_V_loa_1, %branch1242 ], [ %flat_array_43_V_loa_1, %branch1243 ], [ %flat_array_44_V_loa_1, %branch1244 ], [ %flat_array_45_V_loa_1, %branch1245 ], [ %flat_array_46_V_loa_1, %branch1246 ], [ %flat_array_47_V_loa_1, %branch1247 ], [ %flat_array_48_V_loa_1, %branch1248 ], [ %flat_array_49_V_loa_1, %branch1249 ], [ %flat_array_32_V_loa_1, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_16"/></StgValue>
</operation>

<operation id="3349" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="14" op_0_bw="3">
<![CDATA[
branch870:0  %flat_array_20_V_loa_13 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_13"/></StgValue>
</operation>

<operation id="3350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="0">
<![CDATA[
branch870:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3351" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="14" op_0_bw="3">
<![CDATA[
branch869:0  %flat_array_19_V_loa_13 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_13"/></StgValue>
</operation>

<operation id="3352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="0">
<![CDATA[
branch869:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3353" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="14" op_0_bw="3">
<![CDATA[
branch868:0  %flat_array_18_V_loa_13 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_13"/></StgValue>
</operation>

<operation id="3354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="0">
<![CDATA[
branch868:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3355" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="14" op_0_bw="3">
<![CDATA[
branch867:0  %flat_array_17_V_loa_13 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_13"/></StgValue>
</operation>

<operation id="3356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="0">
<![CDATA[
branch867:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3357" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="14" op_0_bw="3">
<![CDATA[
branch866:0  %flat_array_16_V_loa_13 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_13"/></StgValue>
</operation>

<operation id="3358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="0">
<![CDATA[
branch866:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3359" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="14" op_0_bw="3">
<![CDATA[
branch865:0  %flat_array_15_V_loa_13 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_13"/></StgValue>
</operation>

<operation id="3360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="0">
<![CDATA[
branch865:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3361" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="14" op_0_bw="3">
<![CDATA[
branch864:0  %flat_array_14_V_loa_13 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_13"/></StgValue>
</operation>

<operation id="3362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="0">
<![CDATA[
branch864:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3363" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="14" op_0_bw="3">
<![CDATA[
branch863:0  %flat_array_13_V_loa_13 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_13"/></StgValue>
</operation>

<operation id="3364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="0">
<![CDATA[
branch863:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3365" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="14" op_0_bw="3">
<![CDATA[
branch862:0  %flat_array_12_V_loa_13 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_13"/></StgValue>
</operation>

<operation id="3366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="0">
<![CDATA[
branch862:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3367" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="14" op_0_bw="3">
<![CDATA[
branch861:0  %flat_array_11_V_loa_13 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_13"/></StgValue>
</operation>

<operation id="3368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="0">
<![CDATA[
branch861:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3369" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="14" op_0_bw="3">
<![CDATA[
branch860:0  %flat_array_10_V_loa_13 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_13"/></StgValue>
</operation>

<operation id="3370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="0">
<![CDATA[
branch860:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3371" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="14" op_0_bw="3">
<![CDATA[
branch859:0  %flat_array_9_V_load_14 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_14"/></StgValue>
</operation>

<operation id="3372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="0">
<![CDATA[
branch859:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3373" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="14" op_0_bw="3">
<![CDATA[
branch858:0  %flat_array_8_V_load_14 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_14"/></StgValue>
</operation>

<operation id="3374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="0">
<![CDATA[
branch858:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3375" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="14" op_0_bw="3">
<![CDATA[
branch857:0  %flat_array_7_V_load_14 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_14"/></StgValue>
</operation>

<operation id="3376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="0">
<![CDATA[
branch857:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3377" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="14" op_0_bw="3">
<![CDATA[
branch856:0  %flat_array_6_V_load_14 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_14"/></StgValue>
</operation>

<operation id="3378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="0">
<![CDATA[
branch856:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3379" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="14" op_0_bw="3">
<![CDATA[
branch855:0  %flat_array_5_V_load_14 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_14"/></StgValue>
</operation>

<operation id="3380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="0">
<![CDATA[
branch855:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3381" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="14" op_0_bw="3">
<![CDATA[
branch854:0  %flat_array_4_V_load_14 = load i14* %flat_array_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_14"/></StgValue>
</operation>

<operation id="3382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_35" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="0">
<![CDATA[
branch854:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3383" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="14" op_0_bw="3">
<![CDATA[
branch820:0  %flat_array_20_V_loa_12 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_12"/></StgValue>
</operation>

<operation id="3384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="0" op_0_bw="0">
<![CDATA[
branch820:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3385" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="14" op_0_bw="3">
<![CDATA[
branch819:0  %flat_array_19_V_loa_12 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_12"/></StgValue>
</operation>

<operation id="3386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="0">
<![CDATA[
branch819:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3387" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="14" op_0_bw="3">
<![CDATA[
branch818:0  %flat_array_18_V_loa_12 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_12"/></StgValue>
</operation>

<operation id="3388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="0">
<![CDATA[
branch818:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3389" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="14" op_0_bw="3">
<![CDATA[
branch817:0  %flat_array_17_V_loa_12 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_12"/></StgValue>
</operation>

<operation id="3390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="0">
<![CDATA[
branch817:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3391" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="14" op_0_bw="3">
<![CDATA[
branch816:0  %flat_array_16_V_loa_12 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_12"/></StgValue>
</operation>

<operation id="3392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="0">
<![CDATA[
branch816:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3393" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="14" op_0_bw="3">
<![CDATA[
branch815:0  %flat_array_15_V_loa_12 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_12"/></StgValue>
</operation>

<operation id="3394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="0" op_0_bw="0">
<![CDATA[
branch815:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3395" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="14" op_0_bw="3">
<![CDATA[
branch814:0  %flat_array_14_V_loa_12 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_12"/></StgValue>
</operation>

<operation id="3396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="0">
<![CDATA[
branch814:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3397" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="14" op_0_bw="3">
<![CDATA[
branch813:0  %flat_array_13_V_loa_12 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_12"/></StgValue>
</operation>

<operation id="3398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="0">
<![CDATA[
branch813:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3399" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="14" op_0_bw="3">
<![CDATA[
branch812:0  %flat_array_12_V_loa_12 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_12"/></StgValue>
</operation>

<operation id="3400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="0">
<![CDATA[
branch812:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3401" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="14" op_0_bw="3">
<![CDATA[
branch811:0  %flat_array_11_V_loa_12 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_12"/></StgValue>
</operation>

<operation id="3402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="0">
<![CDATA[
branch811:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3403" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="14" op_0_bw="3">
<![CDATA[
branch810:0  %flat_array_10_V_loa_12 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_12"/></StgValue>
</operation>

<operation id="3404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="0">
<![CDATA[
branch810:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3405" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="14" op_0_bw="3">
<![CDATA[
branch809:0  %flat_array_9_V_load_15 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_15"/></StgValue>
</operation>

<operation id="3406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="0">
<![CDATA[
branch809:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3407" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="14" op_0_bw="3">
<![CDATA[
branch808:0  %flat_array_8_V_load_15 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_15"/></StgValue>
</operation>

<operation id="3408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="0">
<![CDATA[
branch808:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3409" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="14" op_0_bw="3">
<![CDATA[
branch807:0  %flat_array_7_V_load_15 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_15"/></StgValue>
</operation>

<operation id="3410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="0">
<![CDATA[
branch807:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3411" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="14" op_0_bw="3">
<![CDATA[
branch806:0  %flat_array_6_V_load_15 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_15"/></StgValue>
</operation>

<operation id="3412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="0" op_0_bw="0">
<![CDATA[
branch806:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3413" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="14" op_0_bw="3">
<![CDATA[
branch805:0  %flat_array_5_V_load_15 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_15"/></StgValue>
</operation>

<operation id="3414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="0">
<![CDATA[
branch805:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3415" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="14" op_0_bw="3">
<![CDATA[
branch804:0  %flat_array_4_V_load_15 = load i14* %flat_array_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V_load_15"/></StgValue>
</operation>

<operation id="3416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_36" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="0">
<![CDATA[
branch804:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3417" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="14" op_0_bw="3">
<![CDATA[
branch470:0  %flat_array_20_V_loa_11 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_11"/></StgValue>
</operation>

<operation id="3418" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="14" op_0_bw="3">
<![CDATA[
branch469:0  %flat_array_19_V_loa_11 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_11"/></StgValue>
</operation>

<operation id="3419" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="14" op_0_bw="3">
<![CDATA[
branch468:0  %flat_array_18_V_loa_11 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_11"/></StgValue>
</operation>

<operation id="3420" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="14" op_0_bw="3">
<![CDATA[
branch467:0  %flat_array_17_V_loa_11 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_11"/></StgValue>
</operation>

<operation id="3421" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="14" op_0_bw="3">
<![CDATA[
branch466:0  %flat_array_16_V_loa_11 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_11"/></StgValue>
</operation>

<operation id="3422" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="14" op_0_bw="3">
<![CDATA[
branch465:0  %flat_array_15_V_loa_11 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_11"/></StgValue>
</operation>

<operation id="3423" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="14" op_0_bw="3">
<![CDATA[
branch464:0  %flat_array_14_V_loa_11 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_11"/></StgValue>
</operation>

<operation id="3424" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="14" op_0_bw="3">
<![CDATA[
branch463:0  %flat_array_13_V_loa_11 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_11"/></StgValue>
</operation>

<operation id="3425" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="14" op_0_bw="3">
<![CDATA[
branch462:0  %flat_array_12_V_loa_11 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_11"/></StgValue>
</operation>

<operation id="3426" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="14" op_0_bw="3">
<![CDATA[
branch461:0  %flat_array_11_V_loa_11 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_11"/></StgValue>
</operation>

<operation id="3427" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="14" op_0_bw="3">
<![CDATA[
branch460:0  %flat_array_10_V_loa_11 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_11"/></StgValue>
</operation>

<operation id="3428" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="14" op_0_bw="3">
<![CDATA[
branch459:0  %flat_array_9_V_load_16 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_16"/></StgValue>
</operation>

<operation id="3429" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="14" op_0_bw="3">
<![CDATA[
branch458:0  %flat_array_8_V_load_16 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_16"/></StgValue>
</operation>

<operation id="3430" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="14" op_0_bw="3">
<![CDATA[
branch457:0  %flat_array_7_V_load_16 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_16"/></StgValue>
</operation>

<operation id="3431" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="14" op_0_bw="3">
<![CDATA[
branch456:0  %flat_array_6_V_load_16 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_16"/></StgValue>
</operation>

<operation id="3432" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="14" op_0_bw="3">
<![CDATA[
branch455:0  %flat_array_5_V_load_16 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_16"/></StgValue>
</operation>

<operation id="3433" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="14" op_0_bw="3">
<![CDATA[
branch420:0  %flat_array_20_V_loa_10 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_10"/></StgValue>
</operation>

<operation id="3434" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4250" bw="14" op_0_bw="3">
<![CDATA[
branch419:0  %flat_array_19_V_loa_10 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_10"/></StgValue>
</operation>

<operation id="3435" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="14" op_0_bw="3">
<![CDATA[
branch418:0  %flat_array_18_V_loa_10 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_10"/></StgValue>
</operation>

<operation id="3436" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="14" op_0_bw="3">
<![CDATA[
branch417:0  %flat_array_17_V_loa_10 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_10"/></StgValue>
</operation>

<operation id="3437" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="14" op_0_bw="3">
<![CDATA[
branch416:0  %flat_array_16_V_loa_10 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_10"/></StgValue>
</operation>

<operation id="3438" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="14" op_0_bw="3">
<![CDATA[
branch415:0  %flat_array_15_V_loa_10 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_10"/></StgValue>
</operation>

<operation id="3439" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="14" op_0_bw="3">
<![CDATA[
branch414:0  %flat_array_14_V_loa_10 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_10"/></StgValue>
</operation>

<operation id="3440" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="14" op_0_bw="3">
<![CDATA[
branch413:0  %flat_array_13_V_loa_10 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_10"/></StgValue>
</operation>

<operation id="3441" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="14" op_0_bw="3">
<![CDATA[
branch412:0  %flat_array_12_V_loa_10 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_10"/></StgValue>
</operation>

<operation id="3442" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="14" op_0_bw="3">
<![CDATA[
branch411:0  %flat_array_11_V_loa_10 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_10"/></StgValue>
</operation>

<operation id="3443" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="14" op_0_bw="3">
<![CDATA[
branch410:0  %flat_array_10_V_loa_10 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_10"/></StgValue>
</operation>

<operation id="3444" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="14" op_0_bw="3">
<![CDATA[
branch409:0  %flat_array_9_V_load_17 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_17"/></StgValue>
</operation>

<operation id="3445" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="14" op_0_bw="3">
<![CDATA[
branch408:0  %flat_array_8_V_load_17 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_17"/></StgValue>
</operation>

<operation id="3446" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="14" op_0_bw="3">
<![CDATA[
branch407:0  %flat_array_7_V_load_17 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_17"/></StgValue>
</operation>

<operation id="3447" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="14" op_0_bw="3">
<![CDATA[
branch406:0  %flat_array_6_V_load_17 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_17"/></StgValue>
</operation>

<operation id="3448" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="14" op_0_bw="3">
<![CDATA[
branch405:0  %flat_array_5_V_load_17 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="3449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:34  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_11, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:36  %zext_ln415_11 = zext i1 %tmp_149 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="3451" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:37  %add_ln415_11 = add i14 %trunc_ln708_10, %zext_ln415_11

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>

<operation id="3452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:38  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="3453" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:39  %xor_ln416_26 = xor i1 %tmp_150, true

]]></Node>
<StgValue><ssdm name="xor_ln416_26"/></StgValue>
</operation>

<operation id="3454" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:40  %and_ln416_11 = and i1 %tmp_148, %xor_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln416_11"/></StgValue>
</operation>

<operation id="3455" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:41  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="3456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv:43  br i1 %and_ln416_11, label %6, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_11, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="3458" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_11 = xor i1 %tmp_153, true

]]></Node>
<StgValue><ssdm name="xor_ln779_11"/></StgValue>
</operation>

<operation id="3459" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_3 = and i1 %tmp_152, %xor_ln779_11

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="3460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:0  %deleted_ones_11 = phi i1 [ %and_ln779_3, %6 ], [ %tmp_152, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.10_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="3462" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:1  %and_ln781_11 = and i1 %and_ln416_11, %tmp_152

]]></Node>
<StgValue><ssdm name="and_ln781_11"/></StgValue>
</operation>

<operation id="3463" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:2  %xor_ln785_24 = xor i1 %tmp_152, %and_ln416_11

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="3464" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:3  %or_ln785_11 = or i1 %tmp_151, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="3465" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:4  %xor_ln785_25 = xor i1 %tmp_147, true

]]></Node>
<StgValue><ssdm name="xor_ln785_25"/></StgValue>
</operation>

<operation id="3466" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:5  %and_ln785_11 = and i1 %or_ln785_11, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="and_ln785_11"/></StgValue>
</operation>

<operation id="3467" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:6  %and_ln786_11 = and i1 %tmp_151, %deleted_ones_11

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="3468" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:7  %or_ln786_11 = or i1 %and_ln781_11, %and_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_11"/></StgValue>
</operation>

<operation id="3469" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:8  %xor_ln786_16 = xor i1 %or_ln786_11, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="3470" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:9  %and_ln786_61 = and i1 %tmp_147, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="and_ln786_61"/></StgValue>
</operation>

<operation id="3471" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:10  %or_ln340_43 = or i1 %and_ln786_61, %and_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_43"/></StgValue>
</operation>

<operation id="3472" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:11  %or_ln340_44 = or i1 %and_ln786_11, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_44"/></StgValue>
</operation>

<operation id="3473" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:12  %or_ln340_45 = or i1 %or_ln340_44, %and_ln781_11

]]></Node>
<StgValue><ssdm name="or_ln340_45"/></StgValue>
</operation>

<operation id="3474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:22  %sext_ln1192_24 = sext i14 %phi_ln1116_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="3475" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:24  %sext_ln1192_25 = sext i9 %dense_1_weights_V_lo_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="3476" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:25  %mul_ln1192_12 = mul i23 %sext_ln1192_24, %sext_ln1192_25

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="3477" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:26  %select_ln340_39 = select i1 %or_ln340_43, i14 8191, i14 %add_ln415_11

]]></Node>
<StgValue><ssdm name="select_ln340_39"/></StgValue>
</operation>

<operation id="3478" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:27  %select_ln388_16 = select i1 %and_ln786_61, i14 -8192, i14 %add_ln415_11

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="3479" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:28  %select_ln340_40 = select i1 %or_ln340_45, i14 %select_ln340_39, i14 %select_ln388_16

]]></Node>
<StgValue><ssdm name="select_ln340_40"/></StgValue>
</operation>

<operation id="3480" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:29  %shl_ln728_11 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_40, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="3481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:30  %sext_ln728_12 = sext i22 %shl_ln728_11 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_12"/></StgValue>
</operation>

<operation id="3482" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:31  %add_ln1192_12 = add i23 %sext_ln728_12, %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="3483" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:32  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_12, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="3484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:33  %trunc_ln708_11 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_12, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="3485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:34  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_12, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="3486" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:35  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="3487" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:36  %zext_ln415_12 = zext i1 %tmp_156 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="3488" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:37  %add_ln415_12 = add i14 %trunc_ln708_11, %zext_ln415_12

]]></Node>
<StgValue><ssdm name="add_ln415_12"/></StgValue>
</operation>

<operation id="3489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:38  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="3490" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:39  %xor_ln416_27 = xor i1 %tmp_157, true

]]></Node>
<StgValue><ssdm name="xor_ln416_27"/></StgValue>
</operation>

<operation id="3491" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:40  %and_ln416_12 = and i1 %tmp_155, %xor_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln416_12"/></StgValue>
</operation>

<operation id="3492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:41  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="3493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:42  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_12, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="3494" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv:43  br i1 %and_ln416_12, label %7, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_12, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="3496" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_12 = xor i1 %tmp_160, true

]]></Node>
<StgValue><ssdm name="xor_ln779_12"/></StgValue>
</operation>

<operation id="3497" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_4 = and i1 %tmp_159, %xor_ln779_12

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="3498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3499" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:0  %deleted_ones_12 = phi i1 [ %and_ln779_4, %7 ], [ %tmp_159, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.11_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_12"/></StgValue>
</operation>

<operation id="3500" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:1  %and_ln781_12 = and i1 %and_ln416_12, %tmp_159

]]></Node>
<StgValue><ssdm name="and_ln781_12"/></StgValue>
</operation>

<operation id="3501" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:6  %and_ln786_12 = and i1 %tmp_158, %deleted_ones_12

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="3502" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:2  %dense_1_weights_V_lo_16 = load i9* %dense_1_weights_V_ad_16, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_16"/></StgValue>
</operation>

<operation id="3503" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:2  %dense_1_weights_V_lo_17 = load i9* %dense_1_weights_V_ad_17, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_17"/></StgValue>
</operation>

<operation id="3504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:17  %zext_ln1117_38 = zext i15 %add_ln1117_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_38"/></StgValue>
</operation>

<operation id="3505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:18  %dense_1_weights_V_ad_18 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_38

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_18"/></StgValue>
</operation>

<operation id="3506" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:23  %dense_1_weights_V_lo_18 = load i9* %dense_1_weights_V_ad_18, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_18"/></StgValue>
</operation>

<operation id="3507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:17  %zext_ln1117_40 = zext i15 %add_ln1117_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_40"/></StgValue>
</operation>

<operation id="3508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:18  %dense_1_weights_V_ad_19 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_40

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_19"/></StgValue>
</operation>

<operation id="3509" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:23  %dense_1_weights_V_lo_19 = load i9* %dense_1_weights_V_ad_19, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_19"/></StgValue>
</operation>

<operation id="3510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0" op_90_bw="14" op_91_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:0  %phi_ln1116_23 = phi i14 [ %flat_array_4_V_load_14, %branch854 ], [ %flat_array_5_V_load_14, %branch855 ], [ %flat_array_6_V_load_14, %branch856 ], [ %flat_array_7_V_load_14, %branch857 ], [ %flat_array_8_V_load_14, %branch858 ], [ %flat_array_9_V_load_14, %branch859 ], [ %flat_array_10_V_loa_13, %branch860 ], [ %flat_array_11_V_loa_13, %branch861 ], [ %flat_array_12_V_loa_13, %branch862 ], [ %flat_array_13_V_loa_13, %branch863 ], [ %flat_array_14_V_loa_13, %branch864 ], [ %flat_array_15_V_loa_13, %branch865 ], [ %flat_array_16_V_loa_13, %branch866 ], [ %flat_array_17_V_loa_13, %branch867 ], [ %flat_array_18_V_loa_13, %branch868 ], [ %flat_array_19_V_loa_13, %branch869 ], [ %flat_array_20_V_loa_13, %branch870 ], [ %flat_array_21_V_loa_10, %branch871 ], [ %flat_array_22_V_loa_10, %branch872 ], [ %flat_array_23_V_loa_10, %branch873 ], [ %flat_array_24_V_loa_10, %branch874 ], [ %flat_array_25_V_loa_10, %branch875 ], [ %flat_array_26_V_loa_10, %branch876 ], [ %flat_array_27_V_loa_10, %branch877 ], [ %flat_array_28_V_loa_10, %branch878 ], [ %flat_array_29_V_loa_10, %branch879 ], [ %flat_array_30_V_loa_10, %branch880 ], [ %flat_array_31_V_loa_10, %branch881 ], [ %flat_array_32_V_loa_10, %branch882 ], [ %flat_array_33_V_loa_10, %branch883 ], [ %flat_array_34_V_loa_10, %branch884 ], [ %flat_array_35_V_loa_10, %branch885 ], [ %flat_array_36_V_loa_10, %branch886 ], [ %flat_array_37_V_loa_10, %branch887 ], [ %flat_array_38_V_loa_10, %branch888 ], [ %flat_array_39_V_loa_10, %branch889 ], [ %flat_array_40_V_loa_10, %branch890 ], [ %flat_array_41_V_loa_10, %branch891 ], [ %flat_array_42_V_loa_10, %branch892 ], [ %flat_array_43_V_loa_10, %branch893 ], [ %flat_array_44_V_loa_10, %branch894 ], [ %flat_array_45_V_loa_10, %branch895 ], [ %flat_array_46_V_loa_10, %branch896 ], [ %flat_array_47_V_loa_10, %branch897 ], [ %flat_array_48_V_loa_10, %branch898 ], [ %flat_array_49_V_loa_10, %branch899 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_23"/></StgValue>
</operation>

<operation id="3511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0" op_90_bw="14" op_91_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:0  %phi_ln1116_24 = phi i14 [ %flat_array_4_V_load_15, %branch804 ], [ %flat_array_5_V_load_15, %branch805 ], [ %flat_array_6_V_load_15, %branch806 ], [ %flat_array_7_V_load_15, %branch807 ], [ %flat_array_8_V_load_15, %branch808 ], [ %flat_array_9_V_load_15, %branch809 ], [ %flat_array_10_V_loa_12, %branch810 ], [ %flat_array_11_V_loa_12, %branch811 ], [ %flat_array_12_V_loa_12, %branch812 ], [ %flat_array_13_V_loa_12, %branch813 ], [ %flat_array_14_V_loa_12, %branch814 ], [ %flat_array_15_V_loa_12, %branch815 ], [ %flat_array_16_V_loa_12, %branch816 ], [ %flat_array_17_V_loa_12, %branch817 ], [ %flat_array_18_V_loa_12, %branch818 ], [ %flat_array_19_V_loa_12, %branch819 ], [ %flat_array_20_V_loa_12, %branch820 ], [ %flat_array_21_V_loa_1, %branch821 ], [ %flat_array_22_V_loa_1, %branch822 ], [ %flat_array_23_V_loa_1, %branch823 ], [ %flat_array_24_V_loa_1, %branch824 ], [ %flat_array_25_V_loa_1, %branch825 ], [ %flat_array_26_V_loa_1, %branch826 ], [ %flat_array_27_V_loa_1, %branch827 ], [ %flat_array_28_V_loa_1, %branch828 ], [ %flat_array_29_V_loa_1, %branch829 ], [ %flat_array_30_V_loa_1, %branch830 ], [ %flat_array_31_V_loa_1, %branch831 ], [ %flat_array_33_V_loa_1, %branch833 ], [ %flat_array_34_V_loa_1, %branch834 ], [ %flat_array_35_V_loa_1, %branch835 ], [ %flat_array_36_V_loa_1, %branch836 ], [ %flat_array_37_V_loa_1, %branch837 ], [ %flat_array_38_V_loa_1, %branch838 ], [ %flat_array_39_V_loa_1, %branch839 ], [ %flat_array_40_V_loa_1, %branch840 ], [ %flat_array_41_V_loa_1, %branch841 ], [ %flat_array_42_V_loa_1, %branch842 ], [ %flat_array_43_V_loa_1, %branch843 ], [ %flat_array_44_V_loa_1, %branch844 ], [ %flat_array_45_V_loa_1, %branch845 ], [ %flat_array_46_V_loa_1, %branch846 ], [ %flat_array_47_V_loa_1, %branch847 ], [ %flat_array_48_V_loa_1, %branch848 ], [ %flat_array_49_V_loa_1, %branch849 ], [ %flat_array_32_V_loa_1, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_24"/></StgValue>
</operation>

<operation id="3512" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="14" op_0_bw="3">
<![CDATA[
branch470:0  %flat_array_20_V_loa_11 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_11"/></StgValue>
</operation>

<operation id="3513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="0" op_0_bw="0">
<![CDATA[
branch470:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3514" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="14" op_0_bw="3">
<![CDATA[
branch469:0  %flat_array_19_V_loa_11 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_11"/></StgValue>
</operation>

<operation id="3515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="0">
<![CDATA[
branch469:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3516" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="14" op_0_bw="3">
<![CDATA[
branch468:0  %flat_array_18_V_loa_11 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_11"/></StgValue>
</operation>

<operation id="3517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="0" op_0_bw="0">
<![CDATA[
branch468:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3518" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="14" op_0_bw="3">
<![CDATA[
branch467:0  %flat_array_17_V_loa_11 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_11"/></StgValue>
</operation>

<operation id="3519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="0" op_0_bw="0">
<![CDATA[
branch467:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3520" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="14" op_0_bw="3">
<![CDATA[
branch466:0  %flat_array_16_V_loa_11 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_11"/></StgValue>
</operation>

<operation id="3521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4104" bw="0" op_0_bw="0">
<![CDATA[
branch466:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3522" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="14" op_0_bw="3">
<![CDATA[
branch465:0  %flat_array_15_V_loa_11 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_11"/></StgValue>
</operation>

<operation id="3523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="0" op_0_bw="0">
<![CDATA[
branch465:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3524" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="14" op_0_bw="3">
<![CDATA[
branch464:0  %flat_array_14_V_loa_11 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_11"/></StgValue>
</operation>

<operation id="3525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="0" op_0_bw="0">
<![CDATA[
branch464:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3526" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="14" op_0_bw="3">
<![CDATA[
branch463:0  %flat_array_13_V_loa_11 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_11"/></StgValue>
</operation>

<operation id="3527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="0" op_0_bw="0">
<![CDATA[
branch463:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3528" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="14" op_0_bw="3">
<![CDATA[
branch462:0  %flat_array_12_V_loa_11 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_11"/></StgValue>
</operation>

<operation id="3529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="0" op_0_bw="0">
<![CDATA[
branch462:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3530" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="14" op_0_bw="3">
<![CDATA[
branch461:0  %flat_array_11_V_loa_11 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_11"/></StgValue>
</operation>

<operation id="3531" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="0" op_0_bw="0">
<![CDATA[
branch461:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3532" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="14" op_0_bw="3">
<![CDATA[
branch460:0  %flat_array_10_V_loa_11 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_11"/></StgValue>
</operation>

<operation id="3533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3534" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="14" op_0_bw="3">
<![CDATA[
branch459:0  %flat_array_9_V_load_16 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_16"/></StgValue>
</operation>

<operation id="3535" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3536" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="14" op_0_bw="3">
<![CDATA[
branch458:0  %flat_array_8_V_load_16 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_16"/></StgValue>
</operation>

<operation id="3537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3538" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="14" op_0_bw="3">
<![CDATA[
branch457:0  %flat_array_7_V_load_16 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_16"/></StgValue>
</operation>

<operation id="3539" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="0" op_0_bw="0">
<![CDATA[
branch457:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3540" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="14" op_0_bw="3">
<![CDATA[
branch456:0  %flat_array_6_V_load_16 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_16"/></StgValue>
</operation>

<operation id="3541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3542" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="14" op_0_bw="3">
<![CDATA[
branch455:0  %flat_array_5_V_load_16 = load i14* %flat_array_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_16"/></StgValue>
</operation>

<operation id="3543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_49" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3544" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="14" op_0_bw="3">
<![CDATA[
branch420:0  %flat_array_20_V_loa_10 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_10"/></StgValue>
</operation>

<operation id="3545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="0" op_0_bw="0">
<![CDATA[
branch420:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3546" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4250" bw="14" op_0_bw="3">
<![CDATA[
branch419:0  %flat_array_19_V_loa_10 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_10"/></StgValue>
</operation>

<operation id="3547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="0" op_0_bw="0">
<![CDATA[
branch419:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3548" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="14" op_0_bw="3">
<![CDATA[
branch418:0  %flat_array_18_V_loa_10 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_10"/></StgValue>
</operation>

<operation id="3549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="0" op_0_bw="0">
<![CDATA[
branch418:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3550" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="14" op_0_bw="3">
<![CDATA[
branch417:0  %flat_array_17_V_loa_10 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_10"/></StgValue>
</operation>

<operation id="3551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="0" op_0_bw="0">
<![CDATA[
branch417:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3552" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="14" op_0_bw="3">
<![CDATA[
branch416:0  %flat_array_16_V_loa_10 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_10"/></StgValue>
</operation>

<operation id="3553" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4260" bw="0" op_0_bw="0">
<![CDATA[
branch416:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3554" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="14" op_0_bw="3">
<![CDATA[
branch415:0  %flat_array_15_V_loa_10 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_10"/></StgValue>
</operation>

<operation id="3555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4263" bw="0" op_0_bw="0">
<![CDATA[
branch415:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3556" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="14" op_0_bw="3">
<![CDATA[
branch414:0  %flat_array_14_V_loa_10 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_10"/></StgValue>
</operation>

<operation id="3557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4266" bw="0" op_0_bw="0">
<![CDATA[
branch414:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3558" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="14" op_0_bw="3">
<![CDATA[
branch413:0  %flat_array_13_V_loa_10 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_10"/></StgValue>
</operation>

<operation id="3559" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4269" bw="0" op_0_bw="0">
<![CDATA[
branch413:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3560" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="14" op_0_bw="3">
<![CDATA[
branch412:0  %flat_array_12_V_loa_10 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_10"/></StgValue>
</operation>

<operation id="3561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4272" bw="0" op_0_bw="0">
<![CDATA[
branch412:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3562" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="14" op_0_bw="3">
<![CDATA[
branch411:0  %flat_array_11_V_loa_10 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_10"/></StgValue>
</operation>

<operation id="3563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4275" bw="0" op_0_bw="0">
<![CDATA[
branch411:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3564" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="14" op_0_bw="3">
<![CDATA[
branch410:0  %flat_array_10_V_loa_10 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_10"/></StgValue>
</operation>

<operation id="3565" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4278" bw="0" op_0_bw="0">
<![CDATA[
branch410:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3566" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="14" op_0_bw="3">
<![CDATA[
branch409:0  %flat_array_9_V_load_17 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_17"/></StgValue>
</operation>

<operation id="3567" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4281" bw="0" op_0_bw="0">
<![CDATA[
branch409:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3568" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="14" op_0_bw="3">
<![CDATA[
branch408:0  %flat_array_8_V_load_17 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_17"/></StgValue>
</operation>

<operation id="3569" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4284" bw="0" op_0_bw="0">
<![CDATA[
branch408:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3570" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="14" op_0_bw="3">
<![CDATA[
branch407:0  %flat_array_7_V_load_17 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_17"/></StgValue>
</operation>

<operation id="3571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4287" bw="0" op_0_bw="0">
<![CDATA[
branch407:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3572" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="14" op_0_bw="3">
<![CDATA[
branch406:0  %flat_array_6_V_load_17 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_17"/></StgValue>
</operation>

<operation id="3573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="0" op_0_bw="0">
<![CDATA[
branch406:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3574" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="14" op_0_bw="3">
<![CDATA[
branch405:0  %flat_array_5_V_load_17 = load i14* %flat_array_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V_load_17"/></StgValue>
</operation>

<operation id="3575" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_51" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="0" op_0_bw="0">
<![CDATA[
branch405:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3576" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="14" op_0_bw="3">
<![CDATA[
branch70:0  %flat_array_20_V_loa_9 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_9"/></StgValue>
</operation>

<operation id="3577" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4735" bw="14" op_0_bw="3">
<![CDATA[
branch69:0  %flat_array_19_V_loa_9 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_9"/></StgValue>
</operation>

<operation id="3578" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="14" op_0_bw="3">
<![CDATA[
branch68:0  %flat_array_18_V_loa_9 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_9"/></StgValue>
</operation>

<operation id="3579" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="14" op_0_bw="3">
<![CDATA[
branch67:0  %flat_array_17_V_loa_9 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_9"/></StgValue>
</operation>

<operation id="3580" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4744" bw="14" op_0_bw="3">
<![CDATA[
branch66:0  %flat_array_16_V_loa_9 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_9"/></StgValue>
</operation>

<operation id="3581" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="14" op_0_bw="3">
<![CDATA[
branch65:0  %flat_array_15_V_loa_9 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_9"/></StgValue>
</operation>

<operation id="3582" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="14" op_0_bw="3">
<![CDATA[
branch64:0  %flat_array_14_V_loa_9 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_9"/></StgValue>
</operation>

<operation id="3583" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="14" op_0_bw="3">
<![CDATA[
branch63:0  %flat_array_13_V_loa_9 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_9"/></StgValue>
</operation>

<operation id="3584" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4756" bw="14" op_0_bw="3">
<![CDATA[
branch62:0  %flat_array_12_V_loa_9 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_9"/></StgValue>
</operation>

<operation id="3585" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="14" op_0_bw="3">
<![CDATA[
branch61:0  %flat_array_11_V_loa_9 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_9"/></StgValue>
</operation>

<operation id="3586" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="14" op_0_bw="3">
<![CDATA[
branch60:0  %flat_array_10_V_loa_9 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_9"/></StgValue>
</operation>

<operation id="3587" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="14" op_0_bw="3">
<![CDATA[
branch59:0  %flat_array_9_V_load_18 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_18"/></StgValue>
</operation>

<operation id="3588" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="14" op_0_bw="3">
<![CDATA[
branch58:0  %flat_array_8_V_load_18 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_18"/></StgValue>
</operation>

<operation id="3589" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4771" bw="14" op_0_bw="3">
<![CDATA[
branch57:0  %flat_array_7_V_load_18 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_18"/></StgValue>
</operation>

<operation id="3590" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="14" op_0_bw="3">
<![CDATA[
branch56:0  %flat_array_6_V_load_18 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_18"/></StgValue>
</operation>

<operation id="3591" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="14" op_0_bw="3">
<![CDATA[
branch20:0  %flat_array_20_V_loa_8 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_8"/></StgValue>
</operation>

<operation id="3592" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="14" op_0_bw="3">
<![CDATA[
branch19:0  %flat_array_19_V_loa_8 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_8"/></StgValue>
</operation>

<operation id="3593" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="14" op_0_bw="3">
<![CDATA[
branch18:0  %flat_array_18_V_loa_8 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_8"/></StgValue>
</operation>

<operation id="3594" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="14" op_0_bw="3">
<![CDATA[
branch17:0  %flat_array_17_V_loa_8 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_8"/></StgValue>
</operation>

<operation id="3595" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="14" op_0_bw="3">
<![CDATA[
branch16:0  %flat_array_16_V_loa_8 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_8"/></StgValue>
</operation>

<operation id="3596" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="14" op_0_bw="3">
<![CDATA[
branch15:0  %flat_array_15_V_loa_8 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_8"/></StgValue>
</operation>

<operation id="3597" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="14" op_0_bw="3">
<![CDATA[
branch14:0  %flat_array_14_V_loa_8 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_8"/></StgValue>
</operation>

<operation id="3598" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="14" op_0_bw="3">
<![CDATA[
branch13:0  %flat_array_13_V_loa_8 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_8"/></StgValue>
</operation>

<operation id="3599" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4909" bw="14" op_0_bw="3">
<![CDATA[
branch12:0  %flat_array_12_V_loa_8 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_8"/></StgValue>
</operation>

<operation id="3600" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="14" op_0_bw="3">
<![CDATA[
branch11:0  %flat_array_11_V_loa_8 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_8"/></StgValue>
</operation>

<operation id="3601" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="14" op_0_bw="3">
<![CDATA[
branch10:0  %flat_array_10_V_loa_8 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_8"/></StgValue>
</operation>

<operation id="3602" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="14" op_0_bw="3">
<![CDATA[
branch9:0  %flat_array_9_V_load_19 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_19"/></StgValue>
</operation>

<operation id="3603" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="14" op_0_bw="3">
<![CDATA[
branch8:0  %flat_array_8_V_load_19 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_19"/></StgValue>
</operation>

<operation id="3604" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="14" op_0_bw="3">
<![CDATA[
branch7:0  %flat_array_7_V_load_19 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_19"/></StgValue>
</operation>

<operation id="3605" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="14" op_0_bw="3">
<![CDATA[
branch6:0  %flat_array_6_V_load_19 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="3606" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:2  %xor_ln785_26 = xor i1 %tmp_159, %and_ln416_12

]]></Node>
<StgValue><ssdm name="xor_ln785_26"/></StgValue>
</operation>

<operation id="3607" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:3  %or_ln785_12 = or i1 %tmp_158, %xor_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="3608" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:4  %xor_ln785_27 = xor i1 %tmp_154, true

]]></Node>
<StgValue><ssdm name="xor_ln785_27"/></StgValue>
</operation>

<operation id="3609" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:5  %and_ln785_12 = and i1 %or_ln785_12, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="and_ln785_12"/></StgValue>
</operation>

<operation id="3610" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:7  %or_ln786_12 = or i1 %and_ln781_12, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_12"/></StgValue>
</operation>

<operation id="3611" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:8  %xor_ln786_17 = xor i1 %or_ln786_12, true

]]></Node>
<StgValue><ssdm name="xor_ln786_17"/></StgValue>
</operation>

<operation id="3612" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:9  %and_ln786_62 = and i1 %tmp_154, %xor_ln786_17

]]></Node>
<StgValue><ssdm name="and_ln786_62"/></StgValue>
</operation>

<operation id="3613" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:10  %or_ln340_46 = or i1 %and_ln786_62, %and_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_46"/></StgValue>
</operation>

<operation id="3614" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:11  %or_ln340_47 = or i1 %and_ln786_12, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_47"/></StgValue>
</operation>

<operation id="3615" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:12  %or_ln340_48 = or i1 %or_ln340_47, %and_ln781_12

]]></Node>
<StgValue><ssdm name="or_ln340_48"/></StgValue>
</operation>

<operation id="3616" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:22  %sext_ln1192_26 = sext i14 %phi_ln1116_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="3617" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:24  %sext_ln1192_27 = sext i9 %dense_1_weights_V_lo_13 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="3618" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:25  %mul_ln1192_13 = mul i23 %sext_ln1192_26, %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="3619" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:26  %select_ln340_41 = select i1 %or_ln340_46, i14 8191, i14 %add_ln415_12

]]></Node>
<StgValue><ssdm name="select_ln340_41"/></StgValue>
</operation>

<operation id="3620" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:27  %select_ln388_17 = select i1 %and_ln786_62, i14 -8192, i14 %add_ln415_12

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="3621" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:28  %select_ln340_42 = select i1 %or_ln340_48, i14 %select_ln340_41, i14 %select_ln388_17

]]></Node>
<StgValue><ssdm name="select_ln340_42"/></StgValue>
</operation>

<operation id="3622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:29  %shl_ln728_12 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_42, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="3623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:30  %sext_ln728_13 = sext i22 %shl_ln728_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_13"/></StgValue>
</operation>

<operation id="3624" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:31  %add_ln1192_13 = add i23 %sext_ln728_13, %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="3625" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:32  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_13, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3626" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:33  %trunc_ln708_12 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_13, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="3627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:34  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:35  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_13, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="3629" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:36  %zext_ln415_13 = zext i1 %tmp_163 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="3630" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:37  %add_ln415_13 = add i14 %trunc_ln708_12, %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln415_13"/></StgValue>
</operation>

<operation id="3631" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:38  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_13, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="3632" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:39  %xor_ln416_28 = xor i1 %tmp_164, true

]]></Node>
<StgValue><ssdm name="xor_ln416_28"/></StgValue>
</operation>

<operation id="3633" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:40  %and_ln416_13 = and i1 %tmp_162, %xor_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln416_13"/></StgValue>
</operation>

<operation id="3634" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:41  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_13, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="3635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:42  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_13, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="3636" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv:43  br i1 %and_ln416_13, label %8, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_13, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="3638" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_13 = xor i1 %tmp_167, true

]]></Node>
<StgValue><ssdm name="xor_ln779_13"/></StgValue>
</operation>

<operation id="3639" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_5 = and i1 %tmp_166, %xor_ln779_13

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="3640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:0  %deleted_ones_13 = phi i1 [ %and_ln779_5, %8 ], [ %tmp_166, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.12_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_13"/></StgValue>
</operation>

<operation id="3642" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:1  %and_ln781_13 = and i1 %and_ln416_13, %tmp_166

]]></Node>
<StgValue><ssdm name="and_ln781_13"/></StgValue>
</operation>

<operation id="3643" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:2  %xor_ln785_28 = xor i1 %tmp_166, %and_ln416_13

]]></Node>
<StgValue><ssdm name="xor_ln785_28"/></StgValue>
</operation>

<operation id="3644" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:3  %or_ln785_13 = or i1 %tmp_165, %xor_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="3645" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:4  %xor_ln785_29 = xor i1 %tmp_161, true

]]></Node>
<StgValue><ssdm name="xor_ln785_29"/></StgValue>
</operation>

<operation id="3646" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:5  %and_ln785_13 = and i1 %or_ln785_13, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="and_ln785_13"/></StgValue>
</operation>

<operation id="3647" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:6  %and_ln786_13 = and i1 %tmp_165, %deleted_ones_13

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="3648" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:7  %or_ln786_13 = or i1 %and_ln781_13, %and_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_13"/></StgValue>
</operation>

<operation id="3649" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:8  %xor_ln786_18 = xor i1 %or_ln786_13, true

]]></Node>
<StgValue><ssdm name="xor_ln786_18"/></StgValue>
</operation>

<operation id="3650" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:9  %and_ln786_63 = and i1 %tmp_161, %xor_ln786_18

]]></Node>
<StgValue><ssdm name="and_ln786_63"/></StgValue>
</operation>

<operation id="3651" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:10  %or_ln340_49 = or i1 %and_ln786_63, %and_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_49"/></StgValue>
</operation>

<operation id="3652" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:11  %or_ln340_50 = or i1 %and_ln786_13, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_50"/></StgValue>
</operation>

<operation id="3653" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:12  %or_ln340_51 = or i1 %or_ln340_50, %and_ln781_13

]]></Node>
<StgValue><ssdm name="or_ln340_51"/></StgValue>
</operation>

<operation id="3654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:22  %sext_ln1192_28 = sext i14 %phi_ln1116_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="3655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:24  %sext_ln1192_29 = sext i9 %dense_1_weights_V_lo_14 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="3656" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:25  %mul_ln1192_14 = mul i23 %sext_ln1192_28, %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="3657" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:26  %select_ln340_43 = select i1 %or_ln340_49, i14 8191, i14 %add_ln415_13

]]></Node>
<StgValue><ssdm name="select_ln340_43"/></StgValue>
</operation>

<operation id="3658" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:27  %select_ln388_18 = select i1 %and_ln786_63, i14 -8192, i14 %add_ln415_13

]]></Node>
<StgValue><ssdm name="select_ln388_18"/></StgValue>
</operation>

<operation id="3659" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:28  %select_ln340_46 = select i1 %or_ln340_51, i14 %select_ln340_43, i14 %select_ln388_18

]]></Node>
<StgValue><ssdm name="select_ln340_46"/></StgValue>
</operation>

<operation id="3660" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:29  %shl_ln728_13 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_46, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="3661" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:30  %sext_ln728_14 = sext i22 %shl_ln728_13 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_14"/></StgValue>
</operation>

<operation id="3662" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:31  %add_ln1192_14 = add i23 %sext_ln728_14, %mul_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="3663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:32  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_14, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="3664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:33  %trunc_ln708_13 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_14, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="3665" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:35  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_14, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="3666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:42  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_14, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="3667" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:23  %dense_1_weights_V_lo_18 = load i9* %dense_1_weights_V_ad_18, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_18"/></StgValue>
</operation>

<operation id="3668" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:23  %dense_1_weights_V_lo_19 = load i9* %dense_1_weights_V_ad_19, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_19"/></StgValue>
</operation>

<operation id="3669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:17  %zext_ln1117_42 = zext i15 %add_ln1117_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_42"/></StgValue>
</operation>

<operation id="3670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:18  %dense_1_weights_V_ad_20 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_42

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_20"/></StgValue>
</operation>

<operation id="3671" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:23  %dense_1_weights_V_lo_20 = load i9* %dense_1_weights_V_ad_20, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_20"/></StgValue>
</operation>

<operation id="3672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:17  %zext_ln1117_44 = zext i15 %add_ln1117_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_44"/></StgValue>
</operation>

<operation id="3673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:18  %dense_1_weights_V_ad_21 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_44

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_21"/></StgValue>
</operation>

<operation id="3674" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:23  %dense_1_weights_V_lo_21 = load i9* %dense_1_weights_V_ad_21, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_21"/></StgValue>
</operation>

<operation id="3675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:0  %phi_ln1116_31 = phi i14 [ %flat_array_5_V_load_16, %branch455 ], [ %flat_array_6_V_load_16, %branch456 ], [ %flat_array_7_V_load_16, %branch457 ], [ %flat_array_8_V_load_16, %branch458 ], [ %flat_array_9_V_load_16, %branch459 ], [ %flat_array_10_V_loa_11, %branch460 ], [ %flat_array_11_V_loa_11, %branch461 ], [ %flat_array_12_V_loa_11, %branch462 ], [ %flat_array_13_V_loa_11, %branch463 ], [ %flat_array_14_V_loa_11, %branch464 ], [ %flat_array_15_V_loa_11, %branch465 ], [ %flat_array_16_V_loa_11, %branch466 ], [ %flat_array_17_V_loa_11, %branch467 ], [ %flat_array_18_V_loa_11, %branch468 ], [ %flat_array_19_V_loa_11, %branch469 ], [ %flat_array_20_V_loa_11, %branch470 ], [ %flat_array_21_V_loa_9, %branch471 ], [ %flat_array_22_V_loa_9, %branch472 ], [ %flat_array_23_V_loa_9, %branch473 ], [ %flat_array_24_V_loa_9, %branch474 ], [ %flat_array_25_V_loa_9, %branch475 ], [ %flat_array_26_V_loa_9, %branch476 ], [ %flat_array_27_V_loa_9, %branch477 ], [ %flat_array_28_V_loa_9, %branch478 ], [ %flat_array_29_V_loa_9, %branch479 ], [ %flat_array_30_V_loa_9, %branch480 ], [ %flat_array_31_V_loa_9, %branch481 ], [ %flat_array_32_V_loa_9, %branch482 ], [ %flat_array_33_V_loa_9, %branch483 ], [ %flat_array_34_V_loa_9, %branch484 ], [ %flat_array_35_V_loa_9, %branch485 ], [ %flat_array_36_V_loa_9, %branch486 ], [ %flat_array_37_V_loa_9, %branch487 ], [ %flat_array_38_V_loa_9, %branch488 ], [ %flat_array_39_V_loa_9, %branch489 ], [ %flat_array_40_V_loa_9, %branch490 ], [ %flat_array_41_V_loa_9, %branch491 ], [ %flat_array_42_V_loa_9, %branch492 ], [ %flat_array_43_V_loa_9, %branch493 ], [ %flat_array_44_V_loa_9, %branch494 ], [ %flat_array_45_V_loa_9, %branch495 ], [ %flat_array_46_V_loa_9, %branch496 ], [ %flat_array_47_V_loa_9, %branch497 ], [ %flat_array_48_V_loa_9, %branch498 ], [ %flat_array_49_V_loa_9, %branch499 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_31"/></StgValue>
</operation>

<operation id="3676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4297" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0" op_88_bw="14" op_89_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:0  %phi_ln1116_32 = phi i14 [ %flat_array_5_V_load_17, %branch405 ], [ %flat_array_6_V_load_17, %branch406 ], [ %flat_array_7_V_load_17, %branch407 ], [ %flat_array_8_V_load_17, %branch408 ], [ %flat_array_9_V_load_17, %branch409 ], [ %flat_array_10_V_loa_10, %branch410 ], [ %flat_array_11_V_loa_10, %branch411 ], [ %flat_array_12_V_loa_10, %branch412 ], [ %flat_array_13_V_loa_10, %branch413 ], [ %flat_array_14_V_loa_10, %branch414 ], [ %flat_array_15_V_loa_10, %branch415 ], [ %flat_array_16_V_loa_10, %branch416 ], [ %flat_array_17_V_loa_10, %branch417 ], [ %flat_array_18_V_loa_10, %branch418 ], [ %flat_array_19_V_loa_10, %branch419 ], [ %flat_array_20_V_loa_10, %branch420 ], [ %flat_array_21_V_loa_1, %branch421 ], [ %flat_array_22_V_loa_1, %branch422 ], [ %flat_array_23_V_loa_1, %branch423 ], [ %flat_array_24_V_loa_1, %branch424 ], [ %flat_array_25_V_loa_1, %branch425 ], [ %flat_array_26_V_loa_1, %branch426 ], [ %flat_array_27_V_loa_1, %branch427 ], [ %flat_array_28_V_loa_1, %branch428 ], [ %flat_array_29_V_loa_1, %branch429 ], [ %flat_array_30_V_loa_1, %branch430 ], [ %flat_array_31_V_loa_1, %branch431 ], [ %flat_array_33_V_loa_1, %branch433 ], [ %flat_array_34_V_loa_1, %branch434 ], [ %flat_array_35_V_loa_1, %branch435 ], [ %flat_array_36_V_loa_1, %branch436 ], [ %flat_array_37_V_loa_1, %branch437 ], [ %flat_array_38_V_loa_1, %branch438 ], [ %flat_array_39_V_loa_1, %branch439 ], [ %flat_array_40_V_loa_1, %branch440 ], [ %flat_array_41_V_loa_1, %branch441 ], [ %flat_array_42_V_loa_1, %branch442 ], [ %flat_array_43_V_loa_1, %branch443 ], [ %flat_array_44_V_loa_1, %branch444 ], [ %flat_array_45_V_loa_1, %branch445 ], [ %flat_array_46_V_loa_1, %branch446 ], [ %flat_array_47_V_loa_1, %branch447 ], [ %flat_array_48_V_loa_1, %branch448 ], [ %flat_array_49_V_loa_1, %branch449 ], [ %flat_array_32_V_loa_1, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_32"/></StgValue>
</operation>

<operation id="3677" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="14" op_0_bw="3">
<![CDATA[
branch70:0  %flat_array_20_V_loa_9 = load i14* %flat_array_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_9"/></StgValue>
</operation>

<operation id="3678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4733" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3679" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4735" bw="14" op_0_bw="3">
<![CDATA[
branch69:0  %flat_array_19_V_loa_9 = load i14* %flat_array_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_9"/></StgValue>
</operation>

<operation id="3680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3681" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="14" op_0_bw="3">
<![CDATA[
branch68:0  %flat_array_18_V_loa_9 = load i14* %flat_array_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_9"/></StgValue>
</operation>

<operation id="3682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3683" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="14" op_0_bw="3">
<![CDATA[
branch67:0  %flat_array_17_V_loa_9 = load i14* %flat_array_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_9"/></StgValue>
</operation>

<operation id="3684" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3685" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4744" bw="14" op_0_bw="3">
<![CDATA[
branch66:0  %flat_array_16_V_loa_9 = load i14* %flat_array_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_9"/></StgValue>
</operation>

<operation id="3686" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4745" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3687" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="14" op_0_bw="3">
<![CDATA[
branch65:0  %flat_array_15_V_loa_9 = load i14* %flat_array_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_9"/></StgValue>
</operation>

<operation id="3688" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4748" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3689" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="14" op_0_bw="3">
<![CDATA[
branch64:0  %flat_array_14_V_loa_9 = load i14* %flat_array_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_9"/></StgValue>
</operation>

<operation id="3690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3691" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="14" op_0_bw="3">
<![CDATA[
branch63:0  %flat_array_13_V_loa_9 = load i14* %flat_array_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_9"/></StgValue>
</operation>

<operation id="3692" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3693" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4756" bw="14" op_0_bw="3">
<![CDATA[
branch62:0  %flat_array_12_V_loa_9 = load i14* %flat_array_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_9"/></StgValue>
</operation>

<operation id="3694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3695" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="14" op_0_bw="3">
<![CDATA[
branch61:0  %flat_array_11_V_loa_9 = load i14* %flat_array_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_9"/></StgValue>
</operation>

<operation id="3696" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4760" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3697" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="14" op_0_bw="3">
<![CDATA[
branch60:0  %flat_array_10_V_loa_9 = load i14* %flat_array_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_9"/></StgValue>
</operation>

<operation id="3698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3699" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="14" op_0_bw="3">
<![CDATA[
branch59:0  %flat_array_9_V_load_18 = load i14* %flat_array_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_18"/></StgValue>
</operation>

<operation id="3700" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3701" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="14" op_0_bw="3">
<![CDATA[
branch58:0  %flat_array_8_V_load_18 = load i14* %flat_array_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_18"/></StgValue>
</operation>

<operation id="3702" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3703" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4771" bw="14" op_0_bw="3">
<![CDATA[
branch57:0  %flat_array_7_V_load_18 = load i14* %flat_array_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_18"/></StgValue>
</operation>

<operation id="3704" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3705" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="14" op_0_bw="3">
<![CDATA[
branch56:0  %flat_array_6_V_load_18 = load i14* %flat_array_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_18"/></StgValue>
</operation>

<operation id="3706" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_65" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3707" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="14" op_0_bw="3">
<![CDATA[
branch20:0  %flat_array_20_V_loa_8 = load i14* %flat_array_20_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V_loa_8"/></StgValue>
</operation>

<operation id="3708" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3709" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="14" op_0_bw="3">
<![CDATA[
branch19:0  %flat_array_19_V_loa_8 = load i14* %flat_array_19_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V_loa_8"/></StgValue>
</operation>

<operation id="3710" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3711" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="14" op_0_bw="3">
<![CDATA[
branch18:0  %flat_array_18_V_loa_8 = load i14* %flat_array_18_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V_loa_8"/></StgValue>
</operation>

<operation id="3712" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3713" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="14" op_0_bw="3">
<![CDATA[
branch17:0  %flat_array_17_V_loa_8 = load i14* %flat_array_17_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V_loa_8"/></StgValue>
</operation>

<operation id="3714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3715" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="14" op_0_bw="3">
<![CDATA[
branch16:0  %flat_array_16_V_loa_8 = load i14* %flat_array_16_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V_loa_8"/></StgValue>
</operation>

<operation id="3716" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3717" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="14" op_0_bw="3">
<![CDATA[
branch15:0  %flat_array_15_V_loa_8 = load i14* %flat_array_15_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V_loa_8"/></StgValue>
</operation>

<operation id="3718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3719" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="14" op_0_bw="3">
<![CDATA[
branch14:0  %flat_array_14_V_loa_8 = load i14* %flat_array_14_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V_loa_8"/></StgValue>
</operation>

<operation id="3720" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3721" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="14" op_0_bw="3">
<![CDATA[
branch13:0  %flat_array_13_V_loa_8 = load i14* %flat_array_13_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V_loa_8"/></StgValue>
</operation>

<operation id="3722" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3723" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4909" bw="14" op_0_bw="3">
<![CDATA[
branch12:0  %flat_array_12_V_loa_8 = load i14* %flat_array_12_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V_loa_8"/></StgValue>
</operation>

<operation id="3724" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3725" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="14" op_0_bw="3">
<![CDATA[
branch11:0  %flat_array_11_V_loa_8 = load i14* %flat_array_11_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V_loa_8"/></StgValue>
</operation>

<operation id="3726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4913" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3727" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="14" op_0_bw="3">
<![CDATA[
branch10:0  %flat_array_10_V_loa_8 = load i14* %flat_array_10_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V_loa_8"/></StgValue>
</operation>

<operation id="3728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3729" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="14" op_0_bw="3">
<![CDATA[
branch9:0  %flat_array_9_V_load_19 = load i14* %flat_array_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V_load_19"/></StgValue>
</operation>

<operation id="3730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3731" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="14" op_0_bw="3">
<![CDATA[
branch8:0  %flat_array_8_V_load_19 = load i14* %flat_array_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V_load_19"/></StgValue>
</operation>

<operation id="3732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3733" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="14" op_0_bw="3">
<![CDATA[
branch7:0  %flat_array_7_V_load_19 = load i14* %flat_array_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V_load_19"/></StgValue>
</operation>

<operation id="3734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3735" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="14" op_0_bw="3">
<![CDATA[
branch6:0  %flat_array_6_V_load_19 = load i14* %flat_array_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V_load_19"/></StgValue>
</operation>

<operation id="3736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="tmp_67" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4928" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="3737" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:34  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_14, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="3738" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:36  %zext_ln415_14 = zext i1 %tmp_170 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="3739" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:37  %add_ln415_14 = add i14 %trunc_ln708_13, %zext_ln415_14

]]></Node>
<StgValue><ssdm name="add_ln415_14"/></StgValue>
</operation>

<operation id="3740" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:38  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_14, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="3741" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:39  %xor_ln416_29 = xor i1 %tmp_171, true

]]></Node>
<StgValue><ssdm name="xor_ln416_29"/></StgValue>
</operation>

<operation id="3742" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:40  %and_ln416_14 = and i1 %tmp_169, %xor_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln416_14"/></StgValue>
</operation>

<operation id="3743" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:41  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_14, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="3744" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv:43  br i1 %and_ln416_14, label %9, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3745" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_14, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="3746" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_14 = xor i1 %tmp_174, true

]]></Node>
<StgValue><ssdm name="xor_ln779_14"/></StgValue>
</operation>

<operation id="3747" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_6 = and i1 %tmp_173, %xor_ln779_14

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="3748" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3749" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:0  %deleted_ones_14 = phi i1 [ %and_ln779_6, %9 ], [ %tmp_173, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.13_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_14"/></StgValue>
</operation>

<operation id="3750" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:1  %and_ln781_14 = and i1 %and_ln416_14, %tmp_173

]]></Node>
<StgValue><ssdm name="and_ln781_14"/></StgValue>
</operation>

<operation id="3751" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:2  %xor_ln785_30 = xor i1 %tmp_173, %and_ln416_14

]]></Node>
<StgValue><ssdm name="xor_ln785_30"/></StgValue>
</operation>

<operation id="3752" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:3  %or_ln785_14 = or i1 %tmp_172, %xor_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="3753" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:4  %xor_ln785_31 = xor i1 %tmp_168, true

]]></Node>
<StgValue><ssdm name="xor_ln785_31"/></StgValue>
</operation>

<operation id="3754" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:5  %and_ln785_14 = and i1 %or_ln785_14, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="and_ln785_14"/></StgValue>
</operation>

<operation id="3755" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:6  %and_ln786_14 = and i1 %tmp_172, %deleted_ones_14

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="3756" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:7  %or_ln786_14 = or i1 %and_ln781_14, %and_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_14"/></StgValue>
</operation>

<operation id="3757" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:8  %xor_ln786_19 = xor i1 %or_ln786_14, true

]]></Node>
<StgValue><ssdm name="xor_ln786_19"/></StgValue>
</operation>

<operation id="3758" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:9  %and_ln786_64 = and i1 %tmp_168, %xor_ln786_19

]]></Node>
<StgValue><ssdm name="and_ln786_64"/></StgValue>
</operation>

<operation id="3759" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:10  %or_ln340_52 = or i1 %and_ln786_64, %and_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_52"/></StgValue>
</operation>

<operation id="3760" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:11  %or_ln340_53 = or i1 %and_ln786_14, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_53"/></StgValue>
</operation>

<operation id="3761" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:12  %or_ln340_54 = or i1 %or_ln340_53, %and_ln781_14

]]></Node>
<StgValue><ssdm name="or_ln340_54"/></StgValue>
</operation>

<operation id="3762" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:22  %sext_ln1192_30 = sext i14 %phi_ln1116_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="3763" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:24  %sext_ln1192_31 = sext i9 %dense_1_weights_V_lo_15 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="3764" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:25  %mul_ln1192_15 = mul i23 %sext_ln1192_30, %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="3765" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:26  %select_ln340_47 = select i1 %or_ln340_52, i14 8191, i14 %add_ln415_14

]]></Node>
<StgValue><ssdm name="select_ln340_47"/></StgValue>
</operation>

<operation id="3766" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:27  %select_ln388_19 = select i1 %and_ln786_64, i14 -8192, i14 %add_ln415_14

]]></Node>
<StgValue><ssdm name="select_ln388_19"/></StgValue>
</operation>

<operation id="3767" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:28  %select_ln340_48 = select i1 %or_ln340_54, i14 %select_ln340_47, i14 %select_ln388_19

]]></Node>
<StgValue><ssdm name="select_ln340_48"/></StgValue>
</operation>

<operation id="3768" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:29  %shl_ln728_14 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_48, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="3769" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:30  %sext_ln728_15 = sext i22 %shl_ln728_14 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_15"/></StgValue>
</operation>

<operation id="3770" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:31  %add_ln1192_15 = add i23 %sext_ln728_15, %mul_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="3771" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:32  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_15, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="3772" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:33  %trunc_ln708_14 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_15, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="3773" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:34  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_15, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="3774" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:35  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="3775" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:36  %zext_ln415_15 = zext i1 %tmp_177 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="3776" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:37  %add_ln415_15 = add i14 %trunc_ln708_14, %zext_ln415_15

]]></Node>
<StgValue><ssdm name="add_ln415_15"/></StgValue>
</operation>

<operation id="3777" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:38  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_15, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="3778" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:39  %xor_ln416_30 = xor i1 %tmp_178, true

]]></Node>
<StgValue><ssdm name="xor_ln416_30"/></StgValue>
</operation>

<operation id="3779" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:40  %and_ln416_15 = and i1 %tmp_176, %xor_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln416_15"/></StgValue>
</operation>

<operation id="3780" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:41  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_15, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="3781" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:42  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_15, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="3782" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv:43  br i1 %and_ln416_15, label %10, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3783" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_15, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="3784" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_15 = xor i1 %tmp_181, true

]]></Node>
<StgValue><ssdm name="xor_ln779_15"/></StgValue>
</operation>

<operation id="3785" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_7 = and i1 %tmp_180, %xor_ln779_15

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="3786" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3787" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:0  %deleted_ones_15 = phi i1 [ %and_ln779_7, %10 ], [ %tmp_180, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.14_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_15"/></StgValue>
</operation>

<operation id="3788" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:1  %and_ln781_15 = and i1 %and_ln416_15, %tmp_180

]]></Node>
<StgValue><ssdm name="and_ln781_15"/></StgValue>
</operation>

<operation id="3789" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:6  %and_ln786_15 = and i1 %tmp_179, %deleted_ones_15

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>

<operation id="3790" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:23  %dense_1_weights_V_lo_20 = load i9* %dense_1_weights_V_ad_20, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_20"/></StgValue>
</operation>

<operation id="3791" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:23  %dense_1_weights_V_lo_21 = load i9* %dense_1_weights_V_ad_21, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_21"/></StgValue>
</operation>

<operation id="3792" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:17  %zext_ln1117_46 = zext i15 %add_ln1117_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_46"/></StgValue>
</operation>

<operation id="3793" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:18  %dense_1_weights_V_ad_22 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_46

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_22"/></StgValue>
</operation>

<operation id="3794" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:23  %dense_1_weights_V_lo_22 = load i9* %dense_1_weights_V_ad_22, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_22"/></StgValue>
</operation>

<operation id="3795" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:17  %zext_ln1117_48 = zext i15 %add_ln1117_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_48"/></StgValue>
</operation>

<operation id="3796" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:18  %dense_1_weights_V_ad_23 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_48

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_23"/></StgValue>
</operation>

<operation id="3797" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:23  %dense_1_weights_V_lo_23 = load i9* %dense_1_weights_V_ad_23, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_23"/></StgValue>
</operation>

<operation id="3798" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:0  %phi_ln1116_39 = phi i14 [ %flat_array_6_V_load_18, %branch56 ], [ %flat_array_7_V_load_18, %branch57 ], [ %flat_array_8_V_load_18, %branch58 ], [ %flat_array_9_V_load_18, %branch59 ], [ %flat_array_10_V_loa_9, %branch60 ], [ %flat_array_11_V_loa_9, %branch61 ], [ %flat_array_12_V_loa_9, %branch62 ], [ %flat_array_13_V_loa_9, %branch63 ], [ %flat_array_14_V_loa_9, %branch64 ], [ %flat_array_15_V_loa_9, %branch65 ], [ %flat_array_16_V_loa_9, %branch66 ], [ %flat_array_17_V_loa_9, %branch67 ], [ %flat_array_18_V_loa_9, %branch68 ], [ %flat_array_19_V_loa_9, %branch69 ], [ %flat_array_20_V_loa_9, %branch70 ], [ %flat_array_21_V_loa_8, %branch71 ], [ %flat_array_22_V_loa_8, %branch72 ], [ %flat_array_23_V_loa_8, %branch73 ], [ %flat_array_24_V_loa_8, %branch74 ], [ %flat_array_25_V_loa_8, %branch75 ], [ %flat_array_26_V_loa_8, %branch76 ], [ %flat_array_27_V_loa_8, %branch77 ], [ %flat_array_28_V_loa_8, %branch78 ], [ %flat_array_29_V_loa_8, %branch79 ], [ %flat_array_30_V_loa_8, %branch80 ], [ %flat_array_31_V_loa_8, %branch81 ], [ %flat_array_32_V_loa_8, %branch82 ], [ %flat_array_33_V_loa_8, %branch83 ], [ %flat_array_34_V_loa_8, %branch84 ], [ %flat_array_35_V_loa_8, %branch85 ], [ %flat_array_36_V_loa_8, %branch86 ], [ %flat_array_37_V_loa_8, %branch87 ], [ %flat_array_38_V_loa_8, %branch88 ], [ %flat_array_39_V_loa_8, %branch89 ], [ %flat_array_40_V_loa_8, %branch90 ], [ %flat_array_41_V_loa_8, %branch91 ], [ %flat_array_42_V_loa_8, %branch92 ], [ %flat_array_43_V_loa_8, %branch93 ], [ %flat_array_44_V_loa_8, %branch94 ], [ %flat_array_45_V_loa_8, %branch95 ], [ %flat_array_46_V_loa_8, %branch96 ], [ %flat_array_47_V_loa_8, %branch97 ], [ %flat_array_48_V_loa_8, %branch98 ], [ %flat_array_49_V_loa_8, %branch99 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_39"/></StgValue>
</operation>

<operation id="3799" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0" op_52_bw="14" op_53_bw="0" op_54_bw="14" op_55_bw="0" op_56_bw="14" op_57_bw="0" op_58_bw="14" op_59_bw="0" op_60_bw="14" op_61_bw="0" op_62_bw="14" op_63_bw="0" op_64_bw="14" op_65_bw="0" op_66_bw="14" op_67_bw="0" op_68_bw="14" op_69_bw="0" op_70_bw="14" op_71_bw="0" op_72_bw="14" op_73_bw="0" op_74_bw="14" op_75_bw="0" op_76_bw="14" op_77_bw="0" op_78_bw="14" op_79_bw="0" op_80_bw="14" op_81_bw="0" op_82_bw="14" op_83_bw="0" op_84_bw="14" op_85_bw="0" op_86_bw="14" op_87_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:0  %phi_ln1116_40 = phi i14 [ %flat_array_6_V_load_19, %branch6 ], [ %flat_array_7_V_load_19, %branch7 ], [ %flat_array_8_V_load_19, %branch8 ], [ %flat_array_9_V_load_19, %branch9 ], [ %flat_array_10_V_loa_8, %branch10 ], [ %flat_array_11_V_loa_8, %branch11 ], [ %flat_array_12_V_loa_8, %branch12 ], [ %flat_array_13_V_loa_8, %branch13 ], [ %flat_array_14_V_loa_8, %branch14 ], [ %flat_array_15_V_loa_8, %branch15 ], [ %flat_array_16_V_loa_8, %branch16 ], [ %flat_array_17_V_loa_8, %branch17 ], [ %flat_array_18_V_loa_8, %branch18 ], [ %flat_array_19_V_loa_8, %branch19 ], [ %flat_array_20_V_loa_8, %branch20 ], [ %flat_array_21_V_loa_1, %branch21 ], [ %flat_array_22_V_loa_1, %branch22 ], [ %flat_array_23_V_loa_1, %branch23 ], [ %flat_array_24_V_loa_1, %branch24 ], [ %flat_array_25_V_loa_1, %branch25 ], [ %flat_array_26_V_loa_1, %branch26 ], [ %flat_array_27_V_loa_1, %branch27 ], [ %flat_array_28_V_loa_1, %branch28 ], [ %flat_array_29_V_loa_1, %branch29 ], [ %flat_array_30_V_loa_1, %branch30 ], [ %flat_array_31_V_loa_1, %branch31 ], [ %flat_array_33_V_loa_1, %branch33 ], [ %flat_array_34_V_loa_1, %branch34 ], [ %flat_array_35_V_loa_1, %branch35 ], [ %flat_array_36_V_loa_1, %branch36 ], [ %flat_array_37_V_loa_1, %branch37 ], [ %flat_array_38_V_loa_1, %branch38 ], [ %flat_array_39_V_loa_1, %branch39 ], [ %flat_array_40_V_loa_1, %branch40 ], [ %flat_array_41_V_loa_1, %branch41 ], [ %flat_array_42_V_loa_1, %branch42 ], [ %flat_array_43_V_loa_1, %branch43 ], [ %flat_array_44_V_loa_1, %branch44 ], [ %flat_array_45_V_loa_1, %branch45 ], [ %flat_array_46_V_loa_1, %branch46 ], [ %flat_array_47_V_loa_1, %branch47 ], [ %flat_array_48_V_loa_1, %branch48 ], [ %flat_array_49_V_loa_1, %branch49 ], [ %flat_array_32_V_loa_1, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_40"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="3800" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:2  %xor_ln785_32 = xor i1 %tmp_180, %and_ln416_15

]]></Node>
<StgValue><ssdm name="xor_ln785_32"/></StgValue>
</operation>

<operation id="3801" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:3  %or_ln785_15 = or i1 %tmp_179, %xor_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="3802" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:4  %xor_ln785_33 = xor i1 %tmp_175, true

]]></Node>
<StgValue><ssdm name="xor_ln785_33"/></StgValue>
</operation>

<operation id="3803" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:5  %and_ln785_15 = and i1 %or_ln785_15, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="and_ln785_15"/></StgValue>
</operation>

<operation id="3804" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:7  %or_ln786_15 = or i1 %and_ln781_15, %and_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_15"/></StgValue>
</operation>

<operation id="3805" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:8  %xor_ln786_20 = xor i1 %or_ln786_15, true

]]></Node>
<StgValue><ssdm name="xor_ln786_20"/></StgValue>
</operation>

<operation id="3806" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:9  %and_ln786_65 = and i1 %tmp_175, %xor_ln786_20

]]></Node>
<StgValue><ssdm name="and_ln786_65"/></StgValue>
</operation>

<operation id="3807" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:10  %or_ln340_55 = or i1 %and_ln786_65, %and_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_55"/></StgValue>
</operation>

<operation id="3808" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:11  %or_ln340_56 = or i1 %and_ln786_15, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_56"/></StgValue>
</operation>

<operation id="3809" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:12  %or_ln340_57 = or i1 %or_ln340_56, %and_ln781_15

]]></Node>
<StgValue><ssdm name="or_ln340_57"/></StgValue>
</operation>

<operation id="3810" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:13  %select_ln340_20 = select i1 %or_ln340_55, i14 8191, i14 %add_ln415_15

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="3811" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:14  %select_ln388_20 = select i1 %and_ln786_65, i14 -8192, i14 %add_ln415_15

]]></Node>
<StgValue><ssdm name="select_ln388_20"/></StgValue>
</operation>

<operation id="3812" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.15_ifconv:15  %select_ln340_49 = select i1 %or_ln340_57, i14 %select_ln340_20, i14 %select_ln388_20

]]></Node>
<StgValue><ssdm name="select_ln340_49"/></StgValue>
</operation>

<operation id="3813" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:1  %sext_ln1192_32 = sext i14 %phi_ln1116_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="3814" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:3  %sext_ln1192_33 = sext i9 %dense_1_weights_V_lo_16 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="3815" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:4  %mul_ln1192_16 = mul i23 %sext_ln1192_32, %sext_ln1192_33

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="3816" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:5  %shl_ln728_15 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_49, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="3817" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:6  %sext_ln728_16 = sext i22 %shl_ln728_15 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_16"/></StgValue>
</operation>

<operation id="3818" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:7  %add_ln1192_16 = add i23 %sext_ln728_16, %mul_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="3819" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:8  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_16, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="3820" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:9  %trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_16, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="3821" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:10  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_16, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="3822" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:11  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="3823" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:12  %zext_ln415_16 = zext i1 %tmp_184 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_16"/></StgValue>
</operation>

<operation id="3824" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:13  %add_ln415_16 = add i14 %trunc_ln708_15, %zext_ln415_16

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="3825" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:14  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_16, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="3826" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:15  %xor_ln416_31 = xor i1 %tmp_185, true

]]></Node>
<StgValue><ssdm name="xor_ln416_31"/></StgValue>
</operation>

<operation id="3827" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:16  %and_ln416_16 = and i1 %tmp_183, %xor_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln416_16"/></StgValue>
</operation>

<operation id="3828" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:17  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_16, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="3829" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:18  %tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_16, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="3830" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614:19  br i1 %and_ln416_16, label %11, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3831" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_16, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="3832" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_16 = xor i1 %tmp_188, true

]]></Node>
<StgValue><ssdm name="xor_ln779_16"/></StgValue>
</operation>

<operation id="3833" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_8 = and i1 %tmp_187, %xor_ln779_16

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="3834" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3835" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:0  %deleted_ones_16 = phi i1 [ %and_ln779_8, %11 ], [ %tmp_187, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.153614 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="3836" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:1  %and_ln781_16 = and i1 %and_ln416_16, %tmp_187

]]></Node>
<StgValue><ssdm name="and_ln781_16"/></StgValue>
</operation>

<operation id="3837" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:2  %xor_ln785_34 = xor i1 %tmp_187, %and_ln416_16

]]></Node>
<StgValue><ssdm name="xor_ln785_34"/></StgValue>
</operation>

<operation id="3838" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:3  %or_ln785_16 = or i1 %tmp_186, %xor_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln785_16"/></StgValue>
</operation>

<operation id="3839" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:4  %xor_ln785_35 = xor i1 %tmp_182, true

]]></Node>
<StgValue><ssdm name="xor_ln785_35"/></StgValue>
</operation>

<operation id="3840" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:5  %and_ln785_16 = and i1 %or_ln785_16, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="and_ln785_16"/></StgValue>
</operation>

<operation id="3841" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:6  %and_ln786_16 = and i1 %tmp_186, %deleted_ones_16

]]></Node>
<StgValue><ssdm name="and_ln786_16"/></StgValue>
</operation>

<operation id="3842" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:7  %or_ln786_16 = or i1 %and_ln781_16, %and_ln786_16

]]></Node>
<StgValue><ssdm name="or_ln786_16"/></StgValue>
</operation>

<operation id="3843" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:8  %xor_ln786_21 = xor i1 %or_ln786_16, true

]]></Node>
<StgValue><ssdm name="xor_ln786_21"/></StgValue>
</operation>

<operation id="3844" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:9  %and_ln786_66 = and i1 %tmp_182, %xor_ln786_21

]]></Node>
<StgValue><ssdm name="and_ln786_66"/></StgValue>
</operation>

<operation id="3845" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:10  %or_ln340_58 = or i1 %and_ln786_66, %and_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_58"/></StgValue>
</operation>

<operation id="3846" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:11  %or_ln340_59 = or i1 %and_ln786_16, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_59"/></StgValue>
</operation>

<operation id="3847" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:12  %or_ln340_60 = or i1 %or_ln340_59, %and_ln781_16

]]></Node>
<StgValue><ssdm name="or_ln340_60"/></StgValue>
</operation>

<operation id="3848" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:13  %select_ln340_21 = select i1 %or_ln340_58, i14 8191, i14 %add_ln415_16

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="3849" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:14  %select_ln388_21 = select i1 %and_ln786_66, i14 -8192, i14 %add_ln415_16

]]></Node>
<StgValue><ssdm name="select_ln388_21"/></StgValue>
</operation>

<operation id="3850" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.16_ifconv:15  %select_ln340_50 = select i1 %or_ln340_60, i14 %select_ln340_21, i14 %select_ln388_21

]]></Node>
<StgValue><ssdm name="select_ln340_50"/></StgValue>
</operation>

<operation id="3851" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:1  %sext_ln1192_34 = sext i14 %phi_ln1116_9 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="3852" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:3  %sext_ln1192_35 = sext i9 %dense_1_weights_V_lo_17 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="3853" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:4  %mul_ln1192_17 = mul i23 %sext_ln1192_34, %sext_ln1192_35

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="3854" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:5  %shl_ln728_16 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_50, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="3855" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:6  %sext_ln728_17 = sext i22 %shl_ln728_16 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_17"/></StgValue>
</operation>

<operation id="3856" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:7  %add_ln1192_17 = add i23 %sext_ln728_17, %mul_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="3857" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:8  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_17, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="3858" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:9  %trunc_ln708_16 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_17, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="3859" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:11  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3860" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:18  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_17, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3861" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:23  %dense_1_weights_V_lo_22 = load i9* %dense_1_weights_V_ad_22, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_22"/></StgValue>
</operation>

<operation id="3862" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:23  %dense_1_weights_V_lo_23 = load i9* %dense_1_weights_V_ad_23, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_23"/></StgValue>
</operation>

<operation id="3863" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:2  %dense_1_weights_V_lo_24 = load i9* %dense_1_weights_V_ad_24, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_24"/></StgValue>
</operation>

<operation id="3864" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:2  %dense_1_weights_V_lo_25 = load i9* %dense_1_weights_V_ad_25, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="3865" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:10  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_17, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="3866" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:12  %zext_ln415_17 = zext i1 %tmp_191 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="3867" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:13  %add_ln415_17 = add i14 %trunc_ln708_16, %zext_ln415_17

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="3868" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:14  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="3869" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:15  %xor_ln416_32 = xor i1 %tmp_192, true

]]></Node>
<StgValue><ssdm name="xor_ln416_32"/></StgValue>
</operation>

<operation id="3870" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:16  %and_ln416_17 = and i1 %tmp_190, %xor_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln416_17"/></StgValue>
</operation>

<operation id="3871" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:17  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3872" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509:19  br i1 %and_ln416_17, label %12, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3873" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_17, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3874" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_17 = xor i1 %tmp_195, true

]]></Node>
<StgValue><ssdm name="xor_ln779_17"/></StgValue>
</operation>

<operation id="3875" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_9 = and i1 %tmp_194, %xor_ln779_17

]]></Node>
<StgValue><ssdm name="and_ln779_9"/></StgValue>
</operation>

<operation id="3876" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3877" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:0  %deleted_ones_17 = phi i1 [ %and_ln779_9, %12 ], [ %tmp_194, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.163509 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_17"/></StgValue>
</operation>

<operation id="3878" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:1  %and_ln781_17 = and i1 %and_ln416_17, %tmp_194

]]></Node>
<StgValue><ssdm name="and_ln781_17"/></StgValue>
</operation>

<operation id="3879" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:2  %xor_ln785_36 = xor i1 %tmp_194, %and_ln416_17

]]></Node>
<StgValue><ssdm name="xor_ln785_36"/></StgValue>
</operation>

<operation id="3880" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:3  %or_ln785_17 = or i1 %tmp_193, %xor_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln785_17"/></StgValue>
</operation>

<operation id="3881" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:4  %xor_ln785_37 = xor i1 %tmp_189, true

]]></Node>
<StgValue><ssdm name="xor_ln785_37"/></StgValue>
</operation>

<operation id="3882" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:5  %and_ln785_17 = and i1 %or_ln785_17, %xor_ln785_37

]]></Node>
<StgValue><ssdm name="and_ln785_17"/></StgValue>
</operation>

<operation id="3883" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:6  %and_ln786_17 = and i1 %tmp_193, %deleted_ones_17

]]></Node>
<StgValue><ssdm name="and_ln786_17"/></StgValue>
</operation>

<operation id="3884" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:7  %or_ln786_17 = or i1 %and_ln781_17, %and_ln786_17

]]></Node>
<StgValue><ssdm name="or_ln786_17"/></StgValue>
</operation>

<operation id="3885" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:8  %xor_ln786_22 = xor i1 %or_ln786_17, true

]]></Node>
<StgValue><ssdm name="xor_ln786_22"/></StgValue>
</operation>

<operation id="3886" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:9  %and_ln786_67 = and i1 %tmp_189, %xor_ln786_22

]]></Node>
<StgValue><ssdm name="and_ln786_67"/></StgValue>
</operation>

<operation id="3887" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:10  %or_ln340_61 = or i1 %and_ln786_67, %and_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_61"/></StgValue>
</operation>

<operation id="3888" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:11  %or_ln340_62 = or i1 %and_ln786_17, %xor_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_62"/></StgValue>
</operation>

<operation id="3889" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:12  %or_ln340_63 = or i1 %or_ln340_62, %and_ln781_17

]]></Node>
<StgValue><ssdm name="or_ln340_63"/></StgValue>
</operation>

<operation id="3890" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:22  %sext_ln1192_36 = sext i14 %phi_ln1116_s to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="3891" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:24  %sext_ln1192_37 = sext i9 %dense_1_weights_V_lo_18 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="3892" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:25  %mul_ln1192_18 = mul i23 %sext_ln1192_36, %sext_ln1192_37

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="3893" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:26  %select_ln340_51 = select i1 %or_ln340_61, i14 8191, i14 %add_ln415_17

]]></Node>
<StgValue><ssdm name="select_ln340_51"/></StgValue>
</operation>

<operation id="3894" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:27  %select_ln388_22 = select i1 %and_ln786_67, i14 -8192, i14 %add_ln415_17

]]></Node>
<StgValue><ssdm name="select_ln388_22"/></StgValue>
</operation>

<operation id="3895" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:28  %select_ln340_55 = select i1 %or_ln340_63, i14 %select_ln340_51, i14 %select_ln388_22

]]></Node>
<StgValue><ssdm name="select_ln340_55"/></StgValue>
</operation>

<operation id="3896" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:29  %shl_ln728_17 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_55, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="3897" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:30  %sext_ln728_18 = sext i22 %shl_ln728_17 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_18"/></StgValue>
</operation>

<operation id="3898" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:31  %add_ln1192_18 = add i23 %sext_ln728_18, %mul_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="3899" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:32  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_18, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3900" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:33  %trunc_ln708_17 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_18, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="3901" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:34  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_18, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="3902" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:35  %tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3903" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:36  %zext_ln415_18 = zext i1 %tmp_198 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_18"/></StgValue>
</operation>

<operation id="3904" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:37  %add_ln415_18 = add i14 %trunc_ln708_17, %zext_ln415_18

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="3905" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:38  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_18, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3906" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:39  %xor_ln416_33 = xor i1 %tmp_199, true

]]></Node>
<StgValue><ssdm name="xor_ln416_33"/></StgValue>
</operation>

<operation id="3907" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:40  %and_ln416_18 = and i1 %tmp_197, %xor_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln416_18"/></StgValue>
</operation>

<operation id="3908" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:41  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_18, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="3909" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:42  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_18, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="3910" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv:43  br i1 %and_ln416_18, label %13, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3911" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_18, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3912" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_18 = xor i1 %tmp_202, true

]]></Node>
<StgValue><ssdm name="xor_ln779_18"/></StgValue>
</operation>

<operation id="3913" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_10 = and i1 %tmp_201, %xor_ln779_18

]]></Node>
<StgValue><ssdm name="and_ln779_10"/></StgValue>
</operation>

<operation id="3914" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3915" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:0  %deleted_ones_18 = phi i1 [ %and_ln779_10, %13 ], [ %tmp_201, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.17_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_18"/></StgValue>
</operation>

<operation id="3916" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:1  %and_ln781_18 = and i1 %and_ln416_18, %tmp_201

]]></Node>
<StgValue><ssdm name="and_ln781_18"/></StgValue>
</operation>

<operation id="3917" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:6  %and_ln786_18 = and i1 %tmp_200, %deleted_ones_18

]]></Node>
<StgValue><ssdm name="and_ln786_18"/></StgValue>
</operation>

<operation id="3918" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:2  %dense_1_weights_V_lo_24 = load i9* %dense_1_weights_V_ad_24, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_24"/></StgValue>
</operation>

<operation id="3919" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:2  %dense_1_weights_V_lo_25 = load i9* %dense_1_weights_V_ad_25, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_25"/></StgValue>
</operation>

<operation id="3920" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:17  %zext_ln1117_54 = zext i15 %add_ln1117_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_54"/></StgValue>
</operation>

<operation id="3921" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:18  %dense_1_weights_V_ad_26 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_54

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_26"/></StgValue>
</operation>

<operation id="3922" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:23  %dense_1_weights_V_lo_26 = load i9* %dense_1_weights_V_ad_26, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_26"/></StgValue>
</operation>

<operation id="3923" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:17  %zext_ln1117_56 = zext i15 %add_ln1117_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_56"/></StgValue>
</operation>

<operation id="3924" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:18  %dense_1_weights_V_ad_27 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_56

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_27"/></StgValue>
</operation>

<operation id="3925" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:23  %dense_1_weights_V_lo_27 = load i9* %dense_1_weights_V_ad_27, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="3926" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:2  %xor_ln785_38 = xor i1 %tmp_201, %and_ln416_18

]]></Node>
<StgValue><ssdm name="xor_ln785_38"/></StgValue>
</operation>

<operation id="3927" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:3  %or_ln785_18 = or i1 %tmp_200, %xor_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln785_18"/></StgValue>
</operation>

<operation id="3928" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:4  %xor_ln785_39 = xor i1 %tmp_196, true

]]></Node>
<StgValue><ssdm name="xor_ln785_39"/></StgValue>
</operation>

<operation id="3929" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:5  %and_ln785_18 = and i1 %or_ln785_18, %xor_ln785_39

]]></Node>
<StgValue><ssdm name="and_ln785_18"/></StgValue>
</operation>

<operation id="3930" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:7  %or_ln786_18 = or i1 %and_ln781_18, %and_ln786_18

]]></Node>
<StgValue><ssdm name="or_ln786_18"/></StgValue>
</operation>

<operation id="3931" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:8  %xor_ln786_23 = xor i1 %or_ln786_18, true

]]></Node>
<StgValue><ssdm name="xor_ln786_23"/></StgValue>
</operation>

<operation id="3932" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:9  %and_ln786_68 = and i1 %tmp_196, %xor_ln786_23

]]></Node>
<StgValue><ssdm name="and_ln786_68"/></StgValue>
</operation>

<operation id="3933" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:10  %or_ln340_64 = or i1 %and_ln786_68, %and_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_64"/></StgValue>
</operation>

<operation id="3934" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:11  %or_ln340_65 = or i1 %and_ln786_18, %xor_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_65"/></StgValue>
</operation>

<operation id="3935" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:12  %or_ln340_66 = or i1 %or_ln340_65, %and_ln781_18

]]></Node>
<StgValue><ssdm name="or_ln340_66"/></StgValue>
</operation>

<operation id="3936" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:22  %sext_ln1192_38 = sext i14 %phi_ln1116_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="3937" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:24  %sext_ln1192_39 = sext i9 %dense_1_weights_V_lo_19 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="3938" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:25  %mul_ln1192_19 = mul i23 %sext_ln1192_38, %sext_ln1192_39

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="3939" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:26  %select_ln340_56 = select i1 %or_ln340_64, i14 8191, i14 %add_ln415_18

]]></Node>
<StgValue><ssdm name="select_ln340_56"/></StgValue>
</operation>

<operation id="3940" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:27  %select_ln388_23 = select i1 %and_ln786_68, i14 -8192, i14 %add_ln415_18

]]></Node>
<StgValue><ssdm name="select_ln388_23"/></StgValue>
</operation>

<operation id="3941" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:28  %select_ln340_57 = select i1 %or_ln340_66, i14 %select_ln340_56, i14 %select_ln388_23

]]></Node>
<StgValue><ssdm name="select_ln340_57"/></StgValue>
</operation>

<operation id="3942" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:29  %shl_ln728_18 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_57, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="3943" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:30  %sext_ln728_19 = sext i22 %shl_ln728_18 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_19"/></StgValue>
</operation>

<operation id="3944" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:31  %add_ln1192_19 = add i23 %sext_ln728_19, %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="3945" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:32  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3946" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:33  %trunc_ln708_18 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_19, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="3947" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:34  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_19, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="3948" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:35  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="3949" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:36  %zext_ln415_19 = zext i1 %tmp_205 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_19"/></StgValue>
</operation>

<operation id="3950" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:37  %add_ln415_19 = add i14 %trunc_ln708_18, %zext_ln415_19

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="3951" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:38  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_19, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="3952" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:39  %xor_ln416_34 = xor i1 %tmp_206, true

]]></Node>
<StgValue><ssdm name="xor_ln416_34"/></StgValue>
</operation>

<operation id="3953" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:40  %and_ln416_19 = and i1 %tmp_204, %xor_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln416_19"/></StgValue>
</operation>

<operation id="3954" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:41  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_19, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="3955" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:42  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="3956" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv:43  br i1 %and_ln416_19, label %14, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="3957" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="3958" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_19 = xor i1 %tmp_209, true

]]></Node>
<StgValue><ssdm name="xor_ln779_19"/></StgValue>
</operation>

<operation id="3959" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_11 = and i1 %tmp_208, %xor_ln779_19

]]></Node>
<StgValue><ssdm name="and_ln779_11"/></StgValue>
</operation>

<operation id="3960" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3961" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:0  %deleted_ones_19 = phi i1 [ %and_ln779_11, %14 ], [ %tmp_208, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.18_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_19"/></StgValue>
</operation>

<operation id="3962" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:1  %and_ln781_19 = and i1 %and_ln416_19, %tmp_208

]]></Node>
<StgValue><ssdm name="and_ln781_19"/></StgValue>
</operation>

<operation id="3963" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:2  %xor_ln785_40 = xor i1 %tmp_208, %and_ln416_19

]]></Node>
<StgValue><ssdm name="xor_ln785_40"/></StgValue>
</operation>

<operation id="3964" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:3  %or_ln785_19 = or i1 %tmp_207, %xor_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln785_19"/></StgValue>
</operation>

<operation id="3965" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:4  %xor_ln785_41 = xor i1 %tmp_203, true

]]></Node>
<StgValue><ssdm name="xor_ln785_41"/></StgValue>
</operation>

<operation id="3966" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:5  %and_ln785_19 = and i1 %or_ln785_19, %xor_ln785_41

]]></Node>
<StgValue><ssdm name="and_ln785_19"/></StgValue>
</operation>

<operation id="3967" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:6  %and_ln786_19 = and i1 %tmp_207, %deleted_ones_19

]]></Node>
<StgValue><ssdm name="and_ln786_19"/></StgValue>
</operation>

<operation id="3968" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:7  %or_ln786_19 = or i1 %and_ln781_19, %and_ln786_19

]]></Node>
<StgValue><ssdm name="or_ln786_19"/></StgValue>
</operation>

<operation id="3969" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:8  %xor_ln786_24 = xor i1 %or_ln786_19, true

]]></Node>
<StgValue><ssdm name="xor_ln786_24"/></StgValue>
</operation>

<operation id="3970" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:9  %and_ln786_69 = and i1 %tmp_203, %xor_ln786_24

]]></Node>
<StgValue><ssdm name="and_ln786_69"/></StgValue>
</operation>

<operation id="3971" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:10  %or_ln340_67 = or i1 %and_ln786_69, %and_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_67"/></StgValue>
</operation>

<operation id="3972" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:11  %or_ln340_68 = or i1 %and_ln786_19, %xor_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_68"/></StgValue>
</operation>

<operation id="3973" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:12  %or_ln340_69 = or i1 %or_ln340_68, %and_ln781_19

]]></Node>
<StgValue><ssdm name="or_ln340_69"/></StgValue>
</operation>

<operation id="3974" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:22  %sext_ln1192_40 = sext i14 %phi_ln1116_11 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_40"/></StgValue>
</operation>

<operation id="3975" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:24  %sext_ln1192_41 = sext i9 %dense_1_weights_V_lo_20 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_41"/></StgValue>
</operation>

<operation id="3976" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:25  %mul_ln1192_20 = mul i23 %sext_ln1192_40, %sext_ln1192_41

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="3977" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:26  %select_ln340_58 = select i1 %or_ln340_67, i14 8191, i14 %add_ln415_19

]]></Node>
<StgValue><ssdm name="select_ln340_58"/></StgValue>
</operation>

<operation id="3978" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:27  %select_ln388_24 = select i1 %and_ln786_69, i14 -8192, i14 %add_ln415_19

]]></Node>
<StgValue><ssdm name="select_ln388_24"/></StgValue>
</operation>

<operation id="3979" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:28  %select_ln340_59 = select i1 %or_ln340_69, i14 %select_ln340_58, i14 %select_ln388_24

]]></Node>
<StgValue><ssdm name="select_ln340_59"/></StgValue>
</operation>

<operation id="3980" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:29  %shl_ln728_19 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_59, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="3981" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:30  %sext_ln728_20 = sext i22 %shl_ln728_19 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_20"/></StgValue>
</operation>

<operation id="3982" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:31  %add_ln1192_20 = add i23 %sext_ln728_20, %mul_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="3983" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:32  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="3984" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:33  %trunc_ln708_19 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_20, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="3985" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:35  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="3986" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:42  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="3987" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:23  %dense_1_weights_V_lo_26 = load i9* %dense_1_weights_V_ad_26, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_26"/></StgValue>
</operation>

<operation id="3988" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:23  %dense_1_weights_V_lo_27 = load i9* %dense_1_weights_V_ad_27, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_27"/></StgValue>
</operation>

<operation id="3989" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:17  %zext_ln1117_58 = zext i15 %add_ln1117_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_58"/></StgValue>
</operation>

<operation id="3990" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:18  %dense_1_weights_V_ad_28 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_58

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_28"/></StgValue>
</operation>

<operation id="3991" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:23  %dense_1_weights_V_lo_28 = load i9* %dense_1_weights_V_ad_28, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_28"/></StgValue>
</operation>

<operation id="3992" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:17  %zext_ln1117_60 = zext i15 %add_ln1117_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_60"/></StgValue>
</operation>

<operation id="3993" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:18  %dense_1_weights_V_ad_29 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_60

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_29"/></StgValue>
</operation>

<operation id="3994" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:23  %dense_1_weights_V_lo_29 = load i9* %dense_1_weights_V_ad_29, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="3995" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:34  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="3996" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:36  %zext_ln415_20 = zext i1 %tmp_212 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_20"/></StgValue>
</operation>

<operation id="3997" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:37  %add_ln415_20 = add i14 %trunc_ln708_19, %zext_ln415_20

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="3998" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:38  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_20, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="3999" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:39  %xor_ln416_35 = xor i1 %tmp_213, true

]]></Node>
<StgValue><ssdm name="xor_ln416_35"/></StgValue>
</operation>

<operation id="4000" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:40  %and_ln416_20 = and i1 %tmp_211, %xor_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln416_20"/></StgValue>
</operation>

<operation id="4001" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:41  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_20, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="4002" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv:43  br i1 %and_ln416_20, label %15, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4003" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="4004" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_20 = xor i1 %tmp_216, true

]]></Node>
<StgValue><ssdm name="xor_ln779_20"/></StgValue>
</operation>

<operation id="4005" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_12 = and i1 %tmp_215, %xor_ln779_20

]]></Node>
<StgValue><ssdm name="and_ln779_12"/></StgValue>
</operation>

<operation id="4006" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4007" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:0  %deleted_ones_20 = phi i1 [ %and_ln779_12, %15 ], [ %tmp_215, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.19_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_20"/></StgValue>
</operation>

<operation id="4008" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:1  %and_ln781_20 = and i1 %and_ln416_20, %tmp_215

]]></Node>
<StgValue><ssdm name="and_ln781_20"/></StgValue>
</operation>

<operation id="4009" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:2  %xor_ln785_42 = xor i1 %tmp_215, %and_ln416_20

]]></Node>
<StgValue><ssdm name="xor_ln785_42"/></StgValue>
</operation>

<operation id="4010" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:3  %or_ln785_20 = or i1 %tmp_214, %xor_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln785_20"/></StgValue>
</operation>

<operation id="4011" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:4  %xor_ln785_43 = xor i1 %tmp_210, true

]]></Node>
<StgValue><ssdm name="xor_ln785_43"/></StgValue>
</operation>

<operation id="4012" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:5  %and_ln785_20 = and i1 %or_ln785_20, %xor_ln785_43

]]></Node>
<StgValue><ssdm name="and_ln785_20"/></StgValue>
</operation>

<operation id="4013" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:6  %and_ln786_20 = and i1 %tmp_214, %deleted_ones_20

]]></Node>
<StgValue><ssdm name="and_ln786_20"/></StgValue>
</operation>

<operation id="4014" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:7  %or_ln786_20 = or i1 %and_ln781_20, %and_ln786_20

]]></Node>
<StgValue><ssdm name="or_ln786_20"/></StgValue>
</operation>

<operation id="4015" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:8  %xor_ln786_25 = xor i1 %or_ln786_20, true

]]></Node>
<StgValue><ssdm name="xor_ln786_25"/></StgValue>
</operation>

<operation id="4016" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:9  %and_ln786_70 = and i1 %tmp_210, %xor_ln786_25

]]></Node>
<StgValue><ssdm name="and_ln786_70"/></StgValue>
</operation>

<operation id="4017" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:10  %or_ln340_70 = or i1 %and_ln786_70, %and_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln340_70"/></StgValue>
</operation>

<operation id="4018" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:11  %or_ln340_71 = or i1 %and_ln786_20, %xor_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_71"/></StgValue>
</operation>

<operation id="4019" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:12  %or_ln340_72 = or i1 %or_ln340_71, %and_ln781_20

]]></Node>
<StgValue><ssdm name="or_ln340_72"/></StgValue>
</operation>

<operation id="4020" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:22  %sext_ln1192_42 = sext i14 %phi_ln1116_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_42"/></StgValue>
</operation>

<operation id="4021" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:24  %sext_ln1192_43 = sext i9 %dense_1_weights_V_lo_21 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_43"/></StgValue>
</operation>

<operation id="4022" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:25  %mul_ln1192_21 = mul i23 %sext_ln1192_42, %sext_ln1192_43

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="4023" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:26  %select_ln340_60 = select i1 %or_ln340_70, i14 8191, i14 %add_ln415_20

]]></Node>
<StgValue><ssdm name="select_ln340_60"/></StgValue>
</operation>

<operation id="4024" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:27  %select_ln388_25 = select i1 %and_ln786_70, i14 -8192, i14 %add_ln415_20

]]></Node>
<StgValue><ssdm name="select_ln388_25"/></StgValue>
</operation>

<operation id="4025" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:28  %select_ln340_61 = select i1 %or_ln340_72, i14 %select_ln340_60, i14 %select_ln388_25

]]></Node>
<StgValue><ssdm name="select_ln340_61"/></StgValue>
</operation>

<operation id="4026" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:29  %shl_ln728_20 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_61, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="4027" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:30  %sext_ln728_21 = sext i22 %shl_ln728_20 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_21"/></StgValue>
</operation>

<operation id="4028" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:31  %add_ln1192_21 = add i23 %sext_ln728_21, %mul_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="4029" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:32  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_21, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="4030" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:33  %trunc_ln708_20 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_21, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="4031" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:34  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_21, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="4032" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:35  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="4033" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:36  %zext_ln415_21 = zext i1 %tmp_219 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_21"/></StgValue>
</operation>

<operation id="4034" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:37  %add_ln415_21 = add i14 %trunc_ln708_20, %zext_ln415_21

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="4035" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:38  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="4036" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:39  %xor_ln416_36 = xor i1 %tmp_220, true

]]></Node>
<StgValue><ssdm name="xor_ln416_36"/></StgValue>
</operation>

<operation id="4037" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:40  %and_ln416_21 = and i1 %tmp_218, %xor_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln416_21"/></StgValue>
</operation>

<operation id="4038" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:41  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="4039" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:42  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_21, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="4040" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv:43  br i1 %and_ln416_21, label %16, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4041" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_21, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="4042" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_21 = xor i1 %tmp_223, true

]]></Node>
<StgValue><ssdm name="xor_ln779_21"/></StgValue>
</operation>

<operation id="4043" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_13 = and i1 %tmp_222, %xor_ln779_21

]]></Node>
<StgValue><ssdm name="and_ln779_13"/></StgValue>
</operation>

<operation id="4044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4045" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:0  %deleted_ones_21 = phi i1 [ %and_ln779_13, %16 ], [ %tmp_222, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.20_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_21"/></StgValue>
</operation>

<operation id="4046" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:1  %and_ln781_21 = and i1 %and_ln416_21, %tmp_222

]]></Node>
<StgValue><ssdm name="and_ln781_21"/></StgValue>
</operation>

<operation id="4047" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:6  %and_ln786_21 = and i1 %tmp_221, %deleted_ones_21

]]></Node>
<StgValue><ssdm name="and_ln786_21"/></StgValue>
</operation>

<operation id="4048" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:23  %dense_1_weights_V_lo_28 = load i9* %dense_1_weights_V_ad_28, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_28"/></StgValue>
</operation>

<operation id="4049" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:23  %dense_1_weights_V_lo_29 = load i9* %dense_1_weights_V_ad_29, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_29"/></StgValue>
</operation>

<operation id="4050" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:17  %zext_ln1117_62 = zext i15 %add_ln1117_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_62"/></StgValue>
</operation>

<operation id="4051" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:18  %dense_1_weights_V_ad_30 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_62

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_30"/></StgValue>
</operation>

<operation id="4052" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:23  %dense_1_weights_V_lo_30 = load i9* %dense_1_weights_V_ad_30, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_30"/></StgValue>
</operation>

<operation id="4053" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:17  %zext_ln1117_64 = zext i15 %add_ln1117_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_64"/></StgValue>
</operation>

<operation id="4054" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:18  %dense_1_weights_V_ad_31 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_64

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_31"/></StgValue>
</operation>

<operation id="4055" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:23  %dense_1_weights_V_lo_31 = load i9* %dense_1_weights_V_ad_31, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="4056" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:2  %xor_ln785_44 = xor i1 %tmp_222, %and_ln416_21

]]></Node>
<StgValue><ssdm name="xor_ln785_44"/></StgValue>
</operation>

<operation id="4057" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:3  %or_ln785_21 = or i1 %tmp_221, %xor_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln785_21"/></StgValue>
</operation>

<operation id="4058" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:4  %xor_ln785_45 = xor i1 %tmp_217, true

]]></Node>
<StgValue><ssdm name="xor_ln785_45"/></StgValue>
</operation>

<operation id="4059" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:5  %and_ln785_21 = and i1 %or_ln785_21, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="and_ln785_21"/></StgValue>
</operation>

<operation id="4060" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:7  %or_ln786_21 = or i1 %and_ln781_21, %and_ln786_21

]]></Node>
<StgValue><ssdm name="or_ln786_21"/></StgValue>
</operation>

<operation id="4061" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:8  %xor_ln786_26 = xor i1 %or_ln786_21, true

]]></Node>
<StgValue><ssdm name="xor_ln786_26"/></StgValue>
</operation>

<operation id="4062" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:9  %and_ln786_71 = and i1 %tmp_217, %xor_ln786_26

]]></Node>
<StgValue><ssdm name="and_ln786_71"/></StgValue>
</operation>

<operation id="4063" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:10  %or_ln340_73 = or i1 %and_ln786_71, %and_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_73"/></StgValue>
</operation>

<operation id="4064" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:11  %or_ln340_74 = or i1 %and_ln786_21, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_74"/></StgValue>
</operation>

<operation id="4065" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:12  %or_ln340_75 = or i1 %or_ln340_74, %and_ln781_21

]]></Node>
<StgValue><ssdm name="or_ln340_75"/></StgValue>
</operation>

<operation id="4066" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:22  %sext_ln1192_44 = sext i14 %phi_ln1116_13 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_44"/></StgValue>
</operation>

<operation id="4067" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:24  %sext_ln1192_45 = sext i9 %dense_1_weights_V_lo_22 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_45"/></StgValue>
</operation>

<operation id="4068" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:25  %mul_ln1192_22 = mul i23 %sext_ln1192_44, %sext_ln1192_45

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="4069" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:26  %select_ln340_62 = select i1 %or_ln340_73, i14 8191, i14 %add_ln415_21

]]></Node>
<StgValue><ssdm name="select_ln340_62"/></StgValue>
</operation>

<operation id="4070" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:27  %select_ln388_26 = select i1 %and_ln786_71, i14 -8192, i14 %add_ln415_21

]]></Node>
<StgValue><ssdm name="select_ln388_26"/></StgValue>
</operation>

<operation id="4071" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:28  %select_ln340_63 = select i1 %or_ln340_75, i14 %select_ln340_62, i14 %select_ln388_26

]]></Node>
<StgValue><ssdm name="select_ln340_63"/></StgValue>
</operation>

<operation id="4072" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:29  %shl_ln728_21 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_63, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="4073" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:30  %sext_ln728_22 = sext i22 %shl_ln728_21 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_22"/></StgValue>
</operation>

<operation id="4074" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:31  %add_ln1192_22 = add i23 %sext_ln728_22, %mul_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="4075" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:32  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_22, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="4076" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:33  %trunc_ln708_21 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_22, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="4077" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:34  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_22, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="4078" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:35  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_22, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="4079" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:36  %zext_ln415_22 = zext i1 %tmp_226 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_22"/></StgValue>
</operation>

<operation id="4080" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:37  %add_ln415_22 = add i14 %trunc_ln708_21, %zext_ln415_22

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="4081" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:38  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_22, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="4082" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:39  %xor_ln416_37 = xor i1 %tmp_227, true

]]></Node>
<StgValue><ssdm name="xor_ln416_37"/></StgValue>
</operation>

<operation id="4083" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:40  %and_ln416_22 = and i1 %tmp_225, %xor_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln416_22"/></StgValue>
</operation>

<operation id="4084" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:41  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_22, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="4085" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:42  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_22, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="4086" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv:43  br i1 %and_ln416_22, label %17, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4087" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_22, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="4088" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_22 = xor i1 %tmp_230, true

]]></Node>
<StgValue><ssdm name="xor_ln779_22"/></StgValue>
</operation>

<operation id="4089" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_14 = and i1 %tmp_229, %xor_ln779_22

]]></Node>
<StgValue><ssdm name="and_ln779_14"/></StgValue>
</operation>

<operation id="4090" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4091" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:0  %deleted_ones_22 = phi i1 [ %and_ln779_14, %17 ], [ %tmp_229, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.21_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_22"/></StgValue>
</operation>

<operation id="4092" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:1  %and_ln781_22 = and i1 %and_ln416_22, %tmp_229

]]></Node>
<StgValue><ssdm name="and_ln781_22"/></StgValue>
</operation>

<operation id="4093" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:2  %xor_ln785_46 = xor i1 %tmp_229, %and_ln416_22

]]></Node>
<StgValue><ssdm name="xor_ln785_46"/></StgValue>
</operation>

<operation id="4094" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:3  %or_ln785_22 = or i1 %tmp_228, %xor_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln785_22"/></StgValue>
</operation>

<operation id="4095" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:4  %xor_ln785_47 = xor i1 %tmp_224, true

]]></Node>
<StgValue><ssdm name="xor_ln785_47"/></StgValue>
</operation>

<operation id="4096" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:5  %and_ln785_22 = and i1 %or_ln785_22, %xor_ln785_47

]]></Node>
<StgValue><ssdm name="and_ln785_22"/></StgValue>
</operation>

<operation id="4097" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:6  %and_ln786_22 = and i1 %tmp_228, %deleted_ones_22

]]></Node>
<StgValue><ssdm name="and_ln786_22"/></StgValue>
</operation>

<operation id="4098" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:7  %or_ln786_22 = or i1 %and_ln781_22, %and_ln786_22

]]></Node>
<StgValue><ssdm name="or_ln786_22"/></StgValue>
</operation>

<operation id="4099" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:8  %xor_ln786_27 = xor i1 %or_ln786_22, true

]]></Node>
<StgValue><ssdm name="xor_ln786_27"/></StgValue>
</operation>

<operation id="4100" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:9  %and_ln786_72 = and i1 %tmp_224, %xor_ln786_27

]]></Node>
<StgValue><ssdm name="and_ln786_72"/></StgValue>
</operation>

<operation id="4101" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:10  %or_ln340_76 = or i1 %and_ln786_72, %and_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln340_76"/></StgValue>
</operation>

<operation id="4102" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:11  %or_ln340_77 = or i1 %and_ln786_22, %xor_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_77"/></StgValue>
</operation>

<operation id="4103" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:12  %or_ln340_78 = or i1 %or_ln340_77, %and_ln781_22

]]></Node>
<StgValue><ssdm name="or_ln340_78"/></StgValue>
</operation>

<operation id="4104" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:22  %sext_ln1192_46 = sext i14 %phi_ln1116_14 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_46"/></StgValue>
</operation>

<operation id="4105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:24  %sext_ln1192_47 = sext i9 %dense_1_weights_V_lo_23 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_47"/></StgValue>
</operation>

<operation id="4106" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:25  %mul_ln1192_23 = mul i23 %sext_ln1192_46, %sext_ln1192_47

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="4107" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:26  %select_ln340_64 = select i1 %or_ln340_76, i14 8191, i14 %add_ln415_22

]]></Node>
<StgValue><ssdm name="select_ln340_64"/></StgValue>
</operation>

<operation id="4108" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:27  %select_ln388_27 = select i1 %and_ln786_72, i14 -8192, i14 %add_ln415_22

]]></Node>
<StgValue><ssdm name="select_ln388_27"/></StgValue>
</operation>

<operation id="4109" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:28  %select_ln340_65 = select i1 %or_ln340_78, i14 %select_ln340_64, i14 %select_ln388_27

]]></Node>
<StgValue><ssdm name="select_ln340_65"/></StgValue>
</operation>

<operation id="4110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:29  %shl_ln728_22 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_65, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="4111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:30  %sext_ln728_23 = sext i22 %shl_ln728_22 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_23"/></StgValue>
</operation>

<operation id="4112" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:31  %add_ln1192_23 = add i23 %sext_ln728_23, %mul_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="4113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:32  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_23, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="4114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:33  %trunc_ln708_22 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_23, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="4115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:35  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="4116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:42  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_23, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="4117" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:23  %dense_1_weights_V_lo_30 = load i9* %dense_1_weights_V_ad_30, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_30"/></StgValue>
</operation>

<operation id="4118" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:23  %dense_1_weights_V_lo_31 = load i9* %dense_1_weights_V_ad_31, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_31"/></StgValue>
</operation>

<operation id="4119" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:2  %dense_1_weights_V_lo_32 = load i9* %dense_1_weights_V_ad_32, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_32"/></StgValue>
</operation>

<operation id="4120" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:2  %dense_1_weights_V_lo_33 = load i9* %dense_1_weights_V_ad_33, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="4121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:34  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_23, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="4122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:36  %zext_ln415_23 = zext i1 %tmp_233 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_23"/></StgValue>
</operation>

<operation id="4123" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:37  %add_ln415_23 = add i14 %trunc_ln708_22, %zext_ln415_23

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="4124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:38  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_23, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="4125" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:39  %xor_ln416_38 = xor i1 %tmp_234, true

]]></Node>
<StgValue><ssdm name="xor_ln416_38"/></StgValue>
</operation>

<operation id="4126" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:40  %and_ln416_23 = and i1 %tmp_232, %xor_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln416_23"/></StgValue>
</operation>

<operation id="4127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:41  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_23, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="4128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv:43  br i1 %and_ln416_23, label %18, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_23, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="4130" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_23 = xor i1 %tmp_237, true

]]></Node>
<StgValue><ssdm name="xor_ln779_23"/></StgValue>
</operation>

<operation id="4131" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_15 = and i1 %tmp_236, %xor_ln779_23

]]></Node>
<StgValue><ssdm name="and_ln779_15"/></StgValue>
</operation>

<operation id="4132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:0  %deleted_ones_23 = phi i1 [ %and_ln779_15, %18 ], [ %tmp_236, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.22_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_23"/></StgValue>
</operation>

<operation id="4134" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:1  %and_ln781_23 = and i1 %and_ln416_23, %tmp_236

]]></Node>
<StgValue><ssdm name="and_ln781_23"/></StgValue>
</operation>

<operation id="4135" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:2  %xor_ln785_48 = xor i1 %tmp_236, %and_ln416_23

]]></Node>
<StgValue><ssdm name="xor_ln785_48"/></StgValue>
</operation>

<operation id="4136" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:3  %or_ln785_23 = or i1 %tmp_235, %xor_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln785_23"/></StgValue>
</operation>

<operation id="4137" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:4  %xor_ln785_49 = xor i1 %tmp_231, true

]]></Node>
<StgValue><ssdm name="xor_ln785_49"/></StgValue>
</operation>

<operation id="4138" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:5  %and_ln785_23 = and i1 %or_ln785_23, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="and_ln785_23"/></StgValue>
</operation>

<operation id="4139" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:6  %and_ln786_23 = and i1 %tmp_235, %deleted_ones_23

]]></Node>
<StgValue><ssdm name="and_ln786_23"/></StgValue>
</operation>

<operation id="4140" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:7  %or_ln786_23 = or i1 %and_ln781_23, %and_ln786_23

]]></Node>
<StgValue><ssdm name="or_ln786_23"/></StgValue>
</operation>

<operation id="4141" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:8  %xor_ln786_28 = xor i1 %or_ln786_23, true

]]></Node>
<StgValue><ssdm name="xor_ln786_28"/></StgValue>
</operation>

<operation id="4142" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:9  %and_ln786_73 = and i1 %tmp_231, %xor_ln786_28

]]></Node>
<StgValue><ssdm name="and_ln786_73"/></StgValue>
</operation>

<operation id="4143" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:10  %or_ln340_79 = or i1 %and_ln786_73, %and_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_79"/></StgValue>
</operation>

<operation id="4144" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:11  %or_ln340_80 = or i1 %and_ln786_23, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_80"/></StgValue>
</operation>

<operation id="4145" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:12  %or_ln340_81 = or i1 %or_ln340_80, %and_ln781_23

]]></Node>
<StgValue><ssdm name="or_ln340_81"/></StgValue>
</operation>

<operation id="4146" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:13  %select_ln340_28 = select i1 %or_ln340_79, i14 8191, i14 %add_ln415_23

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="4147" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:14  %select_ln388_28 = select i1 %and_ln786_73, i14 -8192, i14 %add_ln415_23

]]></Node>
<StgValue><ssdm name="select_ln388_28"/></StgValue>
</operation>

<operation id="4148" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.23_ifconv:15  %select_ln340_66 = select i1 %or_ln340_81, i14 %select_ln340_28, i14 %select_ln388_28

]]></Node>
<StgValue><ssdm name="select_ln340_66"/></StgValue>
</operation>

<operation id="4149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:1  %sext_ln1192_48 = sext i14 %phi_ln1116_15 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_48"/></StgValue>
</operation>

<operation id="4150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:3  %sext_ln1192_49 = sext i9 %dense_1_weights_V_lo_24 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_49"/></StgValue>
</operation>

<operation id="4151" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:4  %mul_ln1192_24 = mul i23 %sext_ln1192_48, %sext_ln1192_49

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="4152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:5  %shl_ln728_23 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_66, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="4153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:6  %sext_ln728_24 = sext i22 %shl_ln728_23 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_24"/></StgValue>
</operation>

<operation id="4154" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:7  %add_ln1192_24 = add i23 %sext_ln728_24, %mul_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="4155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:8  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_24, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="4156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:9  %trunc_ln708_23 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_24, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="4157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:10  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_24, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="4158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:11  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_24, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="4159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:12  %zext_ln415_24 = zext i1 %tmp_240 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_24"/></StgValue>
</operation>

<operation id="4160" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:13  %add_ln415_24 = add i14 %trunc_ln708_23, %zext_ln415_24

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="4161" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:14  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_24, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4162" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:15  %xor_ln416_39 = xor i1 %tmp_241, true

]]></Node>
<StgValue><ssdm name="xor_ln416_39"/></StgValue>
</operation>

<operation id="4163" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:16  %and_ln416_24 = and i1 %tmp_239, %xor_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln416_24"/></StgValue>
</operation>

<operation id="4164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:17  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_24, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="4165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:18  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_24, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="4166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774:19  br i1 %and_ln416_24, label %19, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_24, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="4168" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_24 = xor i1 %tmp_244, true

]]></Node>
<StgValue><ssdm name="xor_ln779_24"/></StgValue>
</operation>

<operation id="4169" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_16 = and i1 %tmp_243, %xor_ln779_24

]]></Node>
<StgValue><ssdm name="and_ln779_16"/></StgValue>
</operation>

<operation id="4170" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:0  %deleted_ones_24 = phi i1 [ %and_ln779_16, %19 ], [ %tmp_243, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.232774 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_24"/></StgValue>
</operation>

<operation id="4172" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:1  %and_ln781_24 = and i1 %and_ln416_24, %tmp_243

]]></Node>
<StgValue><ssdm name="and_ln781_24"/></StgValue>
</operation>

<operation id="4173" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:6  %and_ln786_24 = and i1 %tmp_242, %deleted_ones_24

]]></Node>
<StgValue><ssdm name="and_ln786_24"/></StgValue>
</operation>

<operation id="4174" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:2  %dense_1_weights_V_lo_32 = load i9* %dense_1_weights_V_ad_32, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_32"/></StgValue>
</operation>

<operation id="4175" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:2  %dense_1_weights_V_lo_33 = load i9* %dense_1_weights_V_ad_33, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_33"/></StgValue>
</operation>

<operation id="4176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:17  %zext_ln1117_70 = zext i15 %add_ln1117_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_70"/></StgValue>
</operation>

<operation id="4177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:18  %dense_1_weights_V_ad_34 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_70

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_34"/></StgValue>
</operation>

<operation id="4178" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:23  %dense_1_weights_V_lo_34 = load i9* %dense_1_weights_V_ad_34, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_34"/></StgValue>
</operation>

<operation id="4179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:17  %zext_ln1117_72 = zext i15 %add_ln1117_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_72"/></StgValue>
</operation>

<operation id="4180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:18  %dense_1_weights_V_ad_35 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_72

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_35"/></StgValue>
</operation>

<operation id="4181" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:23  %dense_1_weights_V_lo_35 = load i9* %dense_1_weights_V_ad_35, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_35"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="4182" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:2  %xor_ln785_50 = xor i1 %tmp_243, %and_ln416_24

]]></Node>
<StgValue><ssdm name="xor_ln785_50"/></StgValue>
</operation>

<operation id="4183" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:3  %or_ln785_24 = or i1 %tmp_242, %xor_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln785_24"/></StgValue>
</operation>

<operation id="4184" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:4  %xor_ln785_51 = xor i1 %tmp_238, true

]]></Node>
<StgValue><ssdm name="xor_ln785_51"/></StgValue>
</operation>

<operation id="4185" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:5  %and_ln785_24 = and i1 %or_ln785_24, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="and_ln785_24"/></StgValue>
</operation>

<operation id="4186" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:7  %or_ln786_24 = or i1 %and_ln781_24, %and_ln786_24

]]></Node>
<StgValue><ssdm name="or_ln786_24"/></StgValue>
</operation>

<operation id="4187" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:8  %xor_ln786_29 = xor i1 %or_ln786_24, true

]]></Node>
<StgValue><ssdm name="xor_ln786_29"/></StgValue>
</operation>

<operation id="4188" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:9  %and_ln786_74 = and i1 %tmp_238, %xor_ln786_29

]]></Node>
<StgValue><ssdm name="and_ln786_74"/></StgValue>
</operation>

<operation id="4189" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:10  %or_ln340_82 = or i1 %and_ln786_74, %and_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln340_82"/></StgValue>
</operation>

<operation id="4190" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:11  %or_ln340_83 = or i1 %and_ln786_24, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_83"/></StgValue>
</operation>

<operation id="4191" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:12  %or_ln340_84 = or i1 %or_ln340_83, %and_ln781_24

]]></Node>
<StgValue><ssdm name="or_ln340_84"/></StgValue>
</operation>

<operation id="4192" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:13  %select_ln340_29 = select i1 %or_ln340_82, i14 8191, i14 %add_ln415_24

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="4193" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:14  %select_ln388_29 = select i1 %and_ln786_74, i14 -8192, i14 %add_ln415_24

]]></Node>
<StgValue><ssdm name="select_ln388_29"/></StgValue>
</operation>

<operation id="4194" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.24_ifconv:15  %select_ln340_67 = select i1 %or_ln340_84, i14 %select_ln340_29, i14 %select_ln388_29

]]></Node>
<StgValue><ssdm name="select_ln340_67"/></StgValue>
</operation>

<operation id="4195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:1  %sext_ln1192_50 = sext i14 %phi_ln1116_16 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_50"/></StgValue>
</operation>

<operation id="4196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:3  %sext_ln1192_51 = sext i9 %dense_1_weights_V_lo_25 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_51"/></StgValue>
</operation>

<operation id="4197" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:4  %mul_ln1192_25 = mul i23 %sext_ln1192_50, %sext_ln1192_51

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="4198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:5  %shl_ln728_24 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_67, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="4199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:6  %sext_ln728_25 = sext i22 %shl_ln728_24 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_25"/></StgValue>
</operation>

<operation id="4200" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:7  %add_ln1192_25 = add i23 %sext_ln728_25, %mul_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="4201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:8  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_25, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="4202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:9  %trunc_ln708_24 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_25, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="4203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:10  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_25, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="4204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:11  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_25, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="4205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:12  %zext_ln415_25 = zext i1 %tmp_247 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_25"/></StgValue>
</operation>

<operation id="4206" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:13  %add_ln415_25 = add i14 %trunc_ln708_24, %zext_ln415_25

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="4207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:14  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_25, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="4208" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:15  %xor_ln416_40 = xor i1 %tmp_248, true

]]></Node>
<StgValue><ssdm name="xor_ln416_40"/></StgValue>
</operation>

<operation id="4209" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:16  %and_ln416_25 = and i1 %tmp_246, %xor_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln416_25"/></StgValue>
</operation>

<operation id="4210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:17  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_25, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="4211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:18  %tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_25, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="4212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669:19  br i1 %and_ln416_25, label %20, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_25, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="4214" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_25 = xor i1 %tmp_251, true

]]></Node>
<StgValue><ssdm name="xor_ln779_25"/></StgValue>
</operation>

<operation id="4215" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_17 = and i1 %tmp_250, %xor_ln779_25

]]></Node>
<StgValue><ssdm name="and_ln779_17"/></StgValue>
</operation>

<operation id="4216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:0  %deleted_ones_25 = phi i1 [ %and_ln779_17, %20 ], [ %tmp_250, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.242669 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_25"/></StgValue>
</operation>

<operation id="4218" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:1  %and_ln781_25 = and i1 %and_ln416_25, %tmp_250

]]></Node>
<StgValue><ssdm name="and_ln781_25"/></StgValue>
</operation>

<operation id="4219" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:2  %xor_ln785_52 = xor i1 %tmp_250, %and_ln416_25

]]></Node>
<StgValue><ssdm name="xor_ln785_52"/></StgValue>
</operation>

<operation id="4220" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:3  %or_ln785_25 = or i1 %tmp_249, %xor_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln785_25"/></StgValue>
</operation>

<operation id="4221" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:4  %xor_ln785_53 = xor i1 %tmp_245, true

]]></Node>
<StgValue><ssdm name="xor_ln785_53"/></StgValue>
</operation>

<operation id="4222" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:5  %and_ln785_25 = and i1 %or_ln785_25, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="and_ln785_25"/></StgValue>
</operation>

<operation id="4223" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:6  %and_ln786_25 = and i1 %tmp_249, %deleted_ones_25

]]></Node>
<StgValue><ssdm name="and_ln786_25"/></StgValue>
</operation>

<operation id="4224" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:7  %or_ln786_25 = or i1 %and_ln781_25, %and_ln786_25

]]></Node>
<StgValue><ssdm name="or_ln786_25"/></StgValue>
</operation>

<operation id="4225" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:8  %xor_ln786_30 = xor i1 %or_ln786_25, true

]]></Node>
<StgValue><ssdm name="xor_ln786_30"/></StgValue>
</operation>

<operation id="4226" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:9  %and_ln786_75 = and i1 %tmp_245, %xor_ln786_30

]]></Node>
<StgValue><ssdm name="and_ln786_75"/></StgValue>
</operation>

<operation id="4227" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:10  %or_ln340_85 = or i1 %and_ln786_75, %and_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_85"/></StgValue>
</operation>

<operation id="4228" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:11  %or_ln340_86 = or i1 %and_ln786_25, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_86"/></StgValue>
</operation>

<operation id="4229" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:12  %or_ln340_87 = or i1 %or_ln340_86, %and_ln781_25

]]></Node>
<StgValue><ssdm name="or_ln340_87"/></StgValue>
</operation>

<operation id="4230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:22  %sext_ln1192_52 = sext i14 %phi_ln1116_17 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_52"/></StgValue>
</operation>

<operation id="4231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:24  %sext_ln1192_53 = sext i9 %dense_1_weights_V_lo_26 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_53"/></StgValue>
</operation>

<operation id="4232" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:25  %mul_ln1192_26 = mul i23 %sext_ln1192_52, %sext_ln1192_53

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="4233" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:26  %select_ln340_68 = select i1 %or_ln340_85, i14 8191, i14 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln340_68"/></StgValue>
</operation>

<operation id="4234" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:27  %select_ln388_30 = select i1 %and_ln786_75, i14 -8192, i14 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln388_30"/></StgValue>
</operation>

<operation id="4235" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:28  %select_ln340_69 = select i1 %or_ln340_87, i14 %select_ln340_68, i14 %select_ln388_30

]]></Node>
<StgValue><ssdm name="select_ln340_69"/></StgValue>
</operation>

<operation id="4236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:29  %shl_ln728_25 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_69, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="4237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:30  %sext_ln728_26 = sext i22 %shl_ln728_25 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_26"/></StgValue>
</operation>

<operation id="4238" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:31  %add_ln1192_26 = add i23 %sext_ln728_26, %mul_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="4239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:32  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_26, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="4240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:33  %trunc_ln708_25 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_26, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="4241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:35  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_26, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="4242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:42  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_26, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="4243" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:23  %dense_1_weights_V_lo_34 = load i9* %dense_1_weights_V_ad_34, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_34"/></StgValue>
</operation>

<operation id="4244" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:23  %dense_1_weights_V_lo_35 = load i9* %dense_1_weights_V_ad_35, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_35"/></StgValue>
</operation>

<operation id="4245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:17  %zext_ln1117_74 = zext i15 %add_ln1117_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_74"/></StgValue>
</operation>

<operation id="4246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:18  %dense_1_weights_V_ad_36 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_74

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_36"/></StgValue>
</operation>

<operation id="4247" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:23  %dense_1_weights_V_lo_36 = load i9* %dense_1_weights_V_ad_36, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_36"/></StgValue>
</operation>

<operation id="4248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:17  %zext_ln1117_76 = zext i15 %add_ln1117_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_76"/></StgValue>
</operation>

<operation id="4249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:18  %dense_1_weights_V_ad_37 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_76

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_37"/></StgValue>
</operation>

<operation id="4250" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:23  %dense_1_weights_V_lo_37 = load i9* %dense_1_weights_V_ad_37, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_37"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="4251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:34  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_26, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="4252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:36  %zext_ln415_26 = zext i1 %tmp_254 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_26"/></StgValue>
</operation>

<operation id="4253" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:37  %add_ln415_26 = add i14 %trunc_ln708_25, %zext_ln415_26

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="4254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:38  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_26, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="4255" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:39  %xor_ln416_41 = xor i1 %tmp_255, true

]]></Node>
<StgValue><ssdm name="xor_ln416_41"/></StgValue>
</operation>

<operation id="4256" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:40  %and_ln416_26 = and i1 %tmp_253, %xor_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln416_26"/></StgValue>
</operation>

<operation id="4257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:41  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_26, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="4258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv:43  br i1 %and_ln416_26, label %21, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_26, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="4260" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_26 = xor i1 %tmp_258, true

]]></Node>
<StgValue><ssdm name="xor_ln779_26"/></StgValue>
</operation>

<operation id="4261" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_18 = and i1 %tmp_257, %xor_ln779_26

]]></Node>
<StgValue><ssdm name="and_ln779_18"/></StgValue>
</operation>

<operation id="4262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:0  %deleted_ones_26 = phi i1 [ %and_ln779_18, %21 ], [ %tmp_257, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.25_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_26"/></StgValue>
</operation>

<operation id="4264" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:1  %and_ln781_26 = and i1 %and_ln416_26, %tmp_257

]]></Node>
<StgValue><ssdm name="and_ln781_26"/></StgValue>
</operation>

<operation id="4265" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:2  %xor_ln785_54 = xor i1 %tmp_257, %and_ln416_26

]]></Node>
<StgValue><ssdm name="xor_ln785_54"/></StgValue>
</operation>

<operation id="4266" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:3  %or_ln785_26 = or i1 %tmp_256, %xor_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln785_26"/></StgValue>
</operation>

<operation id="4267" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:4  %xor_ln785_55 = xor i1 %tmp_252, true

]]></Node>
<StgValue><ssdm name="xor_ln785_55"/></StgValue>
</operation>

<operation id="4268" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:5  %and_ln785_26 = and i1 %or_ln785_26, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="and_ln785_26"/></StgValue>
</operation>

<operation id="4269" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:6  %and_ln786_26 = and i1 %tmp_256, %deleted_ones_26

]]></Node>
<StgValue><ssdm name="and_ln786_26"/></StgValue>
</operation>

<operation id="4270" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:7  %or_ln786_26 = or i1 %and_ln781_26, %and_ln786_26

]]></Node>
<StgValue><ssdm name="or_ln786_26"/></StgValue>
</operation>

<operation id="4271" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:8  %xor_ln786_31 = xor i1 %or_ln786_26, true

]]></Node>
<StgValue><ssdm name="xor_ln786_31"/></StgValue>
</operation>

<operation id="4272" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:9  %and_ln786_76 = and i1 %tmp_252, %xor_ln786_31

]]></Node>
<StgValue><ssdm name="and_ln786_76"/></StgValue>
</operation>

<operation id="4273" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:10  %or_ln340_88 = or i1 %and_ln786_76, %and_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln340_88"/></StgValue>
</operation>

<operation id="4274" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:11  %or_ln340_89 = or i1 %and_ln786_26, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_89"/></StgValue>
</operation>

<operation id="4275" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:12  %or_ln340_90 = or i1 %or_ln340_89, %and_ln781_26

]]></Node>
<StgValue><ssdm name="or_ln340_90"/></StgValue>
</operation>

<operation id="4276" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:22  %sext_ln1192_54 = sext i14 %phi_ln1116_18 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_54"/></StgValue>
</operation>

<operation id="4277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:24  %sext_ln1192_55 = sext i9 %dense_1_weights_V_lo_27 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_55"/></StgValue>
</operation>

<operation id="4278" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:25  %mul_ln1192_27 = mul i23 %sext_ln1192_54, %sext_ln1192_55

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="4279" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:26  %select_ln340_70 = select i1 %or_ln340_88, i14 8191, i14 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln340_70"/></StgValue>
</operation>

<operation id="4280" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:27  %select_ln388_31 = select i1 %and_ln786_76, i14 -8192, i14 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln388_31"/></StgValue>
</operation>

<operation id="4281" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:28  %select_ln340_71 = select i1 %or_ln340_90, i14 %select_ln340_70, i14 %select_ln388_31

]]></Node>
<StgValue><ssdm name="select_ln340_71"/></StgValue>
</operation>

<operation id="4282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:29  %shl_ln728_26 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_71, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="4283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:30  %sext_ln728_27 = sext i22 %shl_ln728_26 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_27"/></StgValue>
</operation>

<operation id="4284" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:31  %add_ln1192_27 = add i23 %sext_ln728_27, %mul_ln1192_27

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="4285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:32  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_27, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="4286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:33  %trunc_ln708_26 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_27, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="4287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:34  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_27, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="4288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:35  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_27, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="4289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:36  %zext_ln415_27 = zext i1 %tmp_261 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_27"/></StgValue>
</operation>

<operation id="4290" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:37  %add_ln415_27 = add i14 %trunc_ln708_26, %zext_ln415_27

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="4291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:38  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_27, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="4292" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:39  %xor_ln416_42 = xor i1 %tmp_262, true

]]></Node>
<StgValue><ssdm name="xor_ln416_42"/></StgValue>
</operation>

<operation id="4293" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:40  %and_ln416_27 = and i1 %tmp_260, %xor_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln416_27"/></StgValue>
</operation>

<operation id="4294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:41  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_27, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="4295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:42  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_27, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="4296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv:43  br i1 %and_ln416_27, label %22, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_27, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="4298" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_27 = xor i1 %tmp_265, true

]]></Node>
<StgValue><ssdm name="xor_ln779_27"/></StgValue>
</operation>

<operation id="4299" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_19 = and i1 %tmp_264, %xor_ln779_27

]]></Node>
<StgValue><ssdm name="and_ln779_19"/></StgValue>
</operation>

<operation id="4300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:0  %deleted_ones_27 = phi i1 [ %and_ln779_19, %22 ], [ %tmp_264, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.26_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_27"/></StgValue>
</operation>

<operation id="4302" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:1  %and_ln781_27 = and i1 %and_ln416_27, %tmp_264

]]></Node>
<StgValue><ssdm name="and_ln781_27"/></StgValue>
</operation>

<operation id="4303" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:6  %and_ln786_27 = and i1 %tmp_263, %deleted_ones_27

]]></Node>
<StgValue><ssdm name="and_ln786_27"/></StgValue>
</operation>

<operation id="4304" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:23  %dense_1_weights_V_lo_36 = load i9* %dense_1_weights_V_ad_36, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_36"/></StgValue>
</operation>

<operation id="4305" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:23  %dense_1_weights_V_lo_37 = load i9* %dense_1_weights_V_ad_37, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_37"/></StgValue>
</operation>

<operation id="4306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:17  %zext_ln1117_78 = zext i15 %add_ln1117_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_78"/></StgValue>
</operation>

<operation id="4307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:18  %dense_1_weights_V_ad_38 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_78

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_38"/></StgValue>
</operation>

<operation id="4308" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:23  %dense_1_weights_V_lo_38 = load i9* %dense_1_weights_V_ad_38, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_38"/></StgValue>
</operation>

<operation id="4309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:17  %zext_ln1117_80 = zext i15 %add_ln1117_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_80"/></StgValue>
</operation>

<operation id="4310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:18  %dense_1_weights_V_ad_39 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_80

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_39"/></StgValue>
</operation>

<operation id="4311" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:23  %dense_1_weights_V_lo_39 = load i9* %dense_1_weights_V_ad_39, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_39"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="4312" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:2  %xor_ln785_56 = xor i1 %tmp_264, %and_ln416_27

]]></Node>
<StgValue><ssdm name="xor_ln785_56"/></StgValue>
</operation>

<operation id="4313" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:3  %or_ln785_27 = or i1 %tmp_263, %xor_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln785_27"/></StgValue>
</operation>

<operation id="4314" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:4  %xor_ln785_57 = xor i1 %tmp_259, true

]]></Node>
<StgValue><ssdm name="xor_ln785_57"/></StgValue>
</operation>

<operation id="4315" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:5  %and_ln785_27 = and i1 %or_ln785_27, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="and_ln785_27"/></StgValue>
</operation>

<operation id="4316" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:7  %or_ln786_27 = or i1 %and_ln781_27, %and_ln786_27

]]></Node>
<StgValue><ssdm name="or_ln786_27"/></StgValue>
</operation>

<operation id="4317" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:8  %xor_ln786_32 = xor i1 %or_ln786_27, true

]]></Node>
<StgValue><ssdm name="xor_ln786_32"/></StgValue>
</operation>

<operation id="4318" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:9  %and_ln786_77 = and i1 %tmp_259, %xor_ln786_32

]]></Node>
<StgValue><ssdm name="and_ln786_77"/></StgValue>
</operation>

<operation id="4319" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:10  %or_ln340_91 = or i1 %and_ln786_77, %and_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_91"/></StgValue>
</operation>

<operation id="4320" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:11  %or_ln340_92 = or i1 %and_ln786_27, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_92"/></StgValue>
</operation>

<operation id="4321" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:12  %or_ln340_93 = or i1 %or_ln340_92, %and_ln781_27

]]></Node>
<StgValue><ssdm name="or_ln340_93"/></StgValue>
</operation>

<operation id="4322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:22  %sext_ln1192_56 = sext i14 %phi_ln1116_19 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_56"/></StgValue>
</operation>

<operation id="4323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:24  %sext_ln1192_57 = sext i9 %dense_1_weights_V_lo_28 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_57"/></StgValue>
</operation>

<operation id="4324" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:25  %mul_ln1192_28 = mul i23 %sext_ln1192_56, %sext_ln1192_57

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>

<operation id="4325" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:26  %select_ln340_72 = select i1 %or_ln340_91, i14 8191, i14 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln340_72"/></StgValue>
</operation>

<operation id="4326" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:27  %select_ln388_32 = select i1 %and_ln786_77, i14 -8192, i14 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln388_32"/></StgValue>
</operation>

<operation id="4327" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:28  %select_ln340_73 = select i1 %or_ln340_93, i14 %select_ln340_72, i14 %select_ln388_32

]]></Node>
<StgValue><ssdm name="select_ln340_73"/></StgValue>
</operation>

<operation id="4328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:29  %shl_ln728_27 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_73, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="4329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:30  %sext_ln728_28 = sext i22 %shl_ln728_27 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_28"/></StgValue>
</operation>

<operation id="4330" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:31  %add_ln1192_28 = add i23 %sext_ln728_28, %mul_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="4331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:32  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_28, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:33  %trunc_ln708_27 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_28, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="4333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:34  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_28, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="4334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:35  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_28, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="4335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:36  %zext_ln415_28 = zext i1 %tmp_268 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_28"/></StgValue>
</operation>

<operation id="4336" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:37  %add_ln415_28 = add i14 %trunc_ln708_27, %zext_ln415_28

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="4337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:38  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_28, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="4338" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:39  %xor_ln416_43 = xor i1 %tmp_269, true

]]></Node>
<StgValue><ssdm name="xor_ln416_43"/></StgValue>
</operation>

<operation id="4339" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:40  %and_ln416_28 = and i1 %tmp_267, %xor_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln416_28"/></StgValue>
</operation>

<operation id="4340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:41  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_28, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="4341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:42  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_28, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="4342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv:43  br i1 %and_ln416_28, label %23, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_28, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="4344" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_28 = xor i1 %tmp_272, true

]]></Node>
<StgValue><ssdm name="xor_ln779_28"/></StgValue>
</operation>

<operation id="4345" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_20 = and i1 %tmp_271, %xor_ln779_28

]]></Node>
<StgValue><ssdm name="and_ln779_20"/></StgValue>
</operation>

<operation id="4346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:0  %deleted_ones_28 = phi i1 [ %and_ln779_20, %23 ], [ %tmp_271, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.27_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_28"/></StgValue>
</operation>

<operation id="4348" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:1  %and_ln781_28 = and i1 %and_ln416_28, %tmp_271

]]></Node>
<StgValue><ssdm name="and_ln781_28"/></StgValue>
</operation>

<operation id="4349" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:2  %xor_ln785_58 = xor i1 %tmp_271, %and_ln416_28

]]></Node>
<StgValue><ssdm name="xor_ln785_58"/></StgValue>
</operation>

<operation id="4350" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:3  %or_ln785_28 = or i1 %tmp_270, %xor_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln785_28"/></StgValue>
</operation>

<operation id="4351" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:4  %xor_ln785_59 = xor i1 %tmp_266, true

]]></Node>
<StgValue><ssdm name="xor_ln785_59"/></StgValue>
</operation>

<operation id="4352" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:5  %and_ln785_28 = and i1 %or_ln785_28, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="and_ln785_28"/></StgValue>
</operation>

<operation id="4353" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:6  %and_ln786_28 = and i1 %tmp_270, %deleted_ones_28

]]></Node>
<StgValue><ssdm name="and_ln786_28"/></StgValue>
</operation>

<operation id="4354" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:7  %or_ln786_28 = or i1 %and_ln781_28, %and_ln786_28

]]></Node>
<StgValue><ssdm name="or_ln786_28"/></StgValue>
</operation>

<operation id="4355" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:8  %xor_ln786_33 = xor i1 %or_ln786_28, true

]]></Node>
<StgValue><ssdm name="xor_ln786_33"/></StgValue>
</operation>

<operation id="4356" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:9  %and_ln786_78 = and i1 %tmp_266, %xor_ln786_33

]]></Node>
<StgValue><ssdm name="and_ln786_78"/></StgValue>
</operation>

<operation id="4357" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:10  %or_ln340_94 = or i1 %and_ln786_78, %and_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln340_94"/></StgValue>
</operation>

<operation id="4358" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:11  %or_ln340_95 = or i1 %and_ln786_28, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_95"/></StgValue>
</operation>

<operation id="4359" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:12  %or_ln340_96 = or i1 %or_ln340_95, %and_ln781_28

]]></Node>
<StgValue><ssdm name="or_ln340_96"/></StgValue>
</operation>

<operation id="4360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:22  %sext_ln1192_58 = sext i14 %phi_ln1116_20 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_58"/></StgValue>
</operation>

<operation id="4361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:24  %sext_ln1192_59 = sext i9 %dense_1_weights_V_lo_29 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_59"/></StgValue>
</operation>

<operation id="4362" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:25  %mul_ln1192_29 = mul i23 %sext_ln1192_58, %sext_ln1192_59

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>

<operation id="4363" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:26  %select_ln340_74 = select i1 %or_ln340_94, i14 8191, i14 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln340_74"/></StgValue>
</operation>

<operation id="4364" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:27  %select_ln388_33 = select i1 %and_ln786_78, i14 -8192, i14 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln388_33"/></StgValue>
</operation>

<operation id="4365" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:28  %select_ln340_75 = select i1 %or_ln340_96, i14 %select_ln340_74, i14 %select_ln388_33

]]></Node>
<StgValue><ssdm name="select_ln340_75"/></StgValue>
</operation>

<operation id="4366" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:29  %shl_ln728_28 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_75, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="4367" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:30  %sext_ln728_29 = sext i22 %shl_ln728_28 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_29"/></StgValue>
</operation>

<operation id="4368" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:31  %add_ln1192_29 = add i23 %sext_ln728_29, %mul_ln1192_29

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="4369" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:32  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_29, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="4370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:33  %trunc_ln708_28 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_29, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="4371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:35  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_29, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="4372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:42  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_29, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="4373" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:23  %dense_1_weights_V_lo_38 = load i9* %dense_1_weights_V_ad_38, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_38"/></StgValue>
</operation>

<operation id="4374" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:23  %dense_1_weights_V_lo_39 = load i9* %dense_1_weights_V_ad_39, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_39"/></StgValue>
</operation>

<operation id="4375" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:2  %dense_1_weights_V_lo_40 = load i9* %dense_1_weights_V_ad_40, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_40"/></StgValue>
</operation>

<operation id="4376" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:2  %dense_1_weights_V_lo_41 = load i9* %dense_1_weights_V_ad_41, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="4377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:34  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_29, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="4378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:36  %zext_ln415_29 = zext i1 %tmp_275 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_29"/></StgValue>
</operation>

<operation id="4379" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:37  %add_ln415_29 = add i14 %trunc_ln708_28, %zext_ln415_29

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="4380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:38  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_29, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="4381" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:39  %xor_ln416_44 = xor i1 %tmp_276, true

]]></Node>
<StgValue><ssdm name="xor_ln416_44"/></StgValue>
</operation>

<operation id="4382" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:40  %and_ln416_29 = and i1 %tmp_274, %xor_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln416_29"/></StgValue>
</operation>

<operation id="4383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:41  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_29, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="4384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv:43  br i1 %and_ln416_29, label %24, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_29, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4386" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_29 = xor i1 %tmp_279, true

]]></Node>
<StgValue><ssdm name="xor_ln779_29"/></StgValue>
</operation>

<operation id="4387" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_21 = and i1 %tmp_278, %xor_ln779_29

]]></Node>
<StgValue><ssdm name="and_ln779_21"/></StgValue>
</operation>

<operation id="4388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:0  %deleted_ones_29 = phi i1 [ %and_ln779_21, %24 ], [ %tmp_278, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.28_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_29"/></StgValue>
</operation>

<operation id="4390" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:1  %and_ln781_29 = and i1 %and_ln416_29, %tmp_278

]]></Node>
<StgValue><ssdm name="and_ln781_29"/></StgValue>
</operation>

<operation id="4391" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:2  %xor_ln785_60 = xor i1 %tmp_278, %and_ln416_29

]]></Node>
<StgValue><ssdm name="xor_ln785_60"/></StgValue>
</operation>

<operation id="4392" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:3  %or_ln785_29 = or i1 %tmp_277, %xor_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln785_29"/></StgValue>
</operation>

<operation id="4393" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:4  %xor_ln785_61 = xor i1 %tmp_273, true

]]></Node>
<StgValue><ssdm name="xor_ln785_61"/></StgValue>
</operation>

<operation id="4394" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:5  %and_ln785_29 = and i1 %or_ln785_29, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="and_ln785_29"/></StgValue>
</operation>

<operation id="4395" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:6  %and_ln786_29 = and i1 %tmp_277, %deleted_ones_29

]]></Node>
<StgValue><ssdm name="and_ln786_29"/></StgValue>
</operation>

<operation id="4396" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:7  %or_ln786_29 = or i1 %and_ln781_29, %and_ln786_29

]]></Node>
<StgValue><ssdm name="or_ln786_29"/></StgValue>
</operation>

<operation id="4397" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:8  %xor_ln786_34 = xor i1 %or_ln786_29, true

]]></Node>
<StgValue><ssdm name="xor_ln786_34"/></StgValue>
</operation>

<operation id="4398" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:9  %and_ln786_79 = and i1 %tmp_273, %xor_ln786_34

]]></Node>
<StgValue><ssdm name="and_ln786_79"/></StgValue>
</operation>

<operation id="4399" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:10  %or_ln340_97 = or i1 %and_ln786_79, %and_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_97"/></StgValue>
</operation>

<operation id="4400" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:11  %or_ln340_98 = or i1 %and_ln786_29, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_98"/></StgValue>
</operation>

<operation id="4401" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:12  %or_ln340_99 = or i1 %or_ln340_98, %and_ln781_29

]]></Node>
<StgValue><ssdm name="or_ln340_99"/></StgValue>
</operation>

<operation id="4402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:22  %sext_ln1192_60 = sext i14 %phi_ln1116_21 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_60"/></StgValue>
</operation>

<operation id="4403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:24  %sext_ln1192_61 = sext i9 %dense_1_weights_V_lo_30 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_61"/></StgValue>
</operation>

<operation id="4404" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:25  %mul_ln1192_30 = mul i23 %sext_ln1192_60, %sext_ln1192_61

]]></Node>
<StgValue><ssdm name="mul_ln1192_30"/></StgValue>
</operation>

<operation id="4405" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:26  %select_ln340_76 = select i1 %or_ln340_97, i14 8191, i14 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln340_76"/></StgValue>
</operation>

<operation id="4406" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:27  %select_ln388_34 = select i1 %and_ln786_79, i14 -8192, i14 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln388_34"/></StgValue>
</operation>

<operation id="4407" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:28  %select_ln340_77 = select i1 %or_ln340_99, i14 %select_ln340_76, i14 %select_ln388_34

]]></Node>
<StgValue><ssdm name="select_ln340_77"/></StgValue>
</operation>

<operation id="4408" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:29  %shl_ln728_29 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_77, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="4409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:30  %sext_ln728_30 = sext i22 %shl_ln728_29 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_30"/></StgValue>
</operation>

<operation id="4410" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:31  %add_ln1192_30 = add i23 %sext_ln728_30, %mul_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="4411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:32  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_30, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="4412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:33  %trunc_ln708_29 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_30, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="4413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:34  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_30, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:35  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_30, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="4415" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:36  %zext_ln415_30 = zext i1 %tmp_282 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_30"/></StgValue>
</operation>

<operation id="4416" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:37  %add_ln415_30 = add i14 %trunc_ln708_29, %zext_ln415_30

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="4417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:38  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_30, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4418" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:39  %xor_ln416_45 = xor i1 %tmp_283, true

]]></Node>
<StgValue><ssdm name="xor_ln416_45"/></StgValue>
</operation>

<operation id="4419" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:40  %and_ln416_30 = and i1 %tmp_281, %xor_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln416_30"/></StgValue>
</operation>

<operation id="4420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:41  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_30, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="4421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:42  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_30, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="4422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv:43  br i1 %and_ln416_30, label %25, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_30, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="4424" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_30 = xor i1 %tmp_286, true

]]></Node>
<StgValue><ssdm name="xor_ln779_30"/></StgValue>
</operation>

<operation id="4425" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_22 = and i1 %tmp_285, %xor_ln779_30

]]></Node>
<StgValue><ssdm name="and_ln779_22"/></StgValue>
</operation>

<operation id="4426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:0  %deleted_ones_30 = phi i1 [ %and_ln779_22, %25 ], [ %tmp_285, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.29_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_30"/></StgValue>
</operation>

<operation id="4428" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:1  %and_ln781_30 = and i1 %and_ln416_30, %tmp_285

]]></Node>
<StgValue><ssdm name="and_ln781_30"/></StgValue>
</operation>

<operation id="4429" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:6  %and_ln786_30 = and i1 %tmp_284, %deleted_ones_30

]]></Node>
<StgValue><ssdm name="and_ln786_30"/></StgValue>
</operation>

<operation id="4430" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:2  %dense_1_weights_V_lo_40 = load i9* %dense_1_weights_V_ad_40, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_40"/></StgValue>
</operation>

<operation id="4431" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:2  %dense_1_weights_V_lo_41 = load i9* %dense_1_weights_V_ad_41, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_41"/></StgValue>
</operation>

<operation id="4432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:17  %zext_ln1117_86 = zext i15 %add_ln1117_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_86"/></StgValue>
</operation>

<operation id="4433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4341" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:18  %dense_1_weights_V_ad_42 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_86

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_42"/></StgValue>
</operation>

<operation id="4434" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:23  %dense_1_weights_V_lo_42 = load i9* %dense_1_weights_V_ad_42, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_42"/></StgValue>
</operation>

<operation id="4435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:17  %zext_ln1117_88 = zext i15 %add_ln1117_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_88"/></StgValue>
</operation>

<operation id="4436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4391" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:18  %dense_1_weights_V_ad_43 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_88

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_43"/></StgValue>
</operation>

<operation id="4437" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:23  %dense_1_weights_V_lo_43 = load i9* %dense_1_weights_V_ad_43, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_43"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="4438" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:2  %xor_ln785_62 = xor i1 %tmp_285, %and_ln416_30

]]></Node>
<StgValue><ssdm name="xor_ln785_62"/></StgValue>
</operation>

<operation id="4439" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:3  %or_ln785_30 = or i1 %tmp_284, %xor_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln785_30"/></StgValue>
</operation>

<operation id="4440" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:4  %xor_ln785_63 = xor i1 %tmp_280, true

]]></Node>
<StgValue><ssdm name="xor_ln785_63"/></StgValue>
</operation>

<operation id="4441" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:5  %and_ln785_30 = and i1 %or_ln785_30, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="and_ln785_30"/></StgValue>
</operation>

<operation id="4442" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:7  %or_ln786_30 = or i1 %and_ln781_30, %and_ln786_30

]]></Node>
<StgValue><ssdm name="or_ln786_30"/></StgValue>
</operation>

<operation id="4443" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:8  %xor_ln786_35 = xor i1 %or_ln786_30, true

]]></Node>
<StgValue><ssdm name="xor_ln786_35"/></StgValue>
</operation>

<operation id="4444" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:9  %and_ln786_80 = and i1 %tmp_280, %xor_ln786_35

]]></Node>
<StgValue><ssdm name="and_ln786_80"/></StgValue>
</operation>

<operation id="4445" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:10  %or_ln340_100 = or i1 %and_ln786_80, %and_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln340_100"/></StgValue>
</operation>

<operation id="4446" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:11  %or_ln340_101 = or i1 %and_ln786_30, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_101"/></StgValue>
</operation>

<operation id="4447" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:12  %or_ln340_102 = or i1 %or_ln340_101, %and_ln781_30

]]></Node>
<StgValue><ssdm name="or_ln340_102"/></StgValue>
</operation>

<operation id="4448" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:22  %sext_ln1192_62 = sext i14 %phi_ln1116_22 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_62"/></StgValue>
</operation>

<operation id="4449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:24  %sext_ln1192_63 = sext i9 %dense_1_weights_V_lo_31 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_63"/></StgValue>
</operation>

<operation id="4450" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:25  %mul_ln1192_31 = mul i23 %sext_ln1192_62, %sext_ln1192_63

]]></Node>
<StgValue><ssdm name="mul_ln1192_31"/></StgValue>
</operation>

<operation id="4451" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:26  %select_ln340_78 = select i1 %or_ln340_100, i14 8191, i14 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln340_78"/></StgValue>
</operation>

<operation id="4452" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:27  %select_ln388_35 = select i1 %and_ln786_80, i14 -8192, i14 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln388_35"/></StgValue>
</operation>

<operation id="4453" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:28  %select_ln340_79 = select i1 %or_ln340_102, i14 %select_ln340_78, i14 %select_ln388_35

]]></Node>
<StgValue><ssdm name="select_ln340_79"/></StgValue>
</operation>

<operation id="4454" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:29  %shl_ln728_30 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_79, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="4455" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:30  %sext_ln728_31 = sext i22 %shl_ln728_30 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_31"/></StgValue>
</operation>

<operation id="4456" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:31  %add_ln1192_31 = add i23 %sext_ln728_31, %mul_ln1192_31

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="4457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:32  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:33  %trunc_ln708_30 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_31, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="4459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:34  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="4460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:35  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="4461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:36  %zext_ln415_31 = zext i1 %tmp_289 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_31"/></StgValue>
</operation>

<operation id="4462" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:37  %add_ln415_31 = add i14 %trunc_ln708_30, %zext_ln415_31

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="4463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:38  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_31, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="4464" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:39  %xor_ln416_46 = xor i1 %tmp_290, true

]]></Node>
<StgValue><ssdm name="xor_ln416_46"/></StgValue>
</operation>

<operation id="4465" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:40  %and_ln416_31 = and i1 %tmp_288, %xor_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln416_31"/></StgValue>
</operation>

<operation id="4466" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:41  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_31, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="4467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:42  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="4468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv:43  br i1 %and_ln416_31, label %26, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="4470" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_31 = xor i1 %tmp_293, true

]]></Node>
<StgValue><ssdm name="xor_ln779_31"/></StgValue>
</operation>

<operation id="4471" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_23 = and i1 %tmp_292, %xor_ln779_31

]]></Node>
<StgValue><ssdm name="and_ln779_23"/></StgValue>
</operation>

<operation id="4472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:0  %deleted_ones_31 = phi i1 [ %and_ln779_23, %26 ], [ %tmp_292, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.30_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_31"/></StgValue>
</operation>

<operation id="4474" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:1  %and_ln781_31 = and i1 %and_ln416_31, %tmp_292

]]></Node>
<StgValue><ssdm name="and_ln781_31"/></StgValue>
</operation>

<operation id="4475" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:2  %xor_ln785_64 = xor i1 %tmp_292, %and_ln416_31

]]></Node>
<StgValue><ssdm name="xor_ln785_64"/></StgValue>
</operation>

<operation id="4476" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:3  %or_ln785_31 = or i1 %tmp_291, %xor_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln785_31"/></StgValue>
</operation>

<operation id="4477" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:4  %xor_ln785_65 = xor i1 %tmp_287, true

]]></Node>
<StgValue><ssdm name="xor_ln785_65"/></StgValue>
</operation>

<operation id="4478" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:5  %and_ln785_31 = and i1 %or_ln785_31, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="and_ln785_31"/></StgValue>
</operation>

<operation id="4479" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:6  %and_ln786_31 = and i1 %tmp_291, %deleted_ones_31

]]></Node>
<StgValue><ssdm name="and_ln786_31"/></StgValue>
</operation>

<operation id="4480" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:7  %or_ln786_31 = or i1 %and_ln781_31, %and_ln786_31

]]></Node>
<StgValue><ssdm name="or_ln786_31"/></StgValue>
</operation>

<operation id="4481" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:8  %xor_ln786_36 = xor i1 %or_ln786_31, true

]]></Node>
<StgValue><ssdm name="xor_ln786_36"/></StgValue>
</operation>

<operation id="4482" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:9  %and_ln786_81 = and i1 %tmp_287, %xor_ln786_36

]]></Node>
<StgValue><ssdm name="and_ln786_81"/></StgValue>
</operation>

<operation id="4483" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:10  %or_ln340_103 = or i1 %and_ln786_81, %and_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_103"/></StgValue>
</operation>

<operation id="4484" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:11  %or_ln340_104 = or i1 %and_ln786_31, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln340_104"/></StgValue>
</operation>

<operation id="4485" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:12  %or_ln340_105 = or i1 %or_ln340_104, %and_ln781_31

]]></Node>
<StgValue><ssdm name="or_ln340_105"/></StgValue>
</operation>

<operation id="4486" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:13  %select_ln340_36 = select i1 %or_ln340_103, i14 8191, i14 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln340_36"/></StgValue>
</operation>

<operation id="4487" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:14  %select_ln388_36 = select i1 %and_ln786_81, i14 -8192, i14 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln388_36"/></StgValue>
</operation>

<operation id="4488" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.31_ifconv:15  %select_ln340_80 = select i1 %or_ln340_105, i14 %select_ln340_36, i14 %select_ln388_36

]]></Node>
<StgValue><ssdm name="select_ln340_80"/></StgValue>
</operation>

<operation id="4489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:1  %sext_ln1192_64 = sext i14 %phi_ln1116_23 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_64"/></StgValue>
</operation>

<operation id="4490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:3  %sext_ln1192_65 = sext i9 %dense_1_weights_V_lo_32 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_65"/></StgValue>
</operation>

<operation id="4491" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:4  %mul_ln1192_32 = mul i23 %sext_ln1192_64, %sext_ln1192_65

]]></Node>
<StgValue><ssdm name="mul_ln1192_32"/></StgValue>
</operation>

<operation id="4492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:5  %shl_ln728_31 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_80, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="4493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:6  %sext_ln728_32 = sext i22 %shl_ln728_31 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_32"/></StgValue>
</operation>

<operation id="4494" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:7  %add_ln1192_32 = add i23 %sext_ln728_32, %mul_ln1192_32

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="4495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:8  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="4496" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:9  %trunc_ln708_31 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_32, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="4497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:11  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:18  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4499" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:23  %dense_1_weights_V_lo_42 = load i9* %dense_1_weights_V_ad_42, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_42"/></StgValue>
</operation>

<operation id="4500" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:23  %dense_1_weights_V_lo_43 = load i9* %dense_1_weights_V_ad_43, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_43"/></StgValue>
</operation>

<operation id="4501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4440" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:17  %zext_ln1117_90 = zext i15 %add_ln1117_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_90"/></StgValue>
</operation>

<operation id="4502" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4441" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:18  %dense_1_weights_V_ad_44 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_90

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_44"/></StgValue>
</operation>

<operation id="4503" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:23  %dense_1_weights_V_lo_44 = load i9* %dense_1_weights_V_ad_44, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_44"/></StgValue>
</operation>

<operation id="4504" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:17  %zext_ln1117_92 = zext i15 %add_ln1117_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_92"/></StgValue>
</operation>

<operation id="4505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:18  %dense_1_weights_V_ad_45 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_92

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_45"/></StgValue>
</operation>

<operation id="4506" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:23  %dense_1_weights_V_lo_45 = load i9* %dense_1_weights_V_ad_45, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_45"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="4507" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:10  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="4508" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:12  %zext_ln415_32 = zext i1 %tmp_296 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="4509" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:13  %add_ln415_32 = add i14 %trunc_ln708_31, %zext_ln415_32

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="4510" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:14  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_32, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4511" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:15  %xor_ln416_47 = xor i1 %tmp_297, true

]]></Node>
<StgValue><ssdm name="xor_ln416_47"/></StgValue>
</operation>

<operation id="4512" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:16  %and_ln416_32 = and i1 %tmp_295, %xor_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln416_32"/></StgValue>
</operation>

<operation id="4513" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:17  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_32, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="4514" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934:19  br i1 %and_ln416_32, label %27, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="4516" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_32 = xor i1 %tmp_300, true

]]></Node>
<StgValue><ssdm name="xor_ln779_32"/></StgValue>
</operation>

<operation id="4517" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_24 = and i1 %tmp_299, %xor_ln779_32

]]></Node>
<StgValue><ssdm name="and_ln779_24"/></StgValue>
</operation>

<operation id="4518" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4519" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:0  %deleted_ones_32 = phi i1 [ %and_ln779_24, %27 ], [ %tmp_299, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.311934 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_32"/></StgValue>
</operation>

<operation id="4520" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:1  %and_ln781_32 = and i1 %and_ln416_32, %tmp_299

]]></Node>
<StgValue><ssdm name="and_ln781_32"/></StgValue>
</operation>

<operation id="4521" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:2  %xor_ln785_66 = xor i1 %tmp_299, %and_ln416_32

]]></Node>
<StgValue><ssdm name="xor_ln785_66"/></StgValue>
</operation>

<operation id="4522" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:3  %or_ln785_32 = or i1 %tmp_298, %xor_ln785_66

]]></Node>
<StgValue><ssdm name="or_ln785_32"/></StgValue>
</operation>

<operation id="4523" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:4  %xor_ln785_67 = xor i1 %tmp_294, true

]]></Node>
<StgValue><ssdm name="xor_ln785_67"/></StgValue>
</operation>

<operation id="4524" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:5  %and_ln785_32 = and i1 %or_ln785_32, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="and_ln785_32"/></StgValue>
</operation>

<operation id="4525" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:6  %and_ln786_32 = and i1 %tmp_298, %deleted_ones_32

]]></Node>
<StgValue><ssdm name="and_ln786_32"/></StgValue>
</operation>

<operation id="4526" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:7  %or_ln786_32 = or i1 %and_ln781_32, %and_ln786_32

]]></Node>
<StgValue><ssdm name="or_ln786_32"/></StgValue>
</operation>

<operation id="4527" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:8  %xor_ln786_37 = xor i1 %or_ln786_32, true

]]></Node>
<StgValue><ssdm name="xor_ln786_37"/></StgValue>
</operation>

<operation id="4528" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:9  %and_ln786_82 = and i1 %tmp_294, %xor_ln786_37

]]></Node>
<StgValue><ssdm name="and_ln786_82"/></StgValue>
</operation>

<operation id="4529" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:10  %or_ln340_106 = or i1 %and_ln786_82, %and_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln340_106"/></StgValue>
</operation>

<operation id="4530" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:11  %or_ln340_107 = or i1 %and_ln786_32, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln340_107"/></StgValue>
</operation>

<operation id="4531" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:12  %or_ln340_108 = or i1 %or_ln340_107, %and_ln781_32

]]></Node>
<StgValue><ssdm name="or_ln340_108"/></StgValue>
</operation>

<operation id="4532" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:13  %select_ln340_37 = select i1 %or_ln340_106, i14 8191, i14 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln340_37"/></StgValue>
</operation>

<operation id="4533" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:14  %select_ln388_37 = select i1 %and_ln786_82, i14 -8192, i14 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln388_37"/></StgValue>
</operation>

<operation id="4534" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.32_ifconv:15  %select_ln340_81 = select i1 %or_ln340_108, i14 %select_ln340_37, i14 %select_ln388_37

]]></Node>
<StgValue><ssdm name="select_ln340_81"/></StgValue>
</operation>

<operation id="4535" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:1  %sext_ln1192_66 = sext i14 %phi_ln1116_24 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_66"/></StgValue>
</operation>

<operation id="4536" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:3  %sext_ln1192_67 = sext i9 %dense_1_weights_V_lo_33 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_67"/></StgValue>
</operation>

<operation id="4537" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:4  %mul_ln1192_33 = mul i23 %sext_ln1192_66, %sext_ln1192_67

]]></Node>
<StgValue><ssdm name="mul_ln1192_33"/></StgValue>
</operation>

<operation id="4538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:5  %shl_ln728_32 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_81, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="4539" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:6  %sext_ln728_33 = sext i22 %shl_ln728_32 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_33"/></StgValue>
</operation>

<operation id="4540" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:7  %add_ln1192_33 = add i23 %sext_ln728_33, %mul_ln1192_33

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="4541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:8  %tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:9  %trunc_ln708_32 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_33, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="4543" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:10  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="4544" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:11  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="4545" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:12  %zext_ln415_33 = zext i1 %tmp_303 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="4546" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:13  %add_ln415_33 = add i14 %trunc_ln708_32, %zext_ln415_33

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="4547" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:14  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_33, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4548" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:15  %xor_ln416_48 = xor i1 %tmp_304, true

]]></Node>
<StgValue><ssdm name="xor_ln416_48"/></StgValue>
</operation>

<operation id="4549" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:16  %and_ln416_33 = and i1 %tmp_302, %xor_ln416_48

]]></Node>
<StgValue><ssdm name="and_ln416_33"/></StgValue>
</operation>

<operation id="4550" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:17  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_33, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="4551" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:18  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="4552" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829:19  br i1 %and_ln416_33, label %28, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4553" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4554" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_33 = xor i1 %tmp_307, true

]]></Node>
<StgValue><ssdm name="xor_ln779_33"/></StgValue>
</operation>

<operation id="4555" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_25 = and i1 %tmp_306, %xor_ln779_33

]]></Node>
<StgValue><ssdm name="and_ln779_25"/></StgValue>
</operation>

<operation id="4556" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4557" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:0  %deleted_ones_33 = phi i1 [ %and_ln779_25, %28 ], [ %tmp_306, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.321829 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_33"/></StgValue>
</operation>

<operation id="4558" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:1  %and_ln781_33 = and i1 %and_ln416_33, %tmp_306

]]></Node>
<StgValue><ssdm name="and_ln781_33"/></StgValue>
</operation>

<operation id="4559" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:6  %and_ln786_33 = and i1 %tmp_305, %deleted_ones_33

]]></Node>
<StgValue><ssdm name="and_ln786_33"/></StgValue>
</operation>

<operation id="4560" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:23  %dense_1_weights_V_lo_44 = load i9* %dense_1_weights_V_ad_44, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_44"/></StgValue>
</operation>

<operation id="4561" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:23  %dense_1_weights_V_lo_45 = load i9* %dense_1_weights_V_ad_45, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_45"/></StgValue>
</operation>

<operation id="4562" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:17  %zext_ln1117_94 = zext i15 %add_ln1117_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_94"/></StgValue>
</operation>

<operation id="4563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:18  %dense_1_weights_V_ad_46 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_94

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_46"/></StgValue>
</operation>

<operation id="4564" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:23  %dense_1_weights_V_lo_46 = load i9* %dense_1_weights_V_ad_46, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_46"/></StgValue>
</operation>

<operation id="4565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:17  %zext_ln1117_96 = zext i15 %add_ln1117_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_96"/></StgValue>
</operation>

<operation id="4566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4591" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:18  %dense_1_weights_V_ad_47 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_96

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad_47"/></StgValue>
</operation>

<operation id="4567" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4596" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:23  %dense_1_weights_V_lo_47 = load i9* %dense_1_weights_V_ad_47, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_47"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="4568" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:2  %xor_ln785_68 = xor i1 %tmp_306, %and_ln416_33

]]></Node>
<StgValue><ssdm name="xor_ln785_68"/></StgValue>
</operation>

<operation id="4569" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:3  %or_ln785_33 = or i1 %tmp_305, %xor_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln785_33"/></StgValue>
</operation>

<operation id="4570" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:4  %xor_ln785_69 = xor i1 %tmp_301, true

]]></Node>
<StgValue><ssdm name="xor_ln785_69"/></StgValue>
</operation>

<operation id="4571" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:5  %and_ln785_33 = and i1 %or_ln785_33, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="and_ln785_33"/></StgValue>
</operation>

<operation id="4572" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:7  %or_ln786_33 = or i1 %and_ln781_33, %and_ln786_33

]]></Node>
<StgValue><ssdm name="or_ln786_33"/></StgValue>
</operation>

<operation id="4573" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:8  %xor_ln786_38 = xor i1 %or_ln786_33, true

]]></Node>
<StgValue><ssdm name="xor_ln786_38"/></StgValue>
</operation>

<operation id="4574" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:9  %and_ln786_83 = and i1 %tmp_301, %xor_ln786_38

]]></Node>
<StgValue><ssdm name="and_ln786_83"/></StgValue>
</operation>

<operation id="4575" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:10  %or_ln340_109 = or i1 %and_ln786_83, %and_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_109"/></StgValue>
</operation>

<operation id="4576" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:11  %or_ln340_110 = or i1 %and_ln786_33, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln340_110"/></StgValue>
</operation>

<operation id="4577" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:12  %or_ln340_111 = or i1 %or_ln340_110, %and_ln781_33

]]></Node>
<StgValue><ssdm name="or_ln340_111"/></StgValue>
</operation>

<operation id="4578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:22  %sext_ln1192_68 = sext i14 %phi_ln1116_25 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_68"/></StgValue>
</operation>

<operation id="4579" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:24  %sext_ln1192_69 = sext i9 %dense_1_weights_V_lo_34 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_69"/></StgValue>
</operation>

<operation id="4580" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:25  %mul_ln1192_34 = mul i23 %sext_ln1192_68, %sext_ln1192_69

]]></Node>
<StgValue><ssdm name="mul_ln1192_34"/></StgValue>
</operation>

<operation id="4581" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:26  %select_ln340_82 = select i1 %or_ln340_109, i14 8191, i14 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln340_82"/></StgValue>
</operation>

<operation id="4582" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:27  %select_ln388_38 = select i1 %and_ln786_83, i14 -8192, i14 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln388_38"/></StgValue>
</operation>

<operation id="4583" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:28  %select_ln340_83 = select i1 %or_ln340_111, i14 %select_ln340_82, i14 %select_ln388_38

]]></Node>
<StgValue><ssdm name="select_ln340_83"/></StgValue>
</operation>

<operation id="4584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:29  %shl_ln728_33 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_83, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="4585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:30  %sext_ln728_34 = sext i22 %shl_ln728_33 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_34"/></StgValue>
</operation>

<operation id="4586" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:31  %add_ln1192_34 = add i23 %sext_ln728_34, %mul_ln1192_34

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="4587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:32  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="4588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:33  %trunc_ln708_33 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_34, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="4589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:34  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="4590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:35  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="4591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:36  %zext_ln415_34 = zext i1 %tmp_310 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="4592" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:37  %add_ln415_34 = add i14 %trunc_ln708_33, %zext_ln415_34

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="4593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:38  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_34, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="4594" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:39  %xor_ln416_49 = xor i1 %tmp_311, true

]]></Node>
<StgValue><ssdm name="xor_ln416_49"/></StgValue>
</operation>

<operation id="4595" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:40  %and_ln416_34 = and i1 %tmp_309, %xor_ln416_49

]]></Node>
<StgValue><ssdm name="and_ln416_34"/></StgValue>
</operation>

<operation id="4596" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:41  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_34, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="4597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:42  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="4598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv:43  br i1 %and_ln416_34, label %29, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="4600" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_34 = xor i1 %tmp_314, true

]]></Node>
<StgValue><ssdm name="xor_ln779_34"/></StgValue>
</operation>

<operation id="4601" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_26 = and i1 %tmp_313, %xor_ln779_34

]]></Node>
<StgValue><ssdm name="and_ln779_26"/></StgValue>
</operation>

<operation id="4602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:0  %deleted_ones_34 = phi i1 [ %and_ln779_26, %29 ], [ %tmp_313, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.33_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_34"/></StgValue>
</operation>

<operation id="4604" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:1  %and_ln781_34 = and i1 %and_ln416_34, %tmp_313

]]></Node>
<StgValue><ssdm name="and_ln781_34"/></StgValue>
</operation>

<operation id="4605" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:2  %xor_ln785_70 = xor i1 %tmp_313, %and_ln416_34

]]></Node>
<StgValue><ssdm name="xor_ln785_70"/></StgValue>
</operation>

<operation id="4606" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:3  %or_ln785_34 = or i1 %tmp_312, %xor_ln785_70

]]></Node>
<StgValue><ssdm name="or_ln785_34"/></StgValue>
</operation>

<operation id="4607" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:4  %xor_ln785_71 = xor i1 %tmp_308, true

]]></Node>
<StgValue><ssdm name="xor_ln785_71"/></StgValue>
</operation>

<operation id="4608" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:5  %and_ln785_34 = and i1 %or_ln785_34, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="and_ln785_34"/></StgValue>
</operation>

<operation id="4609" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:6  %and_ln786_34 = and i1 %tmp_312, %deleted_ones_34

]]></Node>
<StgValue><ssdm name="and_ln786_34"/></StgValue>
</operation>

<operation id="4610" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:7  %or_ln786_34 = or i1 %and_ln781_34, %and_ln786_34

]]></Node>
<StgValue><ssdm name="or_ln786_34"/></StgValue>
</operation>

<operation id="4611" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:8  %xor_ln786_39 = xor i1 %or_ln786_34, true

]]></Node>
<StgValue><ssdm name="xor_ln786_39"/></StgValue>
</operation>

<operation id="4612" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:9  %and_ln786_84 = and i1 %tmp_308, %xor_ln786_39

]]></Node>
<StgValue><ssdm name="and_ln786_84"/></StgValue>
</operation>

<operation id="4613" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:10  %or_ln340_112 = or i1 %and_ln786_84, %and_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln340_112"/></StgValue>
</operation>

<operation id="4614" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:11  %or_ln340_113 = or i1 %and_ln786_34, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="or_ln340_113"/></StgValue>
</operation>

<operation id="4615" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:12  %or_ln340_114 = or i1 %or_ln340_113, %and_ln781_34

]]></Node>
<StgValue><ssdm name="or_ln340_114"/></StgValue>
</operation>

<operation id="4616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:22  %sext_ln1192_70 = sext i14 %phi_ln1116_26 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_70"/></StgValue>
</operation>

<operation id="4617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:24  %sext_ln1192_71 = sext i9 %dense_1_weights_V_lo_35 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_71"/></StgValue>
</operation>

<operation id="4618" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:25  %mul_ln1192_35 = mul i23 %sext_ln1192_70, %sext_ln1192_71

]]></Node>
<StgValue><ssdm name="mul_ln1192_35"/></StgValue>
</operation>

<operation id="4619" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:26  %select_ln340_84 = select i1 %or_ln340_112, i14 8191, i14 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln340_84"/></StgValue>
</operation>

<operation id="4620" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:27  %select_ln388_39 = select i1 %and_ln786_84, i14 -8192, i14 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln388_39"/></StgValue>
</operation>

<operation id="4621" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:28  %select_ln340_85 = select i1 %or_ln340_114, i14 %select_ln340_84, i14 %select_ln388_39

]]></Node>
<StgValue><ssdm name="select_ln340_85"/></StgValue>
</operation>

<operation id="4622" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:29  %shl_ln728_34 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_85, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="4623" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:30  %sext_ln728_35 = sext i22 %shl_ln728_34 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_35"/></StgValue>
</operation>

<operation id="4624" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:31  %add_ln1192_35 = add i23 %sext_ln728_35, %mul_ln1192_35

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="4625" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:32  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="4626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:33  %trunc_ln708_34 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_35, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="4627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:35  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="4628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:42  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="4629" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:23  %dense_1_weights_V_lo_46 = load i9* %dense_1_weights_V_ad_46, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_46"/></StgValue>
</operation>

<operation id="4630" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4596" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:23  %dense_1_weights_V_lo_47 = load i9* %dense_1_weights_V_ad_47, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_47"/></StgValue>
</operation>

<operation id="4631" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:2  %dense_1_weights_V_lo_48 = load i9* %dense_1_weights_V_ad_48, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_48"/></StgValue>
</operation>

<operation id="4632" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:2  %dense_1_weights_V_lo_49 = load i9* %dense_1_weights_V_ad_49, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_49"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="4633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:34  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="4634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:36  %zext_ln415_35 = zext i1 %tmp_317 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="4635" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:37  %add_ln415_35 = add i14 %trunc_ln708_34, %zext_ln415_35

]]></Node>
<StgValue><ssdm name="add_ln415_35"/></StgValue>
</operation>

<operation id="4636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:38  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_35, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="4637" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:39  %xor_ln416_50 = xor i1 %tmp_318, true

]]></Node>
<StgValue><ssdm name="xor_ln416_50"/></StgValue>
</operation>

<operation id="4638" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:40  %and_ln416_35 = and i1 %tmp_316, %xor_ln416_50

]]></Node>
<StgValue><ssdm name="and_ln416_35"/></StgValue>
</operation>

<operation id="4639" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:41  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_35, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="4640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv:43  br i1 %and_ln416_35, label %30, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="4642" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_35 = xor i1 %tmp_321, true

]]></Node>
<StgValue><ssdm name="xor_ln779_35"/></StgValue>
</operation>

<operation id="4643" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_27 = and i1 %tmp_320, %xor_ln779_35

]]></Node>
<StgValue><ssdm name="and_ln779_27"/></StgValue>
</operation>

<operation id="4644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:0  %deleted_ones_35 = phi i1 [ %and_ln779_27, %30 ], [ %tmp_320, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.34_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_35"/></StgValue>
</operation>

<operation id="4646" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:1  %and_ln781_35 = and i1 %and_ln416_35, %tmp_320

]]></Node>
<StgValue><ssdm name="and_ln781_35"/></StgValue>
</operation>

<operation id="4647" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:2  %xor_ln785_72 = xor i1 %tmp_320, %and_ln416_35

]]></Node>
<StgValue><ssdm name="xor_ln785_72"/></StgValue>
</operation>

<operation id="4648" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:3  %or_ln785_35 = or i1 %tmp_319, %xor_ln785_72

]]></Node>
<StgValue><ssdm name="or_ln785_35"/></StgValue>
</operation>

<operation id="4649" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:4  %xor_ln785_73 = xor i1 %tmp_315, true

]]></Node>
<StgValue><ssdm name="xor_ln785_73"/></StgValue>
</operation>

<operation id="4650" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:5  %and_ln785_35 = and i1 %or_ln785_35, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="and_ln785_35"/></StgValue>
</operation>

<operation id="4651" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:6  %and_ln786_35 = and i1 %tmp_319, %deleted_ones_35

]]></Node>
<StgValue><ssdm name="and_ln786_35"/></StgValue>
</operation>

<operation id="4652" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:7  %or_ln786_35 = or i1 %and_ln781_35, %and_ln786_35

]]></Node>
<StgValue><ssdm name="or_ln786_35"/></StgValue>
</operation>

<operation id="4653" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:8  %xor_ln786_40 = xor i1 %or_ln786_35, true

]]></Node>
<StgValue><ssdm name="xor_ln786_40"/></StgValue>
</operation>

<operation id="4654" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:9  %and_ln786_85 = and i1 %tmp_315, %xor_ln786_40

]]></Node>
<StgValue><ssdm name="and_ln786_85"/></StgValue>
</operation>

<operation id="4655" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:10  %or_ln340_115 = or i1 %and_ln786_85, %and_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_115"/></StgValue>
</operation>

<operation id="4656" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:11  %or_ln340_116 = or i1 %and_ln786_35, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="or_ln340_116"/></StgValue>
</operation>

<operation id="4657" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:12  %or_ln340_117 = or i1 %or_ln340_116, %and_ln781_35

]]></Node>
<StgValue><ssdm name="or_ln340_117"/></StgValue>
</operation>

<operation id="4658" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:22  %sext_ln1192_72 = sext i14 %phi_ln1116_27 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_72"/></StgValue>
</operation>

<operation id="4659" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:24  %sext_ln1192_73 = sext i9 %dense_1_weights_V_lo_36 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_73"/></StgValue>
</operation>

<operation id="4660" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:25  %mul_ln1192_36 = mul i23 %sext_ln1192_72, %sext_ln1192_73

]]></Node>
<StgValue><ssdm name="mul_ln1192_36"/></StgValue>
</operation>

<operation id="4661" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:26  %select_ln340_86 = select i1 %or_ln340_115, i14 8191, i14 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln340_86"/></StgValue>
</operation>

<operation id="4662" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:27  %select_ln388_40 = select i1 %and_ln786_85, i14 -8192, i14 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln388_40"/></StgValue>
</operation>

<operation id="4663" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:28  %select_ln340_87 = select i1 %or_ln340_117, i14 %select_ln340_86, i14 %select_ln388_40

]]></Node>
<StgValue><ssdm name="select_ln340_87"/></StgValue>
</operation>

<operation id="4664" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:29  %shl_ln728_35 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_87, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="4665" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:30  %sext_ln728_36 = sext i22 %shl_ln728_35 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_36"/></StgValue>
</operation>

<operation id="4666" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:31  %add_ln1192_36 = add i23 %sext_ln728_36, %mul_ln1192_36

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="4667" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:32  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="4668" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:33  %trunc_ln708_35 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_36, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="4669" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:34  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="4670" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:35  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="4671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:36  %zext_ln415_36 = zext i1 %tmp_324 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="4672" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:37  %add_ln415_36 = add i14 %trunc_ln708_35, %zext_ln415_36

]]></Node>
<StgValue><ssdm name="add_ln415_36"/></StgValue>
</operation>

<operation id="4673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:38  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_36, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4674" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:39  %xor_ln416_51 = xor i1 %tmp_325, true

]]></Node>
<StgValue><ssdm name="xor_ln416_51"/></StgValue>
</operation>

<operation id="4675" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:40  %and_ln416_36 = and i1 %tmp_323, %xor_ln416_51

]]></Node>
<StgValue><ssdm name="and_ln416_36"/></StgValue>
</operation>

<operation id="4676" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:41  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_36, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="4677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:42  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="4678" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv:43  br i1 %and_ln416_36, label %31, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="4680" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_36 = xor i1 %tmp_328, true

]]></Node>
<StgValue><ssdm name="xor_ln779_36"/></StgValue>
</operation>

<operation id="4681" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_28 = and i1 %tmp_327, %xor_ln779_36

]]></Node>
<StgValue><ssdm name="and_ln779_28"/></StgValue>
</operation>

<operation id="4682" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:0  %deleted_ones_36 = phi i1 [ %and_ln779_28, %31 ], [ %tmp_327, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.35_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_36"/></StgValue>
</operation>

<operation id="4684" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:1  %and_ln781_36 = and i1 %and_ln416_36, %tmp_327

]]></Node>
<StgValue><ssdm name="and_ln781_36"/></StgValue>
</operation>

<operation id="4685" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:6  %and_ln786_36 = and i1 %tmp_326, %deleted_ones_36

]]></Node>
<StgValue><ssdm name="and_ln786_36"/></StgValue>
</operation>

<operation id="4686" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:2  %dense_1_weights_V_lo_48 = load i9* %dense_1_weights_V_ad_48, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_48"/></StgValue>
</operation>

<operation id="4687" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:2  %dense_1_weights_V_lo_49 = load i9* %dense_1_weights_V_ad_49, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo_49"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="4688" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:2  %xor_ln785_74 = xor i1 %tmp_327, %and_ln416_36

]]></Node>
<StgValue><ssdm name="xor_ln785_74"/></StgValue>
</operation>

<operation id="4689" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:3  %or_ln785_36 = or i1 %tmp_326, %xor_ln785_74

]]></Node>
<StgValue><ssdm name="or_ln785_36"/></StgValue>
</operation>

<operation id="4690" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:4  %xor_ln785_75 = xor i1 %tmp_322, true

]]></Node>
<StgValue><ssdm name="xor_ln785_75"/></StgValue>
</operation>

<operation id="4691" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:5  %and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="and_ln785_36"/></StgValue>
</operation>

<operation id="4692" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:7  %or_ln786_36 = or i1 %and_ln781_36, %and_ln786_36

]]></Node>
<StgValue><ssdm name="or_ln786_36"/></StgValue>
</operation>

<operation id="4693" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:8  %xor_ln786_41 = xor i1 %or_ln786_36, true

]]></Node>
<StgValue><ssdm name="xor_ln786_41"/></StgValue>
</operation>

<operation id="4694" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:9  %and_ln786_86 = and i1 %tmp_322, %xor_ln786_41

]]></Node>
<StgValue><ssdm name="and_ln786_86"/></StgValue>
</operation>

<operation id="4695" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:10  %or_ln340_118 = or i1 %and_ln786_86, %and_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln340_118"/></StgValue>
</operation>

<operation id="4696" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:11  %or_ln340_119 = or i1 %and_ln786_36, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="or_ln340_119"/></StgValue>
</operation>

<operation id="4697" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:12  %or_ln340_120 = or i1 %or_ln340_119, %and_ln781_36

]]></Node>
<StgValue><ssdm name="or_ln340_120"/></StgValue>
</operation>

<operation id="4698" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:22  %sext_ln1192_74 = sext i14 %phi_ln1116_28 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_74"/></StgValue>
</operation>

<operation id="4699" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:24  %sext_ln1192_75 = sext i9 %dense_1_weights_V_lo_37 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_75"/></StgValue>
</operation>

<operation id="4700" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:25  %mul_ln1192_37 = mul i23 %sext_ln1192_74, %sext_ln1192_75

]]></Node>
<StgValue><ssdm name="mul_ln1192_37"/></StgValue>
</operation>

<operation id="4701" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:26  %select_ln340_88 = select i1 %or_ln340_118, i14 8191, i14 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln340_88"/></StgValue>
</operation>

<operation id="4702" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:27  %select_ln388_41 = select i1 %and_ln786_86, i14 -8192, i14 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln388_41"/></StgValue>
</operation>

<operation id="4703" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:28  %select_ln340_89 = select i1 %or_ln340_120, i14 %select_ln340_88, i14 %select_ln388_41

]]></Node>
<StgValue><ssdm name="select_ln340_89"/></StgValue>
</operation>

<operation id="4704" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:29  %shl_ln728_36 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_89, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="4705" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:30  %sext_ln728_37 = sext i22 %shl_ln728_36 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_37"/></StgValue>
</operation>

<operation id="4706" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:31  %add_ln1192_37 = add i23 %sext_ln728_37, %mul_ln1192_37

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="4707" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:32  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="4708" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:33  %trunc_ln708_36 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_37, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="4709" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:34  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="4710" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:35  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="4711" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:36  %zext_ln415_37 = zext i1 %tmp_331 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="4712" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:37  %add_ln415_37 = add i14 %trunc_ln708_36, %zext_ln415_37

]]></Node>
<StgValue><ssdm name="add_ln415_37"/></StgValue>
</operation>

<operation id="4713" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:38  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_37, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="4714" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:39  %xor_ln416_52 = xor i1 %tmp_332, true

]]></Node>
<StgValue><ssdm name="xor_ln416_52"/></StgValue>
</operation>

<operation id="4715" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:40  %and_ln416_37 = and i1 %tmp_330, %xor_ln416_52

]]></Node>
<StgValue><ssdm name="and_ln416_37"/></StgValue>
</operation>

<operation id="4716" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:41  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_37, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="4717" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:42  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="4718" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv:43  br i1 %and_ln416_37, label %32, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4719" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="4720" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_37 = xor i1 %tmp_335, true

]]></Node>
<StgValue><ssdm name="xor_ln779_37"/></StgValue>
</operation>

<operation id="4721" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_29 = and i1 %tmp_334, %xor_ln779_37

]]></Node>
<StgValue><ssdm name="and_ln779_29"/></StgValue>
</operation>

<operation id="4722" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4723" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:0  %deleted_ones_37 = phi i1 [ %and_ln779_29, %32 ], [ %tmp_334, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.36_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_37"/></StgValue>
</operation>

<operation id="4724" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:1  %and_ln781_37 = and i1 %and_ln416_37, %tmp_334

]]></Node>
<StgValue><ssdm name="and_ln781_37"/></StgValue>
</operation>

<operation id="4725" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:2  %xor_ln785_76 = xor i1 %tmp_334, %and_ln416_37

]]></Node>
<StgValue><ssdm name="xor_ln785_76"/></StgValue>
</operation>

<operation id="4726" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:3  %or_ln785_37 = or i1 %tmp_333, %xor_ln785_76

]]></Node>
<StgValue><ssdm name="or_ln785_37"/></StgValue>
</operation>

<operation id="4727" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:4  %xor_ln785_77 = xor i1 %tmp_329, true

]]></Node>
<StgValue><ssdm name="xor_ln785_77"/></StgValue>
</operation>

<operation id="4728" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:5  %and_ln785_37 = and i1 %or_ln785_37, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="and_ln785_37"/></StgValue>
</operation>

<operation id="4729" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:6  %and_ln786_37 = and i1 %tmp_333, %deleted_ones_37

]]></Node>
<StgValue><ssdm name="and_ln786_37"/></StgValue>
</operation>

<operation id="4730" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:7  %or_ln786_37 = or i1 %and_ln781_37, %and_ln786_37

]]></Node>
<StgValue><ssdm name="or_ln786_37"/></StgValue>
</operation>

<operation id="4731" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:8  %xor_ln786_42 = xor i1 %or_ln786_37, true

]]></Node>
<StgValue><ssdm name="xor_ln786_42"/></StgValue>
</operation>

<operation id="4732" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:9  %and_ln786_87 = and i1 %tmp_329, %xor_ln786_42

]]></Node>
<StgValue><ssdm name="and_ln786_87"/></StgValue>
</operation>

<operation id="4733" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:10  %or_ln340_121 = or i1 %and_ln786_87, %and_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_121"/></StgValue>
</operation>

<operation id="4734" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:11  %or_ln340_122 = or i1 %and_ln786_37, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="or_ln340_122"/></StgValue>
</operation>

<operation id="4735" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:12  %or_ln340_123 = or i1 %or_ln340_122, %and_ln781_37

]]></Node>
<StgValue><ssdm name="or_ln340_123"/></StgValue>
</operation>

<operation id="4736" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:22  %sext_ln1192_76 = sext i14 %phi_ln1116_29 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_76"/></StgValue>
</operation>

<operation id="4737" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:24  %sext_ln1192_77 = sext i9 %dense_1_weights_V_lo_38 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_77"/></StgValue>
</operation>

<operation id="4738" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:25  %mul_ln1192_38 = mul i23 %sext_ln1192_76, %sext_ln1192_77

]]></Node>
<StgValue><ssdm name="mul_ln1192_38"/></StgValue>
</operation>

<operation id="4739" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:26  %select_ln340_90 = select i1 %or_ln340_121, i14 8191, i14 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln340_90"/></StgValue>
</operation>

<operation id="4740" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:27  %select_ln388_42 = select i1 %and_ln786_87, i14 -8192, i14 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln388_42"/></StgValue>
</operation>

<operation id="4741" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:28  %select_ln340_91 = select i1 %or_ln340_123, i14 %select_ln340_90, i14 %select_ln388_42

]]></Node>
<StgValue><ssdm name="select_ln340_91"/></StgValue>
</operation>

<operation id="4742" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:29  %shl_ln728_37 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_91, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="4743" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:30  %sext_ln728_38 = sext i22 %shl_ln728_37 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_38"/></StgValue>
</operation>

<operation id="4744" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:31  %add_ln1192_38 = add i23 %sext_ln728_38, %mul_ln1192_38

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="4745" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:32  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="4746" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:33  %trunc_ln708_37 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_38, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="4747" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:35  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="4748" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:42  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="4749" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:34  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="4750" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:36  %zext_ln415_38 = zext i1 %tmp_338 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="4751" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:37  %add_ln415_38 = add i14 %trunc_ln708_37, %zext_ln415_38

]]></Node>
<StgValue><ssdm name="add_ln415_38"/></StgValue>
</operation>

<operation id="4752" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:38  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_38, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="4753" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:39  %xor_ln416_53 = xor i1 %tmp_339, true

]]></Node>
<StgValue><ssdm name="xor_ln416_53"/></StgValue>
</operation>

<operation id="4754" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:40  %and_ln416_38 = and i1 %tmp_337, %xor_ln416_53

]]></Node>
<StgValue><ssdm name="and_ln416_38"/></StgValue>
</operation>

<operation id="4755" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:41  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_38, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="4756" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv:43  br i1 %and_ln416_38, label %33, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4757" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="4758" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_38 = xor i1 %tmp_342, true

]]></Node>
<StgValue><ssdm name="xor_ln779_38"/></StgValue>
</operation>

<operation id="4759" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_30 = and i1 %tmp_341, %xor_ln779_38

]]></Node>
<StgValue><ssdm name="and_ln779_30"/></StgValue>
</operation>

<operation id="4760" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4761" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:0  %deleted_ones_38 = phi i1 [ %and_ln779_30, %33 ], [ %tmp_341, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.37_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_38"/></StgValue>
</operation>

<operation id="4762" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:1  %and_ln781_38 = and i1 %and_ln416_38, %tmp_341

]]></Node>
<StgValue><ssdm name="and_ln781_38"/></StgValue>
</operation>

<operation id="4763" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:2  %xor_ln785_78 = xor i1 %tmp_341, %and_ln416_38

]]></Node>
<StgValue><ssdm name="xor_ln785_78"/></StgValue>
</operation>

<operation id="4764" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:3  %or_ln785_38 = or i1 %tmp_340, %xor_ln785_78

]]></Node>
<StgValue><ssdm name="or_ln785_38"/></StgValue>
</operation>

<operation id="4765" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:4  %xor_ln785_79 = xor i1 %tmp_336, true

]]></Node>
<StgValue><ssdm name="xor_ln785_79"/></StgValue>
</operation>

<operation id="4766" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:5  %and_ln785_38 = and i1 %or_ln785_38, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="and_ln785_38"/></StgValue>
</operation>

<operation id="4767" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:6  %and_ln786_38 = and i1 %tmp_340, %deleted_ones_38

]]></Node>
<StgValue><ssdm name="and_ln786_38"/></StgValue>
</operation>

<operation id="4768" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:7  %or_ln786_38 = or i1 %and_ln781_38, %and_ln786_38

]]></Node>
<StgValue><ssdm name="or_ln786_38"/></StgValue>
</operation>

<operation id="4769" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:8  %xor_ln786_43 = xor i1 %or_ln786_38, true

]]></Node>
<StgValue><ssdm name="xor_ln786_43"/></StgValue>
</operation>

<operation id="4770" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:9  %and_ln786_88 = and i1 %tmp_336, %xor_ln786_43

]]></Node>
<StgValue><ssdm name="and_ln786_88"/></StgValue>
</operation>

<operation id="4771" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:10  %or_ln340_124 = or i1 %and_ln786_88, %and_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln340_124"/></StgValue>
</operation>

<operation id="4772" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:11  %or_ln340_125 = or i1 %and_ln786_38, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="or_ln340_125"/></StgValue>
</operation>

<operation id="4773" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:12  %or_ln340_126 = or i1 %or_ln340_125, %and_ln781_38

]]></Node>
<StgValue><ssdm name="or_ln340_126"/></StgValue>
</operation>

<operation id="4774" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:22  %sext_ln1192_78 = sext i14 %phi_ln1116_30 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_78"/></StgValue>
</operation>

<operation id="4775" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:24  %sext_ln1192_79 = sext i9 %dense_1_weights_V_lo_39 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_79"/></StgValue>
</operation>

<operation id="4776" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:25  %mul_ln1192_39 = mul i23 %sext_ln1192_78, %sext_ln1192_79

]]></Node>
<StgValue><ssdm name="mul_ln1192_39"/></StgValue>
</operation>

<operation id="4777" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:26  %select_ln340_92 = select i1 %or_ln340_124, i14 8191, i14 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln340_92"/></StgValue>
</operation>

<operation id="4778" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:27  %select_ln388_43 = select i1 %and_ln786_88, i14 -8192, i14 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln388_43"/></StgValue>
</operation>

<operation id="4779" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:28  %select_ln340_93 = select i1 %or_ln340_126, i14 %select_ln340_92, i14 %select_ln388_43

]]></Node>
<StgValue><ssdm name="select_ln340_93"/></StgValue>
</operation>

<operation id="4780" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:29  %shl_ln728_38 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_93, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="4781" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:30  %sext_ln728_39 = sext i22 %shl_ln728_38 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_39"/></StgValue>
</operation>

<operation id="4782" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:31  %add_ln1192_39 = add i23 %sext_ln728_39, %mul_ln1192_39

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="4783" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:32  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="4784" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:33  %trunc_ln708_38 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_39, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="4785" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:34  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="4786" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:35  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="4787" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:36  %zext_ln415_39 = zext i1 %tmp_345 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="4788" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:37  %add_ln415_39 = add i14 %trunc_ln708_38, %zext_ln415_39

]]></Node>
<StgValue><ssdm name="add_ln415_39"/></StgValue>
</operation>

<operation id="4789" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:38  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_39, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="4790" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:39  %xor_ln416_54 = xor i1 %tmp_346, true

]]></Node>
<StgValue><ssdm name="xor_ln416_54"/></StgValue>
</operation>

<operation id="4791" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:40  %and_ln416_39 = and i1 %tmp_344, %xor_ln416_54

]]></Node>
<StgValue><ssdm name="and_ln416_39"/></StgValue>
</operation>

<operation id="4792" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:41  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_39, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="4793" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:42  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="4794" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv:43  br i1 %and_ln416_39, label %34, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4795" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="4796" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_39 = xor i1 %tmp_349, true

]]></Node>
<StgValue><ssdm name="xor_ln779_39"/></StgValue>
</operation>

<operation id="4797" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_31 = and i1 %tmp_348, %xor_ln779_39

]]></Node>
<StgValue><ssdm name="and_ln779_31"/></StgValue>
</operation>

<operation id="4798" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4799" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:0  %deleted_ones_39 = phi i1 [ %and_ln779_31, %34 ], [ %tmp_348, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.38_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_39"/></StgValue>
</operation>

<operation id="4800" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:1  %and_ln781_39 = and i1 %and_ln416_39, %tmp_348

]]></Node>
<StgValue><ssdm name="and_ln781_39"/></StgValue>
</operation>

<operation id="4801" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:6  %and_ln786_39 = and i1 %tmp_347, %deleted_ones_39

]]></Node>
<StgValue><ssdm name="and_ln786_39"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="4802" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:2  %xor_ln785_80 = xor i1 %tmp_348, %and_ln416_39

]]></Node>
<StgValue><ssdm name="xor_ln785_80"/></StgValue>
</operation>

<operation id="4803" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:3  %or_ln785_39 = or i1 %tmp_347, %xor_ln785_80

]]></Node>
<StgValue><ssdm name="or_ln785_39"/></StgValue>
</operation>

<operation id="4804" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:4  %xor_ln785_81 = xor i1 %tmp_343, true

]]></Node>
<StgValue><ssdm name="xor_ln785_81"/></StgValue>
</operation>

<operation id="4805" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:5  %and_ln785_39 = and i1 %or_ln785_39, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="and_ln785_39"/></StgValue>
</operation>

<operation id="4806" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:7  %or_ln786_39 = or i1 %and_ln781_39, %and_ln786_39

]]></Node>
<StgValue><ssdm name="or_ln786_39"/></StgValue>
</operation>

<operation id="4807" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:8  %xor_ln786_44 = xor i1 %or_ln786_39, true

]]></Node>
<StgValue><ssdm name="xor_ln786_44"/></StgValue>
</operation>

<operation id="4808" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:9  %and_ln786_89 = and i1 %tmp_343, %xor_ln786_44

]]></Node>
<StgValue><ssdm name="and_ln786_89"/></StgValue>
</operation>

<operation id="4809" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:10  %or_ln340_127 = or i1 %and_ln786_89, %and_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_127"/></StgValue>
</operation>

<operation id="4810" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:11  %or_ln340_128 = or i1 %and_ln786_39, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="or_ln340_128"/></StgValue>
</operation>

<operation id="4811" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:12  %or_ln340_129 = or i1 %or_ln340_128, %and_ln781_39

]]></Node>
<StgValue><ssdm name="or_ln340_129"/></StgValue>
</operation>

<operation id="4812" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:13  %select_ln340_44 = select i1 %or_ln340_127, i14 8191, i14 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln340_44"/></StgValue>
</operation>

<operation id="4813" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:14  %select_ln388_44 = select i1 %and_ln786_89, i14 -8192, i14 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln388_44"/></StgValue>
</operation>

<operation id="4814" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.39_ifconv:15  %select_ln340_94 = select i1 %or_ln340_129, i14 %select_ln340_44, i14 %select_ln388_44

]]></Node>
<StgValue><ssdm name="select_ln340_94"/></StgValue>
</operation>

<operation id="4815" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4143" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:1  %sext_ln1192_80 = sext i14 %phi_ln1116_31 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_80"/></StgValue>
</operation>

<operation id="4816" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:3  %sext_ln1192_81 = sext i9 %dense_1_weights_V_lo_40 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_81"/></StgValue>
</operation>

<operation id="4817" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4146" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:4  %mul_ln1192_40 = mul i23 %sext_ln1192_80, %sext_ln1192_81

]]></Node>
<StgValue><ssdm name="mul_ln1192_40"/></StgValue>
</operation>

<operation id="4818" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:5  %shl_ln728_39 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_94, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="4819" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:6  %sext_ln728_40 = sext i22 %shl_ln728_39 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_40"/></StgValue>
</operation>

<operation id="4820" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4149" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:7  %add_ln1192_40 = add i23 %sext_ln728_40, %mul_ln1192_40

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="4821" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:8  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_40, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="4822" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:9  %trunc_ln708_39 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_40, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="4823" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:10  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_40, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="4824" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:11  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_40, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="4825" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:12  %zext_ln415_40 = zext i1 %tmp_352 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="4826" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:13  %add_ln415_40 = add i14 %trunc_ln708_39, %zext_ln415_40

]]></Node>
<StgValue><ssdm name="add_ln415_40"/></StgValue>
</operation>

<operation id="4827" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:14  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_40, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="4828" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:15  %xor_ln416_55 = xor i1 %tmp_353, true

]]></Node>
<StgValue><ssdm name="xor_ln416_55"/></StgValue>
</operation>

<operation id="4829" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:16  %and_ln416_40 = and i1 %tmp_351, %xor_ln416_55

]]></Node>
<StgValue><ssdm name="and_ln416_40"/></StgValue>
</operation>

<operation id="4830" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:17  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_40, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="4831" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:18  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_40, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="4832" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094:19  br i1 %and_ln416_40, label %35, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4833" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_40, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="4834" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_40 = xor i1 %tmp_356, true

]]></Node>
<StgValue><ssdm name="xor_ln779_40"/></StgValue>
</operation>

<operation id="4835" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_32 = and i1 %tmp_355, %xor_ln779_40

]]></Node>
<StgValue><ssdm name="and_ln779_32"/></StgValue>
</operation>

<operation id="4836" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4837" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:0  %deleted_ones_40 = phi i1 [ %and_ln779_32, %35 ], [ %tmp_355, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.391094 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_40"/></StgValue>
</operation>

<operation id="4838" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:1  %and_ln781_40 = and i1 %and_ln416_40, %tmp_355

]]></Node>
<StgValue><ssdm name="and_ln781_40"/></StgValue>
</operation>

<operation id="4839" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:2  %xor_ln785_82 = xor i1 %tmp_355, %and_ln416_40

]]></Node>
<StgValue><ssdm name="xor_ln785_82"/></StgValue>
</operation>

<operation id="4840" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:3  %or_ln785_40 = or i1 %tmp_354, %xor_ln785_82

]]></Node>
<StgValue><ssdm name="or_ln785_40"/></StgValue>
</operation>

<operation id="4841" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:4  %xor_ln785_83 = xor i1 %tmp_350, true

]]></Node>
<StgValue><ssdm name="xor_ln785_83"/></StgValue>
</operation>

<operation id="4842" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:5  %and_ln785_40 = and i1 %or_ln785_40, %xor_ln785_83

]]></Node>
<StgValue><ssdm name="and_ln785_40"/></StgValue>
</operation>

<operation id="4843" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:6  %and_ln786_40 = and i1 %tmp_354, %deleted_ones_40

]]></Node>
<StgValue><ssdm name="and_ln786_40"/></StgValue>
</operation>

<operation id="4844" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:7  %or_ln786_40 = or i1 %and_ln781_40, %and_ln786_40

]]></Node>
<StgValue><ssdm name="or_ln786_40"/></StgValue>
</operation>

<operation id="4845" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:8  %xor_ln786_45 = xor i1 %or_ln786_40, true

]]></Node>
<StgValue><ssdm name="xor_ln786_45"/></StgValue>
</operation>

<operation id="4846" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:9  %and_ln786_90 = and i1 %tmp_350, %xor_ln786_45

]]></Node>
<StgValue><ssdm name="and_ln786_90"/></StgValue>
</operation>

<operation id="4847" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:10  %or_ln340_130 = or i1 %and_ln786_90, %and_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln340_130"/></StgValue>
</operation>

<operation id="4848" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:11  %or_ln340_131 = or i1 %and_ln786_40, %xor_ln785_83

]]></Node>
<StgValue><ssdm name="or_ln340_131"/></StgValue>
</operation>

<operation id="4849" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:12  %or_ln340_132 = or i1 %or_ln340_131, %and_ln781_40

]]></Node>
<StgValue><ssdm name="or_ln340_132"/></StgValue>
</operation>

<operation id="4850" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:13  %select_ln340_45 = select i1 %or_ln340_130, i14 8191, i14 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln340_45"/></StgValue>
</operation>

<operation id="4851" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4182" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:14  %select_ln388_45 = select i1 %and_ln786_90, i14 -8192, i14 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln388_45"/></StgValue>
</operation>

<operation id="4852" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.40_ifconv:15  %select_ln340_95 = select i1 %or_ln340_132, i14 %select_ln340_45, i14 %select_ln388_45

]]></Node>
<StgValue><ssdm name="select_ln340_95"/></StgValue>
</operation>

<operation id="4853" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:1  %sext_ln1192_82 = sext i14 %phi_ln1116_32 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_82"/></StgValue>
</operation>

<operation id="4854" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:3  %sext_ln1192_83 = sext i9 %dense_1_weights_V_lo_41 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_83"/></StgValue>
</operation>

<operation id="4855" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:4  %mul_ln1192_41 = mul i23 %sext_ln1192_82, %sext_ln1192_83

]]></Node>
<StgValue><ssdm name="mul_ln1192_41"/></StgValue>
</operation>

<operation id="4856" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:5  %shl_ln728_40 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_95, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="4857" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4303" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:6  %sext_ln728_41 = sext i22 %shl_ln728_40 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_41"/></StgValue>
</operation>

<operation id="4858" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:7  %add_ln1192_41 = add i23 %sext_ln728_41, %mul_ln1192_41

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="4859" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:8  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_41, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="4860" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:9  %trunc_ln708_40 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_41, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="4861" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:11  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_41, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="4862" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:18  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_41, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="4863" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:10  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_41, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="4864" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:12  %zext_ln415_41 = zext i1 %tmp_359 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="4865" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:13  %add_ln415_41 = add i14 %trunc_ln708_40, %zext_ln415_41

]]></Node>
<StgValue><ssdm name="add_ln415_41"/></StgValue>
</operation>

<operation id="4866" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:14  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_41, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="4867" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:15  %xor_ln416_56 = xor i1 %tmp_360, true

]]></Node>
<StgValue><ssdm name="xor_ln416_56"/></StgValue>
</operation>

<operation id="4868" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:16  %and_ln416_41 = and i1 %tmp_358, %xor_ln416_56

]]></Node>
<StgValue><ssdm name="and_ln416_41"/></StgValue>
</operation>

<operation id="4869" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:17  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_41, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="4870" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989:19  br i1 %and_ln416_41, label %36, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4871" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_41, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="4872" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_41 = xor i1 %tmp_363, true

]]></Node>
<StgValue><ssdm name="xor_ln779_41"/></StgValue>
</operation>

<operation id="4873" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_33 = and i1 %tmp_362, %xor_ln779_41

]]></Node>
<StgValue><ssdm name="and_ln779_33"/></StgValue>
</operation>

<operation id="4874" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4875" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:0  %deleted_ones_41 = phi i1 [ %and_ln779_33, %36 ], [ %tmp_362, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.40989 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_41"/></StgValue>
</operation>

<operation id="4876" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:1  %and_ln781_41 = and i1 %and_ln416_41, %tmp_362

]]></Node>
<StgValue><ssdm name="and_ln781_41"/></StgValue>
</operation>

<operation id="4877" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:2  %xor_ln785_84 = xor i1 %tmp_362, %and_ln416_41

]]></Node>
<StgValue><ssdm name="xor_ln785_84"/></StgValue>
</operation>

<operation id="4878" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:3  %or_ln785_41 = or i1 %tmp_361, %xor_ln785_84

]]></Node>
<StgValue><ssdm name="or_ln785_41"/></StgValue>
</operation>

<operation id="4879" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:4  %xor_ln785_85 = xor i1 %tmp_357, true

]]></Node>
<StgValue><ssdm name="xor_ln785_85"/></StgValue>
</operation>

<operation id="4880" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:5  %and_ln785_41 = and i1 %or_ln785_41, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="and_ln785_41"/></StgValue>
</operation>

<operation id="4881" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:6  %and_ln786_41 = and i1 %tmp_361, %deleted_ones_41

]]></Node>
<StgValue><ssdm name="and_ln786_41"/></StgValue>
</operation>

<operation id="4882" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:7  %or_ln786_41 = or i1 %and_ln781_41, %and_ln786_41

]]></Node>
<StgValue><ssdm name="or_ln786_41"/></StgValue>
</operation>

<operation id="4883" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:8  %xor_ln786_46 = xor i1 %or_ln786_41, true

]]></Node>
<StgValue><ssdm name="xor_ln786_46"/></StgValue>
</operation>

<operation id="4884" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:9  %and_ln786_91 = and i1 %tmp_357, %xor_ln786_46

]]></Node>
<StgValue><ssdm name="and_ln786_91"/></StgValue>
</operation>

<operation id="4885" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:10  %or_ln340_133 = or i1 %and_ln786_91, %and_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_133"/></StgValue>
</operation>

<operation id="4886" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:11  %or_ln340_134 = or i1 %and_ln786_41, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="or_ln340_134"/></StgValue>
</operation>

<operation id="4887" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:12  %or_ln340_135 = or i1 %or_ln340_134, %and_ln781_41

]]></Node>
<StgValue><ssdm name="or_ln340_135"/></StgValue>
</operation>

<operation id="4888" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:22  %sext_ln1192_84 = sext i14 %phi_ln1116_33 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_84"/></StgValue>
</operation>

<operation id="4889" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:24  %sext_ln1192_85 = sext i9 %dense_1_weights_V_lo_42 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_85"/></StgValue>
</operation>

<operation id="4890" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:25  %mul_ln1192_42 = mul i23 %sext_ln1192_84, %sext_ln1192_85

]]></Node>
<StgValue><ssdm name="mul_ln1192_42"/></StgValue>
</operation>

<operation id="4891" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4349" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:26  %select_ln340_96 = select i1 %or_ln340_133, i14 8191, i14 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln340_96"/></StgValue>
</operation>

<operation id="4892" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4350" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:27  %select_ln388_46 = select i1 %and_ln786_91, i14 -8192, i14 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln388_46"/></StgValue>
</operation>

<operation id="4893" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:28  %select_ln340_97 = select i1 %or_ln340_135, i14 %select_ln340_96, i14 %select_ln388_46

]]></Node>
<StgValue><ssdm name="select_ln340_97"/></StgValue>
</operation>

<operation id="4894" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:29  %shl_ln728_41 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_97, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="4895" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:30  %sext_ln728_42 = sext i22 %shl_ln728_41 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_42"/></StgValue>
</operation>

<operation id="4896" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:31  %add_ln1192_42 = add i23 %sext_ln728_42, %mul_ln1192_42

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="4897" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:32  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_42, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="4898" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:33  %trunc_ln708_41 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_42, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="4899" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:34  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_42, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="4900" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:35  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_42, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="4901" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:36  %zext_ln415_42 = zext i1 %tmp_366 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="4902" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4360" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:37  %add_ln415_42 = add i14 %trunc_ln708_41, %zext_ln415_42

]]></Node>
<StgValue><ssdm name="add_ln415_42"/></StgValue>
</operation>

<operation id="4903" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:38  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_42, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="4904" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:39  %xor_ln416_57 = xor i1 %tmp_367, true

]]></Node>
<StgValue><ssdm name="xor_ln416_57"/></StgValue>
</operation>

<operation id="4905" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:40  %and_ln416_42 = and i1 %tmp_365, %xor_ln416_57

]]></Node>
<StgValue><ssdm name="and_ln416_42"/></StgValue>
</operation>

<operation id="4906" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:41  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_42, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="4907" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4365" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:42  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_42, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="4908" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv:43  br i1 %and_ln416_42, label %37, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4909" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4368" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_42, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="4910" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_42 = xor i1 %tmp_370, true

]]></Node>
<StgValue><ssdm name="xor_ln779_42"/></StgValue>
</operation>

<operation id="4911" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_34 = and i1 %tmp_369, %xor_ln779_42

]]></Node>
<StgValue><ssdm name="and_ln779_34"/></StgValue>
</operation>

<operation id="4912" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4913" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4373" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:0  %deleted_ones_42 = phi i1 [ %and_ln779_34, %37 ], [ %tmp_369, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.41_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_42"/></StgValue>
</operation>

<operation id="4914" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:1  %and_ln781_42 = and i1 %and_ln416_42, %tmp_369

]]></Node>
<StgValue><ssdm name="and_ln781_42"/></StgValue>
</operation>

<operation id="4915" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:6  %and_ln786_42 = and i1 %tmp_368, %deleted_ones_42

]]></Node>
<StgValue><ssdm name="and_ln786_42"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="4916" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:2  %xor_ln785_86 = xor i1 %tmp_369, %and_ln416_42

]]></Node>
<StgValue><ssdm name="xor_ln785_86"/></StgValue>
</operation>

<operation id="4917" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:3  %or_ln785_42 = or i1 %tmp_368, %xor_ln785_86

]]></Node>
<StgValue><ssdm name="or_ln785_42"/></StgValue>
</operation>

<operation id="4918" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:4  %xor_ln785_87 = xor i1 %tmp_364, true

]]></Node>
<StgValue><ssdm name="xor_ln785_87"/></StgValue>
</operation>

<operation id="4919" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:5  %and_ln785_42 = and i1 %or_ln785_42, %xor_ln785_87

]]></Node>
<StgValue><ssdm name="and_ln785_42"/></StgValue>
</operation>

<operation id="4920" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:7  %or_ln786_42 = or i1 %and_ln781_42, %and_ln786_42

]]></Node>
<StgValue><ssdm name="or_ln786_42"/></StgValue>
</operation>

<operation id="4921" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:8  %xor_ln786_47 = xor i1 %or_ln786_42, true

]]></Node>
<StgValue><ssdm name="xor_ln786_47"/></StgValue>
</operation>

<operation id="4922" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:9  %and_ln786_92 = and i1 %tmp_364, %xor_ln786_47

]]></Node>
<StgValue><ssdm name="and_ln786_92"/></StgValue>
</operation>

<operation id="4923" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:10  %or_ln340_136 = or i1 %and_ln786_92, %and_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln340_136"/></StgValue>
</operation>

<operation id="4924" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:11  %or_ln340_137 = or i1 %and_ln786_42, %xor_ln785_87

]]></Node>
<StgValue><ssdm name="or_ln340_137"/></StgValue>
</operation>

<operation id="4925" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:12  %or_ln340_138 = or i1 %or_ln340_137, %and_ln781_42

]]></Node>
<StgValue><ssdm name="or_ln340_138"/></StgValue>
</operation>

<operation id="4926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4395" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:22  %sext_ln1192_86 = sext i14 %phi_ln1116_34 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_86"/></StgValue>
</operation>

<operation id="4927" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4397" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:24  %sext_ln1192_87 = sext i9 %dense_1_weights_V_lo_43 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_87"/></StgValue>
</operation>

<operation id="4928" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4398" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:25  %mul_ln1192_43 = mul i23 %sext_ln1192_86, %sext_ln1192_87

]]></Node>
<StgValue><ssdm name="mul_ln1192_43"/></StgValue>
</operation>

<operation id="4929" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:26  %select_ln340_98 = select i1 %or_ln340_136, i14 8191, i14 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln340_98"/></StgValue>
</operation>

<operation id="4930" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4400" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:27  %select_ln388_47 = select i1 %and_ln786_92, i14 -8192, i14 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln388_47"/></StgValue>
</operation>

<operation id="4931" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4401" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:28  %select_ln340_99 = select i1 %or_ln340_138, i14 %select_ln340_98, i14 %select_ln388_47

]]></Node>
<StgValue><ssdm name="select_ln340_99"/></StgValue>
</operation>

<operation id="4932" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:29  %shl_ln728_42 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_99, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="4933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4403" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:30  %sext_ln728_43 = sext i22 %shl_ln728_42 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_43"/></StgValue>
</operation>

<operation id="4934" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:31  %add_ln1192_43 = add i23 %sext_ln728_43, %mul_ln1192_43

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="4935" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:32  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_43, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="4936" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:33  %trunc_ln708_42 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_43, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="4937" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4407" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:34  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_43, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="4938" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:35  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_43, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="4939" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4409" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:36  %zext_ln415_43 = zext i1 %tmp_373 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="4940" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:37  %add_ln415_43 = add i14 %trunc_ln708_42, %zext_ln415_43

]]></Node>
<StgValue><ssdm name="add_ln415_43"/></StgValue>
</operation>

<operation id="4941" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:38  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_43, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="4942" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:39  %xor_ln416_58 = xor i1 %tmp_374, true

]]></Node>
<StgValue><ssdm name="xor_ln416_58"/></StgValue>
</operation>

<operation id="4943" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:40  %and_ln416_43 = and i1 %tmp_372, %xor_ln416_58

]]></Node>
<StgValue><ssdm name="and_ln416_43"/></StgValue>
</operation>

<operation id="4944" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:41  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_43, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="4945" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:42  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_43, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="4946" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv:43  br i1 %and_ln416_43, label %38, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4947" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_43, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="4948" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_43 = xor i1 %tmp_377, true

]]></Node>
<StgValue><ssdm name="xor_ln779_43"/></StgValue>
</operation>

<operation id="4949" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_35 = and i1 %tmp_376, %xor_ln779_43

]]></Node>
<StgValue><ssdm name="and_ln779_35"/></StgValue>
</operation>

<operation id="4950" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4951" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:0  %deleted_ones_43 = phi i1 [ %and_ln779_35, %38 ], [ %tmp_376, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.42_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_43"/></StgValue>
</operation>

<operation id="4952" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:1  %and_ln781_43 = and i1 %and_ln416_43, %tmp_376

]]></Node>
<StgValue><ssdm name="and_ln781_43"/></StgValue>
</operation>

<operation id="4953" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:2  %xor_ln785_88 = xor i1 %tmp_376, %and_ln416_43

]]></Node>
<StgValue><ssdm name="xor_ln785_88"/></StgValue>
</operation>

<operation id="4954" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:3  %or_ln785_43 = or i1 %tmp_375, %xor_ln785_88

]]></Node>
<StgValue><ssdm name="or_ln785_43"/></StgValue>
</operation>

<operation id="4955" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:4  %xor_ln785_89 = xor i1 %tmp_371, true

]]></Node>
<StgValue><ssdm name="xor_ln785_89"/></StgValue>
</operation>

<operation id="4956" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:5  %and_ln785_43 = and i1 %or_ln785_43, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="and_ln785_43"/></StgValue>
</operation>

<operation id="4957" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:6  %and_ln786_43 = and i1 %tmp_375, %deleted_ones_43

]]></Node>
<StgValue><ssdm name="and_ln786_43"/></StgValue>
</operation>

<operation id="4958" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:7  %or_ln786_43 = or i1 %and_ln781_43, %and_ln786_43

]]></Node>
<StgValue><ssdm name="or_ln786_43"/></StgValue>
</operation>

<operation id="4959" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:8  %xor_ln786_48 = xor i1 %or_ln786_43, true

]]></Node>
<StgValue><ssdm name="xor_ln786_48"/></StgValue>
</operation>

<operation id="4960" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:9  %and_ln786_93 = and i1 %tmp_371, %xor_ln786_48

]]></Node>
<StgValue><ssdm name="and_ln786_93"/></StgValue>
</operation>

<operation id="4961" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:10  %or_ln340_139 = or i1 %and_ln786_93, %and_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_139"/></StgValue>
</operation>

<operation id="4962" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:11  %or_ln340_140 = or i1 %and_ln786_43, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="or_ln340_140"/></StgValue>
</operation>

<operation id="4963" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:12  %or_ln340_141 = or i1 %or_ln340_140, %and_ln781_43

]]></Node>
<StgValue><ssdm name="or_ln340_141"/></StgValue>
</operation>

<operation id="4964" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:22  %sext_ln1192_88 = sext i14 %phi_ln1116_35 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_88"/></StgValue>
</operation>

<operation id="4965" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:24  %sext_ln1192_89 = sext i9 %dense_1_weights_V_lo_44 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_89"/></StgValue>
</operation>

<operation id="4966" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:25  %mul_ln1192_44 = mul i23 %sext_ln1192_88, %sext_ln1192_89

]]></Node>
<StgValue><ssdm name="mul_ln1192_44"/></StgValue>
</operation>

<operation id="4967" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4449" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:26  %select_ln340_100 = select i1 %or_ln340_139, i14 8191, i14 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln340_100"/></StgValue>
</operation>

<operation id="4968" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:27  %select_ln388_48 = select i1 %and_ln786_93, i14 -8192, i14 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln388_48"/></StgValue>
</operation>

<operation id="4969" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4451" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:28  %select_ln340_101 = select i1 %or_ln340_141, i14 %select_ln340_100, i14 %select_ln388_48

]]></Node>
<StgValue><ssdm name="select_ln340_101"/></StgValue>
</operation>

<operation id="4970" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4452" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:29  %shl_ln728_43 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_101, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="4971" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:30  %sext_ln728_44 = sext i22 %shl_ln728_43 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_44"/></StgValue>
</operation>

<operation id="4972" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:31  %add_ln1192_44 = add i23 %sext_ln728_44, %mul_ln1192_44

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="4973" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4455" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:32  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_44, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="4974" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:33  %trunc_ln708_43 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_44, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="4975" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4458" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:35  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_44, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="4976" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:42  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_44, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="4977" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:34  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_44, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="4978" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4459" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:36  %zext_ln415_44 = zext i1 %tmp_380 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="4979" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:37  %add_ln415_44 = add i14 %trunc_ln708_43, %zext_ln415_44

]]></Node>
<StgValue><ssdm name="add_ln415_44"/></StgValue>
</operation>

<operation id="4980" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4461" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:38  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_44, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="4981" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:39  %xor_ln416_59 = xor i1 %tmp_381, true

]]></Node>
<StgValue><ssdm name="xor_ln416_59"/></StgValue>
</operation>

<operation id="4982" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:40  %and_ln416_44 = and i1 %tmp_379, %xor_ln416_59

]]></Node>
<StgValue><ssdm name="and_ln416_44"/></StgValue>
</operation>

<operation id="4983" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:41  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_44, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="4984" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv:43  br i1 %and_ln416_44, label %39, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="4985" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_44, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="4986" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_44 = xor i1 %tmp_384, true

]]></Node>
<StgValue><ssdm name="xor_ln779_44"/></StgValue>
</operation>

<operation id="4987" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_36 = and i1 %tmp_383, %xor_ln779_44

]]></Node>
<StgValue><ssdm name="and_ln779_36"/></StgValue>
</operation>

<operation id="4988" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="4989" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:0  %deleted_ones_44 = phi i1 [ %and_ln779_36, %39 ], [ %tmp_383, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.43_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_44"/></StgValue>
</operation>

<operation id="4990" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:1  %and_ln781_44 = and i1 %and_ln416_44, %tmp_383

]]></Node>
<StgValue><ssdm name="and_ln781_44"/></StgValue>
</operation>

<operation id="4991" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:2  %xor_ln785_90 = xor i1 %tmp_383, %and_ln416_44

]]></Node>
<StgValue><ssdm name="xor_ln785_90"/></StgValue>
</operation>

<operation id="4992" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:3  %or_ln785_44 = or i1 %tmp_382, %xor_ln785_90

]]></Node>
<StgValue><ssdm name="or_ln785_44"/></StgValue>
</operation>

<operation id="4993" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:4  %xor_ln785_91 = xor i1 %tmp_378, true

]]></Node>
<StgValue><ssdm name="xor_ln785_91"/></StgValue>
</operation>

<operation id="4994" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:5  %and_ln785_44 = and i1 %or_ln785_44, %xor_ln785_91

]]></Node>
<StgValue><ssdm name="and_ln785_44"/></StgValue>
</operation>

<operation id="4995" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:6  %and_ln786_44 = and i1 %tmp_382, %deleted_ones_44

]]></Node>
<StgValue><ssdm name="and_ln786_44"/></StgValue>
</operation>

<operation id="4996" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:7  %or_ln786_44 = or i1 %and_ln781_44, %and_ln786_44

]]></Node>
<StgValue><ssdm name="or_ln786_44"/></StgValue>
</operation>

<operation id="4997" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:8  %xor_ln786_49 = xor i1 %or_ln786_44, true

]]></Node>
<StgValue><ssdm name="xor_ln786_49"/></StgValue>
</operation>

<operation id="4998" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:9  %and_ln786_94 = and i1 %tmp_378, %xor_ln786_49

]]></Node>
<StgValue><ssdm name="and_ln786_94"/></StgValue>
</operation>

<operation id="4999" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:10  %or_ln340_142 = or i1 %and_ln786_94, %and_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln340_142"/></StgValue>
</operation>

<operation id="5000" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:11  %or_ln340_143 = or i1 %and_ln786_44, %xor_ln785_91

]]></Node>
<StgValue><ssdm name="or_ln340_143"/></StgValue>
</operation>

<operation id="5001" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:12  %or_ln340_144 = or i1 %or_ln340_143, %and_ln781_44

]]></Node>
<StgValue><ssdm name="or_ln340_144"/></StgValue>
</operation>

<operation id="5002" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4495" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:22  %sext_ln1192_90 = sext i14 %phi_ln1116_36 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_90"/></StgValue>
</operation>

<operation id="5003" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:24  %sext_ln1192_91 = sext i9 %dense_1_weights_V_lo_45 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_91"/></StgValue>
</operation>

<operation id="5004" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:25  %mul_ln1192_45 = mul i23 %sext_ln1192_90, %sext_ln1192_91

]]></Node>
<StgValue><ssdm name="mul_ln1192_45"/></StgValue>
</operation>

<operation id="5005" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4499" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:26  %select_ln340_102 = select i1 %or_ln340_142, i14 8191, i14 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln340_102"/></StgValue>
</operation>

<operation id="5006" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4500" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:27  %select_ln388_49 = select i1 %and_ln786_94, i14 -8192, i14 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln388_49"/></StgValue>
</operation>

<operation id="5007" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:28  %select_ln340_106 = select i1 %or_ln340_144, i14 %select_ln340_102, i14 %select_ln388_49

]]></Node>
<StgValue><ssdm name="select_ln340_106"/></StgValue>
</operation>

<operation id="5008" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:29  %shl_ln728_44 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_106, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="5009" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:30  %sext_ln728_45 = sext i22 %shl_ln728_44 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_45"/></StgValue>
</operation>

<operation id="5010" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:31  %add_ln1192_45 = add i23 %sext_ln728_45, %mul_ln1192_45

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="5011" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:32  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_45, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="5012" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:33  %trunc_ln708_44 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_45, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="5013" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:34  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_45, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="5014" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:35  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_45, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="5015" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:36  %zext_ln415_45 = zext i1 %tmp_387 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="5016" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:37  %add_ln415_45 = add i14 %trunc_ln708_44, %zext_ln415_45

]]></Node>
<StgValue><ssdm name="add_ln415_45"/></StgValue>
</operation>

<operation id="5017" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:38  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_45, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="5018" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:39  %xor_ln416_60 = xor i1 %tmp_388, true

]]></Node>
<StgValue><ssdm name="xor_ln416_60"/></StgValue>
</operation>

<operation id="5019" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:40  %and_ln416_45 = and i1 %tmp_386, %xor_ln416_60

]]></Node>
<StgValue><ssdm name="and_ln416_45"/></StgValue>
</operation>

<operation id="5020" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:41  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_45, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="5021" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:42  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_45, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="5022" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv:43  br i1 %and_ln416_45, label %40, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="5023" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_45, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="5024" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_45 = xor i1 %tmp_391, true

]]></Node>
<StgValue><ssdm name="xor_ln779_45"/></StgValue>
</operation>

<operation id="5025" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_37 = and i1 %tmp_390, %xor_ln779_45

]]></Node>
<StgValue><ssdm name="and_ln779_37"/></StgValue>
</operation>

<operation id="5026" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="5027" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:0  %deleted_ones_45 = phi i1 [ %and_ln779_37, %40 ], [ %tmp_390, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.44_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_45"/></StgValue>
</operation>

<operation id="5028" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:1  %and_ln781_45 = and i1 %and_ln416_45, %tmp_390

]]></Node>
<StgValue><ssdm name="and_ln781_45"/></StgValue>
</operation>

<operation id="5029" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:6  %and_ln786_45 = and i1 %tmp_389, %deleted_ones_45

]]></Node>
<StgValue><ssdm name="and_ln786_45"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="5030" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:2  %xor_ln785_92 = xor i1 %tmp_390, %and_ln416_45

]]></Node>
<StgValue><ssdm name="xor_ln785_92"/></StgValue>
</operation>

<operation id="5031" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:3  %or_ln785_45 = or i1 %tmp_389, %xor_ln785_92

]]></Node>
<StgValue><ssdm name="or_ln785_45"/></StgValue>
</operation>

<operation id="5032" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:4  %xor_ln785_93 = xor i1 %tmp_385, true

]]></Node>
<StgValue><ssdm name="xor_ln785_93"/></StgValue>
</operation>

<operation id="5033" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:5  %and_ln785_45 = and i1 %or_ln785_45, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="and_ln785_45"/></StgValue>
</operation>

<operation id="5034" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:7  %or_ln786_45 = or i1 %and_ln781_45, %and_ln786_45

]]></Node>
<StgValue><ssdm name="or_ln786_45"/></StgValue>
</operation>

<operation id="5035" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:8  %xor_ln786_50 = xor i1 %or_ln786_45, true

]]></Node>
<StgValue><ssdm name="xor_ln786_50"/></StgValue>
</operation>

<operation id="5036" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:9  %and_ln786_95 = and i1 %tmp_385, %xor_ln786_50

]]></Node>
<StgValue><ssdm name="and_ln786_95"/></StgValue>
</operation>

<operation id="5037" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:10  %or_ln340_145 = or i1 %and_ln786_95, %and_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_145"/></StgValue>
</operation>

<operation id="5038" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:11  %or_ln340_146 = or i1 %and_ln786_45, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="or_ln340_146"/></StgValue>
</operation>

<operation id="5039" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:12  %or_ln340_147 = or i1 %or_ln340_146, %and_ln781_45

]]></Node>
<StgValue><ssdm name="or_ln340_147"/></StgValue>
</operation>

<operation id="5040" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:22  %sext_ln1192_92 = sext i14 %phi_ln1116_37 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_92"/></StgValue>
</operation>

<operation id="5041" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4547" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:24  %sext_ln1192_93 = sext i9 %dense_1_weights_V_lo_46 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_93"/></StgValue>
</operation>

<operation id="5042" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4548" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:25  %mul_ln1192_46 = mul i23 %sext_ln1192_92, %sext_ln1192_93

]]></Node>
<StgValue><ssdm name="mul_ln1192_46"/></StgValue>
</operation>

<operation id="5043" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:26  %select_ln340_107 = select i1 %or_ln340_145, i14 8191, i14 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln340_107"/></StgValue>
</operation>

<operation id="5044" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:27  %select_ln388_50 = select i1 %and_ln786_95, i14 -8192, i14 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln388_50"/></StgValue>
</operation>

<operation id="5045" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4551" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:28  %select_ln340_108 = select i1 %or_ln340_147, i14 %select_ln340_107, i14 %select_ln388_50

]]></Node>
<StgValue><ssdm name="select_ln340_108"/></StgValue>
</operation>

<operation id="5046" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4552" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:29  %shl_ln728_45 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_108, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="5047" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:30  %sext_ln728_46 = sext i22 %shl_ln728_45 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_46"/></StgValue>
</operation>

<operation id="5048" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:31  %add_ln1192_46 = add i23 %sext_ln728_46, %mul_ln1192_46

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="5049" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:32  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_46, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="5050" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:33  %trunc_ln708_45 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_46, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="5051" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:34  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_46, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="5052" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:35  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_46, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="5053" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4559" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:36  %zext_ln415_46 = zext i1 %tmp_394 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="5054" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4560" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:37  %add_ln415_46 = add i14 %trunc_ln708_45, %zext_ln415_46

]]></Node>
<StgValue><ssdm name="add_ln415_46"/></StgValue>
</operation>

<operation id="5055" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4561" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:38  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_46, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="5056" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:39  %xor_ln416_61 = xor i1 %tmp_395, true

]]></Node>
<StgValue><ssdm name="xor_ln416_61"/></StgValue>
</operation>

<operation id="5057" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:40  %and_ln416_46 = and i1 %tmp_393, %xor_ln416_61

]]></Node>
<StgValue><ssdm name="and_ln416_46"/></StgValue>
</operation>

<operation id="5058" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4564" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:41  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_46, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="5059" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:42  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_46, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="5060" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv:43  br i1 %and_ln416_46, label %41, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="5061" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4568" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_46, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="5062" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_46 = xor i1 %tmp_398, true

]]></Node>
<StgValue><ssdm name="xor_ln779_46"/></StgValue>
</operation>

<operation id="5063" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_38 = and i1 %tmp_397, %xor_ln779_46

]]></Node>
<StgValue><ssdm name="and_ln779_38"/></StgValue>
</operation>

<operation id="5064" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4571" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="5065" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4573" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:0  %deleted_ones_46 = phi i1 [ %and_ln779_38, %41 ], [ %tmp_397, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.45_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_46"/></StgValue>
</operation>

<operation id="5066" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:1  %and_ln781_46 = and i1 %and_ln416_46, %tmp_397

]]></Node>
<StgValue><ssdm name="and_ln781_46"/></StgValue>
</operation>

<operation id="5067" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:2  %xor_ln785_94 = xor i1 %tmp_397, %and_ln416_46

]]></Node>
<StgValue><ssdm name="xor_ln785_94"/></StgValue>
</operation>

<operation id="5068" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:3  %or_ln785_46 = or i1 %tmp_396, %xor_ln785_94

]]></Node>
<StgValue><ssdm name="or_ln785_46"/></StgValue>
</operation>

<operation id="5069" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:4  %xor_ln785_95 = xor i1 %tmp_392, true

]]></Node>
<StgValue><ssdm name="xor_ln785_95"/></StgValue>
</operation>

<operation id="5070" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:5  %and_ln785_46 = and i1 %or_ln785_46, %xor_ln785_95

]]></Node>
<StgValue><ssdm name="and_ln785_46"/></StgValue>
</operation>

<operation id="5071" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:6  %and_ln786_46 = and i1 %tmp_396, %deleted_ones_46

]]></Node>
<StgValue><ssdm name="and_ln786_46"/></StgValue>
</operation>

<operation id="5072" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:7  %or_ln786_46 = or i1 %and_ln781_46, %and_ln786_46

]]></Node>
<StgValue><ssdm name="or_ln786_46"/></StgValue>
</operation>

<operation id="5073" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:8  %xor_ln786_51 = xor i1 %or_ln786_46, true

]]></Node>
<StgValue><ssdm name="xor_ln786_51"/></StgValue>
</operation>

<operation id="5074" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:9  %and_ln786_96 = and i1 %tmp_392, %xor_ln786_51

]]></Node>
<StgValue><ssdm name="and_ln786_96"/></StgValue>
</operation>

<operation id="5075" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:10  %or_ln340_148 = or i1 %and_ln786_96, %and_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln340_148"/></StgValue>
</operation>

<operation id="5076" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:11  %or_ln340_149 = or i1 %and_ln786_46, %xor_ln785_95

]]></Node>
<StgValue><ssdm name="or_ln340_149"/></StgValue>
</operation>

<operation id="5077" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:12  %or_ln340_150 = or i1 %or_ln340_149, %and_ln781_46

]]></Node>
<StgValue><ssdm name="or_ln340_150"/></StgValue>
</operation>

<operation id="5078" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4595" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:22  %sext_ln1192_94 = sext i14 %phi_ln1116_38 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_94"/></StgValue>
</operation>

<operation id="5079" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4597" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:24  %sext_ln1192_95 = sext i9 %dense_1_weights_V_lo_47 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_95"/></StgValue>
</operation>

<operation id="5080" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4598" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:25  %mul_ln1192_47 = mul i23 %sext_ln1192_94, %sext_ln1192_95

]]></Node>
<StgValue><ssdm name="mul_ln1192_47"/></StgValue>
</operation>

<operation id="5081" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4599" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:26  %select_ln340_109 = select i1 %or_ln340_148, i14 8191, i14 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln340_109"/></StgValue>
</operation>

<operation id="5082" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4600" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:27  %select_ln388_51 = select i1 %and_ln786_96, i14 -8192, i14 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln388_51"/></StgValue>
</operation>

<operation id="5083" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4601" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:28  %select_ln340_110 = select i1 %or_ln340_150, i14 %select_ln340_109, i14 %select_ln388_51

]]></Node>
<StgValue><ssdm name="select_ln340_110"/></StgValue>
</operation>

<operation id="5084" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:29  %shl_ln728_46 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_110, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="5085" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4603" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:30  %sext_ln728_47 = sext i22 %shl_ln728_46 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_47"/></StgValue>
</operation>

<operation id="5086" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4604" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:31  %add_ln1192_47 = add i23 %sext_ln728_47, %mul_ln1192_47

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="5087" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:32  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_47, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="5088" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4606" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:33  %trunc_ln708_46 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_47, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="5089" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4608" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:35  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_47, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="5090" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:42  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_47, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="5091" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:16  %add_ln13_48 = add i9 %j_0_0, 50

]]></Node>
<StgValue><ssdm name="add_ln13_48"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="5092" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:34  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_47, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="5093" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:36  %zext_ln415_47 = zext i1 %tmp_401 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="5094" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:37  %add_ln415_47 = add i14 %trunc_ln708_46, %zext_ln415_47

]]></Node>
<StgValue><ssdm name="add_ln415_47"/></StgValue>
</operation>

<operation id="5095" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:38  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_47, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="5096" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:39  %xor_ln416_62 = xor i1 %tmp_402, true

]]></Node>
<StgValue><ssdm name="xor_ln416_62"/></StgValue>
</operation>

<operation id="5097" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:40  %and_ln416_47 = and i1 %tmp_400, %xor_ln416_62

]]></Node>
<StgValue><ssdm name="and_ln416_47"/></StgValue>
</operation>

<operation id="5098" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:41  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_47, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="5099" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv:43  br i1 %and_ln416_47, label %42, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="5100" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_47, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="5101" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_47 = xor i1 %tmp_405, true

]]></Node>
<StgValue><ssdm name="xor_ln779_47"/></StgValue>
</operation>

<operation id="5102" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_39 = and i1 %tmp_404, %xor_ln779_47

]]></Node>
<StgValue><ssdm name="and_ln779_39"/></StgValue>
</operation>

<operation id="5103" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4621" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="5104" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4623" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:0  %deleted_ones_47 = phi i1 [ %and_ln779_39, %42 ], [ %tmp_404, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.46_ifconv ]

]]></Node>
<StgValue><ssdm name="deleted_ones_47"/></StgValue>
</operation>

<operation id="5105" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:1  %and_ln781_47 = and i1 %and_ln416_47, %tmp_404

]]></Node>
<StgValue><ssdm name="and_ln781_47"/></StgValue>
</operation>

<operation id="5106" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:2  %xor_ln785_96 = xor i1 %tmp_404, %and_ln416_47

]]></Node>
<StgValue><ssdm name="xor_ln785_96"/></StgValue>
</operation>

<operation id="5107" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:3  %or_ln785_47 = or i1 %tmp_403, %xor_ln785_96

]]></Node>
<StgValue><ssdm name="or_ln785_47"/></StgValue>
</operation>

<operation id="5108" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:4  %xor_ln785_97 = xor i1 %tmp_399, true

]]></Node>
<StgValue><ssdm name="xor_ln785_97"/></StgValue>
</operation>

<operation id="5109" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:5  %and_ln785_47 = and i1 %or_ln785_47, %xor_ln785_97

]]></Node>
<StgValue><ssdm name="and_ln785_47"/></StgValue>
</operation>

<operation id="5110" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:6  %and_ln786_47 = and i1 %tmp_403, %deleted_ones_47

]]></Node>
<StgValue><ssdm name="and_ln786_47"/></StgValue>
</operation>

<operation id="5111" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:7  %or_ln786_47 = or i1 %and_ln781_47, %and_ln786_47

]]></Node>
<StgValue><ssdm name="or_ln786_47"/></StgValue>
</operation>

<operation id="5112" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:8  %xor_ln786_52 = xor i1 %or_ln786_47, true

]]></Node>
<StgValue><ssdm name="xor_ln786_52"/></StgValue>
</operation>

<operation id="5113" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:9  %and_ln786_97 = and i1 %tmp_399, %xor_ln786_52

]]></Node>
<StgValue><ssdm name="and_ln786_97"/></StgValue>
</operation>

<operation id="5114" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:10  %or_ln340_151 = or i1 %and_ln786_97, %and_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_151"/></StgValue>
</operation>

<operation id="5115" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:11  %or_ln340_152 = or i1 %and_ln786_47, %xor_ln785_97

]]></Node>
<StgValue><ssdm name="or_ln340_152"/></StgValue>
</operation>

<operation id="5116" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:12  %or_ln340_153 = or i1 %or_ln340_152, %and_ln781_47

]]></Node>
<StgValue><ssdm name="or_ln340_153"/></StgValue>
</operation>

<operation id="5117" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4636" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:13  %select_ln340_52 = select i1 %or_ln340_151, i14 8191, i14 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln340_52"/></StgValue>
</operation>

<operation id="5118" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:14  %select_ln388_52 = select i1 %and_ln786_97, i14 -8192, i14 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln388_52"/></StgValue>
</operation>

<operation id="5119" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.47_ifconv:15  %select_ln340_103 = select i1 %or_ln340_153, i14 %select_ln340_52, i14 %select_ln388_52

]]></Node>
<StgValue><ssdm name="select_ln340_103"/></StgValue>
</operation>

<operation id="5120" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:1  %sext_ln1192_96 = sext i14 %phi_ln1116_39 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_96"/></StgValue>
</operation>

<operation id="5121" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:3  %sext_ln1192_97 = sext i9 %dense_1_weights_V_lo_48 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_97"/></StgValue>
</operation>

<operation id="5122" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:4  %mul_ln1192_48 = mul i23 %sext_ln1192_96, %sext_ln1192_97

]]></Node>
<StgValue><ssdm name="mul_ln1192_48"/></StgValue>
</operation>

<operation id="5123" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:5  %shl_ln728_47 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_103, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="5124" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:6  %sext_ln728_48 = sext i22 %shl_ln728_47 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_48"/></StgValue>
</operation>

<operation id="5125" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:7  %add_ln1192_48 = add i23 %sext_ln728_48, %mul_ln1192_48

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="5126" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:8  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_48, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="5127" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:9  %trunc_ln708_47 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_48, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="5128" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:10  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_48, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="5129" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:11  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_48, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="5130" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:12  %zext_ln415_48 = zext i1 %tmp_408 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_48"/></StgValue>
</operation>

<operation id="5131" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:13  %add_ln415_48 = add i14 %trunc_ln708_47, %zext_ln415_48

]]></Node>
<StgValue><ssdm name="add_ln415_48"/></StgValue>
</operation>

<operation id="5132" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:14  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_48, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="5133" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:15  %xor_ln416_63 = xor i1 %tmp_409, true

]]></Node>
<StgValue><ssdm name="xor_ln416_63"/></StgValue>
</operation>

<operation id="5134" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:16  %and_ln416_48 = and i1 %tmp_407, %xor_ln416_63

]]></Node>
<StgValue><ssdm name="and_ln416_48"/></StgValue>
</operation>

<operation id="5135" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:17  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_48, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="5136" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4798" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:18  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_48, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="5137" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254:19  br i1 %and_ln416_48, label %43, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="5138" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_48, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="5139" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_48 = xor i1 %tmp_412, true

]]></Node>
<StgValue><ssdm name="xor_ln779_48"/></StgValue>
</operation>

<operation id="5140" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_40 = and i1 %tmp_411, %xor_ln779_48

]]></Node>
<StgValue><ssdm name="and_ln779_40"/></StgValue>
</operation>

<operation id="5141" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4804" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="5142" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4806" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:0  %deleted_ones_48 = phi i1 [ %and_ln779_40, %43 ], [ %tmp_411, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.47254 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_48"/></StgValue>
</operation>

<operation id="5143" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:1  %and_ln781_48 = and i1 %and_ln416_48, %tmp_411

]]></Node>
<StgValue><ssdm name="and_ln781_48"/></StgValue>
</operation>

<operation id="5144" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:2  %xor_ln785_98 = xor i1 %tmp_411, %and_ln416_48

]]></Node>
<StgValue><ssdm name="xor_ln785_98"/></StgValue>
</operation>

<operation id="5145" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:3  %or_ln785_48 = or i1 %tmp_410, %xor_ln785_98

]]></Node>
<StgValue><ssdm name="or_ln785_48"/></StgValue>
</operation>

<operation id="5146" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:4  %xor_ln785_99 = xor i1 %tmp_406, true

]]></Node>
<StgValue><ssdm name="xor_ln785_99"/></StgValue>
</operation>

<operation id="5147" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:5  %and_ln785_48 = and i1 %or_ln785_48, %xor_ln785_99

]]></Node>
<StgValue><ssdm name="and_ln785_48"/></StgValue>
</operation>

<operation id="5148" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:6  %and_ln786_48 = and i1 %tmp_410, %deleted_ones_48

]]></Node>
<StgValue><ssdm name="and_ln786_48"/></StgValue>
</operation>

<operation id="5149" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:7  %or_ln786_48 = or i1 %and_ln781_48, %and_ln786_48

]]></Node>
<StgValue><ssdm name="or_ln786_48"/></StgValue>
</operation>

<operation id="5150" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:8  %xor_ln786_53 = xor i1 %or_ln786_48, true

]]></Node>
<StgValue><ssdm name="xor_ln786_53"/></StgValue>
</operation>

<operation id="5151" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:9  %and_ln786_98 = and i1 %tmp_406, %xor_ln786_53

]]></Node>
<StgValue><ssdm name="and_ln786_98"/></StgValue>
</operation>

<operation id="5152" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:10  %or_ln340_154 = or i1 %and_ln786_98, %and_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln340_154"/></StgValue>
</operation>

<operation id="5153" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:11  %or_ln340_155 = or i1 %and_ln786_48, %xor_ln785_99

]]></Node>
<StgValue><ssdm name="or_ln340_155"/></StgValue>
</operation>

<operation id="5154" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:12  %or_ln340_156 = or i1 %or_ln340_155, %and_ln781_48

]]></Node>
<StgValue><ssdm name="or_ln340_156"/></StgValue>
</operation>

<operation id="5155" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4819" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:13  %select_ln340_53 = select i1 %or_ln340_154, i14 8191, i14 %add_ln415_48

]]></Node>
<StgValue><ssdm name="select_ln340_53"/></StgValue>
</operation>

<operation id="5156" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:14  %select_ln388_53 = select i1 %and_ln786_98, i14 -8192, i14 %add_ln415_48

]]></Node>
<StgValue><ssdm name="select_ln388_53"/></StgValue>
</operation>

<operation id="5157" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.48_ifconv:15  %select_ln340_104 = select i1 %or_ln340_156, i14 %select_ln340_53, i14 %select_ln388_53

]]></Node>
<StgValue><ssdm name="select_ln340_104"/></StgValue>
</operation>

<operation id="5158" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4933" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:1  %sext_ln1192_98 = sext i14 %phi_ln1116_40 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_98"/></StgValue>
</operation>

<operation id="5159" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:3  %sext_ln1192_99 = sext i9 %dense_1_weights_V_lo_49 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1192_99"/></StgValue>
</operation>

<operation id="5160" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4936" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:4  %mul_ln1192_49 = mul i23 %sext_ln1192_98, %sext_ln1192_99

]]></Node>
<StgValue><ssdm name="mul_ln1192_49"/></StgValue>
</operation>

<operation id="5161" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:5  %shl_ln728_48 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln340_104, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="5162" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:6  %sext_ln728_49 = sext i22 %shl_ln728_48 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_49"/></StgValue>
</operation>

<operation id="5163" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:7  %add_ln1192_49 = add i23 %sext_ln728_49, %mul_ln1192_49

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="5164" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:8  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_49, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="5165" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:9  %trunc_ln708_48 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %add_ln1192_49, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="5166" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:10  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_49, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="5167" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:11  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_49, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="5168" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4944" bw="14" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:12  %zext_ln415_49 = zext i1 %tmp_415 to i14

]]></Node>
<StgValue><ssdm name="zext_ln415_49"/></StgValue>
</operation>

<operation id="5169" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4945" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:13  %add_ln415_49 = add i14 %trunc_ln708_48, %zext_ln415_49

]]></Node>
<StgValue><ssdm name="add_ln415_49"/></StgValue>
</operation>

<operation id="5170" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4946" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:14  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_49, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="5171" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:15  %xor_ln416_64 = xor i1 %tmp_416, true

]]></Node>
<StgValue><ssdm name="xor_ln416_64"/></StgValue>
</operation>

<operation id="5172" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:16  %and_ln416_49 = and i1 %tmp_414, %xor_ln416_64

]]></Node>
<StgValue><ssdm name="and_ln416_49"/></StgValue>
</operation>

<operation id="5173" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4949" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:17  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_49, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="5174" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:18  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_49, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="5175" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149:19  br i1 %and_ln416_49, label %44, label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="5176" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_49, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="5177" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln779_49 = xor i1 %tmp_419, true

]]></Node>
<StgValue><ssdm name="xor_ln779_49"/></StgValue>
</operation>

<operation id="5178" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln779_41 = and i1 %tmp_418, %xor_ln779_49

]]></Node>
<StgValue><ssdm name="and_ln779_41"/></StgValue>
</operation>

<operation id="5179" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln416_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4956" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="5180" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4958" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:0  %deleted_ones_49 = phi i1 [ %and_ln779_41, %44 ], [ %tmp_418, %_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi28ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.48149 ]

]]></Node>
<StgValue><ssdm name="deleted_ones_49"/></StgValue>
</operation>

<operation id="5181" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:1  %and_ln781_49 = and i1 %and_ln416_49, %tmp_418

]]></Node>
<StgValue><ssdm name="and_ln781_49"/></StgValue>
</operation>

<operation id="5182" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:2  %xor_ln785_100 = xor i1 %tmp_418, %and_ln416_49

]]></Node>
<StgValue><ssdm name="xor_ln785_100"/></StgValue>
</operation>

<operation id="5183" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:3  %or_ln785_49 = or i1 %tmp_417, %xor_ln785_100

]]></Node>
<StgValue><ssdm name="or_ln785_49"/></StgValue>
</operation>

<operation id="5184" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:4  %xor_ln785_101 = xor i1 %tmp_413, true

]]></Node>
<StgValue><ssdm name="xor_ln785_101"/></StgValue>
</operation>

<operation id="5185" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:5  %and_ln785_49 = and i1 %or_ln785_49, %xor_ln785_101

]]></Node>
<StgValue><ssdm name="and_ln785_49"/></StgValue>
</operation>

<operation id="5186" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:6  %and_ln786_49 = and i1 %tmp_417, %deleted_ones_49

]]></Node>
<StgValue><ssdm name="and_ln786_49"/></StgValue>
</operation>

<operation id="5187" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:7  %or_ln786_49 = or i1 %and_ln781_49, %and_ln786_49

]]></Node>
<StgValue><ssdm name="or_ln786_49"/></StgValue>
</operation>

<operation id="5188" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:8  %xor_ln786_54 = xor i1 %or_ln786_49, true

]]></Node>
<StgValue><ssdm name="xor_ln786_54"/></StgValue>
</operation>

<operation id="5189" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:9  %and_ln786_99 = and i1 %tmp_413, %xor_ln786_54

]]></Node>
<StgValue><ssdm name="and_ln786_99"/></StgValue>
</operation>

<operation id="5190" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:10  %or_ln340_157 = or i1 %and_ln786_99, %and_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_157"/></StgValue>
</operation>

<operation id="5191" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:11  %or_ln340_158 = or i1 %and_ln786_49, %xor_ln785_101

]]></Node>
<StgValue><ssdm name="or_ln340_158"/></StgValue>
</operation>

<operation id="5192" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:12  %or_ln340_159 = or i1 %or_ln340_158, %and_ln781_49

]]></Node>
<StgValue><ssdm name="or_ln340_159"/></StgValue>
</operation>

<operation id="5193" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4971" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:13  %select_ln340_54 = select i1 %or_ln340_157, i14 8191, i14 %add_ln415_49

]]></Node>
<StgValue><ssdm name="select_ln340_54"/></StgValue>
</operation>

<operation id="5194" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4972" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:14  %select_ln388_54 = select i1 %and_ln786_99, i14 -8192, i14 %add_ln415_49

]]></Node>
<StgValue><ssdm name="select_ln388_54"/></StgValue>
</operation>

<operation id="5195" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4973" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:15  %select_ln340_105 = select i1 %or_ln340_159, i14 %select_ln340_54, i14 %select_ln388_54

]]></Node>
<StgValue><ssdm name="select_ln340_105"/></StgValue>
</operation>

<operation id="5196" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i._crit_edge.49_ifconv:17  br label %2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="5197" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end:1  %dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_1_bias_V_addr"/></StgValue>
</operation>

<operation id="5198" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="6" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:2  %p_Val2_s = load i6* %dense_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="5199" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:23  %write_flag147_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 %write_flag147_0, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag147_1"/></StgValue>
</operation>

<operation id="5200" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:25  %write_flag51_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 true, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i1 %write_flag51_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag51_1"/></StgValue>
</operation>

<operation id="5201" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:26  %write_flag144_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 true, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i1 %write_flag144_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag144_1"/></StgValue>
</operation>

<operation id="5202" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:29  %write_flag141_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 true, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i1 %write_flag141_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag141_1"/></StgValue>
</operation>

<operation id="5203" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:31  %write_flag54_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 true, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i1 %write_flag54_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag54_1"/></StgValue>
</operation>

<operation id="5204" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:32  %write_flag138_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 true, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i1 %write_flag138_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag138_1"/></StgValue>
</operation>

<operation id="5205" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:35  %write_flag135_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 true, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i1 %write_flag135_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag135_1"/></StgValue>
</operation>

<operation id="5206" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:37  %write_flag57_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 true, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i1 %write_flag57_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag57_1"/></StgValue>
</operation>

<operation id="5207" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:38  %write_flag132_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 true, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i1 %write_flag132_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag132_1"/></StgValue>
</operation>

<operation id="5208" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:41  %write_flag129_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 true, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i1 %write_flag129_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag129_1"/></StgValue>
</operation>

<operation id="5209" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:43  %write_flag60_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 true, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i1 %write_flag60_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag60_1"/></StgValue>
</operation>

<operation id="5210" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:44  %write_flag126_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 true, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i1 %write_flag126_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag126_1"/></StgValue>
</operation>

<operation id="5211" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:47  %write_flag123_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 true, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i1 %write_flag123_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag123_1"/></StgValue>
</operation>

<operation id="5212" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:49  %write_flag63_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 true, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i1 %write_flag63_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag63_1"/></StgValue>
</operation>

<operation id="5213" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:50  %write_flag120_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 true, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i1 %write_flag120_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag120_1"/></StgValue>
</operation>

<operation id="5214" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:53  %write_flag117_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 true, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i1 %write_flag117_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag117_1"/></StgValue>
</operation>

<operation id="5215" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:55  %write_flag66_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 true, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i1 %write_flag66_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag66_1"/></StgValue>
</operation>

<operation id="5216" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:56  %write_flag114_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 true, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i1 %write_flag114_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag114_1"/></StgValue>
</operation>

<operation id="5217" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:59  %write_flag111_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 true, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i1 %write_flag111_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag111_1"/></StgValue>
</operation>

<operation id="5218" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:61  %write_flag69_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 true, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i1 %write_flag69_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag69_1"/></StgValue>
</operation>

<operation id="5219" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:62  %write_flag108_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 true, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i1 %write_flag108_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag108_1"/></StgValue>
</operation>

<operation id="5220" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:65  %write_flag105_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 true, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i1 %write_flag105_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag105_1"/></StgValue>
</operation>

<operation id="5221" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:67  %write_flag72_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 true, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i1 %write_flag72_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag72_1"/></StgValue>
</operation>

<operation id="5222" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:68  %write_flag102_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 true, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i1 %write_flag102_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag102_1"/></StgValue>
</operation>

<operation id="5223" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:71  %write_flag99_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 true, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i1 %write_flag99_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag99_1"/></StgValue>
</operation>

<operation id="5224" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:73  %write_flag75_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 true, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i1 %write_flag75_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag75_1"/></StgValue>
</operation>

<operation id="5225" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:74  %write_flag96_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 true, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i1 %write_flag96_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag96_1"/></StgValue>
</operation>

<operation id="5226" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:77  %write_flag93_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 true, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i1 %write_flag93_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag93_1"/></StgValue>
</operation>

<operation id="5227" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:79  %write_flag78_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 true, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i1 %write_flag78_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag78_1"/></StgValue>
</operation>

<operation id="5228" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:80  %write_flag90_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 true, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i1 %write_flag90_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag90_1"/></StgValue>
</operation>

<operation id="5229" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:83  %write_flag87_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 true, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i1 %write_flag87_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag87_1"/></StgValue>
</operation>

<operation id="5230" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:85  %write_flag81_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 true, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i1 %write_flag81_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag81_1"/></StgValue>
</operation>

<operation id="5231" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:86  %write_flag84_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 true, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i1 %write_flag84_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag84_1"/></StgValue>
</operation>

<operation id="5232" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:88  %write_flag48_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 true, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i1 %write_flag48_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag48_1"/></StgValue>
</operation>

<operation id="5233" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:90  %write_flag_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 true, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="5234" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:91  %write_flag45_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 true, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i1 %write_flag45_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag45_1"/></StgValue>
</operation>

<operation id="5235" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:94  %write_flag42_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 true, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i1 %write_flag42_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag42_1"/></StgValue>
</operation>

<operation id="5236" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:96  %write_flag3_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag3_0, i1 true, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i1 %write_flag3_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag3_1"/></StgValue>
</operation>

<operation id="5237" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:97  %write_flag39_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 true, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i1 %write_flag39_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag39_1"/></StgValue>
</operation>

<operation id="5238" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:100  %write_flag36_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 true, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i1 %write_flag36_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag36_1"/></StgValue>
</operation>

<operation id="5239" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:102  %write_flag6_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag6_0, i1 %write_flag6_0, i1 true, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i1 %write_flag6_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag6_1"/></StgValue>
</operation>

<operation id="5240" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:103  %write_flag33_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 true, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i1 %write_flag33_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag33_1"/></StgValue>
</operation>

<operation id="5241" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:106  %write_flag30_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 true, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i1 %write_flag30_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag30_1"/></StgValue>
</operation>

<operation id="5242" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:108  %write_flag9_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 true, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i1 %write_flag9_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag9_1"/></StgValue>
</operation>

<operation id="5243" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:109  %write_flag27_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 true, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i1 %write_flag27_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag27_1"/></StgValue>
</operation>

<operation id="5244" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:112  %write_flag24_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 true, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i1 %write_flag24_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag24_1"/></StgValue>
</operation>

<operation id="5245" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:114  %write_flag12_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 true, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i1 %write_flag12_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag12_1"/></StgValue>
</operation>

<operation id="5246" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:115  %write_flag21_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 true, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i1 %write_flag21_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag21_1"/></StgValue>
</operation>

<operation id="5247" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:118  %write_flag18_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 true, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i1 %write_flag18_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag18_1"/></StgValue>
</operation>

<operation id="5248" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:120  %write_flag15_1 = call i1 @_ssdm_op_Mux.ap_auto.64i1.i6(i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 true, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i1 %write_flag15_0, i6 %i_0)

]]></Node>
<StgValue><ssdm name="write_flag15_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="5249" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="15" op_0_bw="14">
<![CDATA[
DENSE_LOOP_end:0  %lhs_V = sext i14 %p_Val2_0 to i15

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="5250" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="6" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:2  %p_Val2_s = load i6* %dense_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="5251" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="14" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:3  %sext_ln1265 = sext i6 %p_Val2_s to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="5252" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="15" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:4  %rhs_V = sext i6 %p_Val2_s to i15

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="5253" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
DENSE_LOOP_end:5  %ret_V = add nsw i15 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="5254" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:6  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="5255" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
DENSE_LOOP_end:7  %p_Val2_33 = add i14 %sext_ln1265, %p_Val2_0

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="5256" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:8  %p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_33, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="5257" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end:9  %xor_ln786 = xor i1 %p_Result_27, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="5258" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end:10  %underflow = and i1 %p_Result_s, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="5259" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end:11  %xor_ln340_7 = xor i1 %p_Result_s, %p_Result_27

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="5260" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end:12  %xor_ln340 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="5261" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end:13  %or_ln340 = or i1 %p_Result_27, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="5262" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
DENSE_LOOP_end:14  %select_ln340 = select i1 %xor_ln340_7, i14 8191, i14 %p_Val2_33

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="5263" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
DENSE_LOOP_end:15  %select_ln388 = select i1 %underflow, i14 -8192, i14 %p_Val2_33

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="5264" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
DENSE_LOOP_end:16  %select_ln340_10 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="5265" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="13" op_0_bw="14">
<![CDATA[
DENSE_LOOP_end:17  %trunc_ln203 = trunc i14 %select_ln340_10 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="5266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:18  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="5267" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
DENSE_LOOP_end:19  %select_ln19 = select i1 %tmp_38, i13 0, i13 %trunc_ln203

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="5268" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="14" op_0_bw="13">
<![CDATA[
DENSE_LOOP_end:20  %zext_ln19 = zext i13 %select_ln19 to i14

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="5269" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:21  %dense_1_out_V98_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %dense_1_out_49_V_wr, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i14 %zext_ln19, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V98_1"/></StgValue>
</operation>

<operation id="5270" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:22  %dense_1_out_V65_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %zext_ln19, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i14 %dense_1_out_16_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V65_1"/></StgValue>
</operation>

<operation id="5271" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:24  %dense_1_out_V97_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %zext_ln19, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i14 %dense_1_out_48_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V97_1"/></StgValue>
</operation>

<operation id="5272" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:27  %dense_1_out_V96_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %zext_ln19, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i14 %dense_1_out_47_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V96_1"/></StgValue>
</operation>

<operation id="5273" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:28  %dense_1_out_V66_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %zext_ln19, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i14 %dense_1_out_17_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V66_1"/></StgValue>
</operation>

<operation id="5274" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:30  %dense_1_out_V95_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %zext_ln19, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i14 %dense_1_out_46_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V95_1"/></StgValue>
</operation>

<operation id="5275" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:33  %dense_1_out_V94_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %zext_ln19, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i14 %dense_1_out_45_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V94_1"/></StgValue>
</operation>

<operation id="5276" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:34  %dense_1_out_V67_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %zext_ln19, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i14 %dense_1_out_18_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V67_1"/></StgValue>
</operation>

<operation id="5277" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:36  %dense_1_out_V93_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %zext_ln19, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i14 %dense_1_out_44_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V93_1"/></StgValue>
</operation>

<operation id="5278" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:39  %dense_1_out_V92_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %zext_ln19, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i14 %dense_1_out_43_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V92_1"/></StgValue>
</operation>

<operation id="5279" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:40  %dense_1_out_V68_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %zext_ln19, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i14 %dense_1_out_19_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V68_1"/></StgValue>
</operation>

<operation id="5280" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:42  %dense_1_out_V91_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %zext_ln19, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i14 %dense_1_out_42_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V91_1"/></StgValue>
</operation>

<operation id="5281" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:45  %dense_1_out_V90_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %zext_ln19, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i14 %dense_1_out_41_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V90_1"/></StgValue>
</operation>

<operation id="5282" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:46  %dense_1_out_V69_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %zext_ln19, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i14 %dense_1_out_20_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V69_1"/></StgValue>
</operation>

<operation id="5283" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:48  %dense_1_out_V89_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %zext_ln19, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i14 %dense_1_out_40_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V89_1"/></StgValue>
</operation>

<operation id="5284" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:51  %dense_1_out_V88_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %zext_ln19, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i14 %dense_1_out_39_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V88_1"/></StgValue>
</operation>

<operation id="5285" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:52  %dense_1_out_V70_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %zext_ln19, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i14 %dense_1_out_21_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V70_1"/></StgValue>
</operation>

<operation id="5286" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:54  %dense_1_out_V87_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %zext_ln19, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i14 %dense_1_out_38_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V87_1"/></StgValue>
</operation>

<operation id="5287" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:57  %dense_1_out_V86_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %zext_ln19, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i14 %dense_1_out_37_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V86_1"/></StgValue>
</operation>

<operation id="5288" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:58  %dense_1_out_V71_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %zext_ln19, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i14 %dense_1_out_22_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V71_1"/></StgValue>
</operation>

<operation id="5289" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:60  %dense_1_out_V85_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %zext_ln19, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i14 %dense_1_out_36_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V85_1"/></StgValue>
</operation>

<operation id="5290" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:63  %dense_1_out_V84_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %zext_ln19, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i14 %dense_1_out_35_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V84_1"/></StgValue>
</operation>

<operation id="5291" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:64  %dense_1_out_V72_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %zext_ln19, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i14 %dense_1_out_23_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V72_1"/></StgValue>
</operation>

<operation id="5292" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:66  %dense_1_out_V83_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %zext_ln19, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i14 %dense_1_out_34_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V83_1"/></StgValue>
</operation>

<operation id="5293" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:69  %dense_1_out_V82_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %zext_ln19, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i14 %dense_1_out_33_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V82_1"/></StgValue>
</operation>

<operation id="5294" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:70  %dense_1_out_V73_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %zext_ln19, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i14 %dense_1_out_24_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V73_1"/></StgValue>
</operation>

<operation id="5295" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:72  %dense_1_out_V81_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %zext_ln19, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i14 %dense_1_out_32_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V81_1"/></StgValue>
</operation>

<operation id="5296" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:75  %dense_1_out_V80_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %zext_ln19, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i14 %dense_1_out_31_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V80_1"/></StgValue>
</operation>

<operation id="5297" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:76  %dense_1_out_V74_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %zext_ln19, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i14 %dense_1_out_25_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V74_1"/></StgValue>
</operation>

<operation id="5298" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:78  %dense_1_out_V79_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %zext_ln19, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i14 %dense_1_out_30_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V79_1"/></StgValue>
</operation>

<operation id="5299" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:81  %dense_1_out_V78_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %zext_ln19, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i14 %dense_1_out_29_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V78_1"/></StgValue>
</operation>

<operation id="5300" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:82  %dense_1_out_V75_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %zext_ln19, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i14 %dense_1_out_26_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V75_1"/></StgValue>
</operation>

<operation id="5301" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:84  %dense_1_out_V77_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %zext_ln19, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i14 %dense_1_out_28_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V77_1"/></StgValue>
</operation>

<operation id="5302" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:87  %dense_1_out_V76_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %zext_ln19, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i14 %dense_1_out_27_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V76_1"/></StgValue>
</operation>

<operation id="5303" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:89  %dense_1_out_V64_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %zext_ln19, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i14 %dense_1_out_15_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V64_1"/></StgValue>
</operation>

<operation id="5304" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:92  %dense_1_out_V63_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %zext_ln19, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i14 %dense_1_out_14_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V63_1"/></StgValue>
</operation>

<operation id="5305" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:93  %dense_1_out_V_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %zext_ln19, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i14 %dense_1_out_V_086, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V_1"/></StgValue>
</operation>

<operation id="5306" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:95  %dense_1_out_V62_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %zext_ln19, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i14 %dense_1_out_13_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V62_1"/></StgValue>
</operation>

<operation id="5307" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:98  %dense_1_out_V61_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %zext_ln19, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i14 %dense_1_out_12_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V61_1"/></StgValue>
</operation>

<operation id="5308" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:99  %dense_1_out_V50_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_1_V_wri, i14 %zext_ln19, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i14 %dense_1_out_1_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V50_1"/></StgValue>
</operation>

<operation id="5309" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:101  %dense_1_out_V60_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %zext_ln19, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i14 %dense_1_out_11_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V60_1"/></StgValue>
</operation>

<operation id="5310" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:104  %dense_1_out_V59_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %zext_ln19, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i14 %dense_1_out_10_V_wr, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V59_1"/></StgValue>
</operation>

<operation id="5311" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:105  %dense_1_out_V51_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %zext_ln19, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i14 %dense_1_out_2_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V51_1"/></StgValue>
</operation>

<operation id="5312" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:107  %dense_1_out_V58_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %zext_ln19, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i14 %dense_1_out_9_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V58_1"/></StgValue>
</operation>

<operation id="5313" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:110  %dense_1_out_V57_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %zext_ln19, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i14 %dense_1_out_8_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V57_1"/></StgValue>
</operation>

<operation id="5314" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:111  %dense_1_out_V52_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %zext_ln19, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i14 %dense_1_out_3_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V52_1"/></StgValue>
</operation>

<operation id="5315" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:113  %dense_1_out_V56_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %zext_ln19, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i14 %dense_1_out_7_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V56_1"/></StgValue>
</operation>

<operation id="5316" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:116  %dense_1_out_V55_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %zext_ln19, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i14 %dense_1_out_6_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V55_1"/></StgValue>
</operation>

<operation id="5317" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:117  %dense_1_out_V53_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %zext_ln19, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i14 %dense_1_out_4_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V53_1"/></StgValue>
</operation>

<operation id="5318" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="14" op_53_bw="14" op_54_bw="14" op_55_bw="14" op_56_bw="14" op_57_bw="14" op_58_bw="14" op_59_bw="14" op_60_bw="14" op_61_bw="14" op_62_bw="14" op_63_bw="14" op_64_bw="14" op_65_bw="6">
<![CDATA[
DENSE_LOOP_end:119  %dense_1_out_V54_1 = call i14 @_ssdm_op_Mux.ap_auto.64i14.i6(i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %zext_ln19, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i14 %dense_1_out_5_V_wri, i6 %i_0)

]]></Node>
<StgValue><ssdm name="dense_1_out_V54_1"/></StgValue>
</operation>

<operation id="5319" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:121  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str465, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="5320" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_end:122  br label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
