INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niu/vivado/lab7_3/lab7_3.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niu/vivado/lab7_3/lab7_3.srcs/sources_1/new/lab7_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niu/vivado/lab7_3/lab7_3.srcs/sim_1/new/lab7_3_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_3_sim
