Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_DLD/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 12533f6a7e3c461780fff6fc063df9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_Processor_behav xil_defaultlib.tb_RISC_V_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'Branch' [D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/top_control.v:12]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'a' [D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/RISC_V_Processor.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'a' [D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/RISC_V_Processor.v:121]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'funct3_IDEX' [D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/RISC_V_Processor.v:141]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'funct3_EXMEM' [D:/Habib Uni/Sem 4/CA/Project/lab11.srcs/sources_1/new/RISC_V_Processor.v:151]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instruction_parser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.top_control
Compiling module xil_defaultlib.immediate_data_extractor
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb_RISC_V_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_Processor_behav
