// Seed: 2749861927
`timescale 1ps / 1 ps
`define pp_4 0
`timescale 1ps / 1 ps `default_nettype wire
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  assign id_2 = 1;
endmodule
