--
-- VHDL Architecture cachelib.AND4.untitled
--
-- Created:
--          by - freed2.ews (linux-a3.ews.illinois.edu)
--          at - 16:24:19 02/02/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY cachelib;
USE cachelib.LC3b_types.all;

ENTITY AND4 IS
   PORT( 
      A : IN     std_logic;
      B : IN     std_logic;
      F : OUT    std_logic
   );

-- Declarations

END AND4 ;

--
ARCHITECTURE untitled OF AND4 IS
BEGIN
  PROCESS(A,B)
  BEGIN
    IF(A AND B) THEN
     F <= '1' AFTER DELAY_LOGIC2;
    ELSE
     F <= '0' AFTER DELAY_LOGIC2;
    End if;
  END PROCESS;
END ARCHITECTURE untitled;

