

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 16:23:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrixmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.673 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      160|      160|  1.600 us|  1.600 us|  161|  161|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row         |      159|      159|        53|          -|          -|     3|        no|
        | + Col        |       51|       51|        17|          -|          -|     3|        no|
        |  ++ Product  |       15|       15|         5|          -|          -|     3|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     104|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      85|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      46|     189|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U1  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_141_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln21_fu_171_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln24_fu_201_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln26_1_fu_235_p2  |         +|   0|  0|   7|           4|           4|
    |add_ln26_fu_211_p2    |         +|   0|  0|  12|           4|           4|
    |add_ln28_fu_181_p2    |         +|   0|  0|  12|           4|           4|
    |sub_ln26_1_fu_229_p2  |         -|   0|  0|   7|           4|           4|
    |sub_ln26_fu_159_p2    |         -|   0|  0|  12|           4|           4|
    |icmp_ln19_fu_135_p2   |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln21_fu_165_p2   |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln24_fu_195_p2   |      icmp|   0|  0|   9|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 104|          32|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  49|          9|    1|          9|
    |i_fu_50      |   9|          2|    2|          4|
    |j_reg_92     |   9|          2|    2|          4|
    |k_reg_103    |   9|          2|    2|          4|
    |tmp_reg_114  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  85|         17|   23|         53|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln19_reg_271   |   2|   0|    2|          0|
    |add_ln21_reg_285   |   2|   0|    2|          0|
    |add_ln24_reg_303   |   2|   0|    2|          0|
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i_fu_50            |   2|   0|    2|          0|
    |j_reg_92           |   2|   0|    2|          0|
    |k_reg_103          |   2|   0|    2|          0|
    |res_addr_reg_295   |   4|   0|    4|          0|
    |sub_ln26_reg_276   |   4|   0|    4|          0|
    |tmp_reg_114        |  16|   0|   16|          0|
    |zext_ln28_reg_290  |   2|   0|    4|          2|
    +-------------------+----+----+-----+-----------+
    |Total              |  46|   0|   48|          2|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../files/matrixmul.cpp:19]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../files/matrixmul.cpp:4]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 0, i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 17 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln19 = br void %Col" [../files/matrixmul.cpp:19]   --->   Operation 18 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.54ns)   --->   "%icmp_ln19 = icmp_eq  i2 %i_1, i2 3" [../files/matrixmul.cpp:19]   --->   Operation 20 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i_1, i2 1" [../files/matrixmul.cpp:19]   --->   Operation 21 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %Col.split, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 22 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %i_1" [../files/matrixmul.cpp:26]   --->   Operation 23 'zext' 'zext_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [../files/matrixmul.cpp:26]   --->   Operation 24 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%sub_ln26 = sub i4 %p_shl7, i4 %zext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 25 'sub' 'sub_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:19]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../files/matrixmul.cpp:19]   --->   Operation 27 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%br_ln21 = br void %Product" [../files/matrixmul.cpp:21]   --->   Operation 28 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 29 'ret' 'ret_ln31' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %Col.split, i2 %add_ln21, void %for.inc22" [../files/matrixmul.cpp:21]   --->   Operation 30 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 31 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %j, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 32 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %Product.split, void %for.inc25" [../files/matrixmul.cpp:21]   --->   Operation 33 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %j" [../files/matrixmul.cpp:28]   --->   Operation 34 'zext' 'zext_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln28 = add i4 %sub_ln26, i4 %zext_ln28" [../files/matrixmul.cpp:28]   --->   Operation 35 'add' 'add_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %add_ln28" [../files/matrixmul.cpp:28]   --->   Operation 36 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln28_1" [../files/matrixmul.cpp:28]   --->   Operation 37 'getelementptr' 'res_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg:13]   --->   Operation 38 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:21]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../files/matrixmul.cpp:21]   --->   Operation 40 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln24 = br void %for.inc" [../files/matrixmul.cpp:24]   --->   Operation 41 'br' 'br_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 %add_ln19, i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 42 'store' 'store_ln19' <Predicate = (icmp_ln21)> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln19 = br void %Col" [../files/matrixmul.cpp:19]   --->   Operation 43 'br' 'br_ln19' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%k = phi i2 0, void %Product.split, i2 %add_ln24, void %for.inc.split" [../files/matrixmul.cpp:24]   --->   Operation 44 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = phi i16 0, void %Product.split, i16 %tmp_1, void %for.inc.split"   --->   Operation 45 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.54ns)   --->   "%icmp_ln24 = icmp_eq  i2 %k, i2 3" [../files/matrixmul.cpp:24]   --->   Operation 46 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.54ns)   --->   "%add_ln24 = add i2 %k, i2 1" [../files/matrixmul.cpp:24]   --->   Operation 47 'add' 'add_ln24' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %for.inc22" [../files/matrixmul.cpp:24]   --->   Operation 48 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %k" [../files/matrixmul.cpp:26]   --->   Operation 49 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.79ns)   --->   "%add_ln26 = add i4 %sub_ln26, i4 %zext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 50 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %add_ln26" [../files/matrixmul.cpp:26]   --->   Operation 51 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 52 'getelementptr' 'a_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k, i2 0" [../files/matrixmul.cpp:26]   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i4 %p_shl, i4 %zext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 54 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln26_1 = add i4 %sub_ln26_1, i4 %zext_ln28" [../files/matrixmul.cpp:26]   --->   Operation 55 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 56 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 57 'getelementptr' 'b_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.67ns)   --->   "%a_load = load i4 %a_addr" [../files/matrixmul.cpp:26]   --->   Operation 58 'load' 'a_load' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 59 [2/2] (0.67ns)   --->   "%b_load = load i4 %b_addr" [../files/matrixmul.cpp:26]   --->   Operation 59 'load' 'b_load' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 60 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 60 'store' 'store_ln28' <Predicate = (icmp_ln24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln21 = br void %Product" [../files/matrixmul.cpp:21]   --->   Operation 61 'br' 'br_ln21' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.67>
ST_5 : Operation 62 [1/2] (0.67ns)   --->   "%a_load = load i4 %a_addr" [../files/matrixmul.cpp:26]   --->   Operation 62 'load' 'a_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %a_load" [../files/matrixmul.cpp:26]   --->   Operation 63 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.67ns)   --->   "%b_load = load i4 %b_addr" [../files/matrixmul.cpp:26]   --->   Operation 64 'load' 'b_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %b_load" [../files/matrixmul.cpp:26]   --->   Operation 65 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [3/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 66 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 67 [2/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 67 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 68 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %mul_ln26, i16 %tmp" [../files/matrixmul.cpp:26]   --->   Operation 69 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg:14]   --->   Operation 70 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:22]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../files/matrixmul.cpp:24]   --->   Operation 72 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %mul_ln26, i16 %tmp" [../files/matrixmul.cpp:26]   --->   Operation 73 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [../files/matrixmul.cpp:24]   --->   Operation 74 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111111]
spectopmodule_ln4      (spectopmodule    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
store_ln19             (store            ) [ 000000000]
br_ln19                (br               ) [ 000000000]
i_1                    (load             ) [ 000000000]
icmp_ln19              (icmp             ) [ 001111111]
add_ln19               (add              ) [ 000111111]
br_ln19                (br               ) [ 000000000]
zext_ln26              (zext             ) [ 000000000]
p_shl7                 (bitconcatenate   ) [ 000000000]
sub_ln26               (sub              ) [ 000111111]
speclooptripcount_ln19 (speclooptripcount) [ 000000000]
specloopname_ln19      (specloopname     ) [ 000000000]
br_ln21                (br               ) [ 001111111]
ret_ln31               (ret              ) [ 000000000]
j                      (phi              ) [ 000100000]
icmp_ln21              (icmp             ) [ 001111111]
add_ln21               (add              ) [ 001111111]
br_ln21                (br               ) [ 000000000]
zext_ln28              (zext             ) [ 000011111]
add_ln28               (add              ) [ 000000000]
zext_ln28_1            (zext             ) [ 000000000]
res_addr               (getelementptr    ) [ 000011111]
specpipeline_ln13      (specpipeline     ) [ 000000000]
speclooptripcount_ln21 (speclooptripcount) [ 000000000]
specloopname_ln21      (specloopname     ) [ 000000000]
br_ln24                (br               ) [ 001111111]
store_ln19             (store            ) [ 000000000]
br_ln19                (br               ) [ 000000000]
k                      (phi              ) [ 000010000]
tmp                    (phi              ) [ 000011111]
icmp_ln24              (icmp             ) [ 001111111]
add_ln24               (add              ) [ 001111111]
br_ln24                (br               ) [ 000000000]
zext_ln26_1            (zext             ) [ 000000000]
add_ln26               (add              ) [ 000000000]
zext_ln26_2            (zext             ) [ 000000000]
a_addr                 (getelementptr    ) [ 000001000]
p_shl                  (bitconcatenate   ) [ 000000000]
sub_ln26_1             (sub              ) [ 000000000]
add_ln26_1             (add              ) [ 000000000]
zext_ln26_3            (zext             ) [ 000000000]
b_addr                 (getelementptr    ) [ 000001000]
store_ln28             (store            ) [ 000000000]
br_ln21                (br               ) [ 001111111]
a_load                 (load             ) [ 000000000]
sext_ln26              (sext             ) [ 000000110]
b_load                 (load             ) [ 000000000]
sext_ln26_1            (sext             ) [ 000000110]
mul_ln26               (mul              ) [ 000000001]
specpipeline_ln14      (specpipeline     ) [ 000000000]
speclooptripcount_ln22 (speclooptripcount) [ 000000000]
specloopname_ln24      (specloopname     ) [ 000000000]
tmp_1                  (add              ) [ 001111111]
br_ln24                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="res_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="a_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln28_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="1"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/4 "/>
</bind>
</comp>

<comp id="92" class="1005" name="j_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="1"/>
<pin id="94" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="k_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="1"/>
<pin id="105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="k_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="tmp_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="16" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln19_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_1_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="1"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln19_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln19_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln26_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_shl7_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln26_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln21_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln21_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln28_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln28_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln28_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln19_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="0" index="1" bw="2" slack="2"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln24_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln24_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln26_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln26_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="2"/>
<pin id="213" dir="0" index="1" bw="2" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln26_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_shl_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sub_ln26_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="2" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln26_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="1"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln26_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln26_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln26_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/5 "/>
</bind>
</comp>

<comp id="253" class="1007" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="16" slack="3"/>
<pin id="257" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/5 tmp_1/7 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="271" class="1005" name="add_ln19_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="276" class="1005" name="sub_ln26_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln21_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="290" class="1005" name="zext_ln28_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="295" class="1005" name="res_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="add_ln24_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="308" class="1005" name="a_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="b_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="sext_ln26_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="323" class="1005" name="sext_ln26_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="61" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="68" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="87" pin=1"/></net>

<net id="126"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="132" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="147" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="96" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="96" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="96" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="199"><net_src comp="107" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="107" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="107" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="211" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="107" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="207" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="248"><net_src comp="75" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="81" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="245" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="114" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="50" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="274"><net_src comp="141" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="279"><net_src comp="159" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="288"><net_src comp="171" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="293"><net_src comp="177" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="298"><net_src comp="54" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="306"><net_src comp="201" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="311"><net_src comp="61" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="316"><net_src comp="68" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="321"><net_src comp="245" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="326"><net_src comp="249" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="331"><net_src comp="253" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrixmul : a | {4 5 }
	Port: matrixmul : b | {4 5 }
  - Chain level:
	State 1
		store_ln19 : 1
	State 2
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
		zext_ln26 : 1
		p_shl7 : 1
		sub_ln26 : 2
	State 3
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		zext_ln28 : 1
		add_ln28 : 2
		zext_ln28_1 : 3
		res_addr : 4
	State 4
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_1 : 1
		add_ln26 : 2
		zext_ln26_2 : 3
		a_addr : 4
		p_shl : 1
		sub_ln26_1 : 2
		add_ln26_1 : 3
		zext_ln26_3 : 4
		b_addr : 5
		a_load : 5
		b_load : 6
		store_ln28 : 1
	State 5
		sext_ln26 : 1
		sext_ln26_1 : 1
		mul_ln26 : 2
	State 6
	State 7
		tmp_1 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln19_fu_141  |    0    |    0    |    9    |
|          |   add_ln21_fu_171  |    0    |    0    |    9    |
|    add   |   add_ln28_fu_181  |    0    |    0    |    12   |
|          |   add_ln24_fu_201  |    0    |    0    |    9    |
|          |   add_ln26_fu_211  |    0    |    0    |    12   |
|          |  add_ln26_1_fu_235 |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln19_fu_135  |    0    |    0    |    9    |
|   icmp   |  icmp_ln21_fu_165  |    0    |    0    |    9    |
|          |  icmp_ln24_fu_195  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln26_fu_159  |    0    |    0    |    12   |
|          |  sub_ln26_1_fu_229 |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_253     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln26_fu_147  |    0    |    0    |    0    |
|          |  zext_ln28_fu_177  |    0    |    0    |    0    |
|   zext   | zext_ln28_1_fu_186 |    0    |    0    |    0    |
|          | zext_ln26_1_fu_207 |    0    |    0    |    0    |
|          | zext_ln26_2_fu_216 |    0    |    0    |    0    |
|          | zext_ln26_3_fu_240 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    p_shl7_fu_151   |    0    |    0    |    0    |
|          |    p_shl_fu_221    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln26_fu_245  |    0    |    0    |    0    |
|          | sext_ln26_1_fu_249 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   104   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_addr_reg_308  |    4   |
|  add_ln19_reg_271 |    2   |
|  add_ln21_reg_285 |    2   |
|  add_ln24_reg_303 |    2   |
|   b_addr_reg_313  |    4   |
|     i_reg_261     |    2   |
|      j_reg_92     |    2   |
|     k_reg_103     |    2   |
|  res_addr_reg_295 |    4   |
|sext_ln26_1_reg_323|   16   |
| sext_ln26_reg_318 |   16   |
|  sub_ln26_reg_276 |    4   |
|   tmp_1_reg_328   |   16   |
|    tmp_reg_114    |   16   |
| zext_ln28_reg_290 |    4   |
+-------------------+--------+
|       Total       |   96   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_81 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|    tmp_reg_114   |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_253    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_253    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   80   ||  2.135  ||    0    ||    45   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   45   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   96   |   149  |
+-----------+--------+--------+--------+--------+
