// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _binary_threshold_HH_
#define _binary_threshold_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct binary_threshold : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > src_rows_dout;
    sc_in< sc_logic > src_rows_empty_n;
    sc_out< sc_logic > src_rows_read;
    sc_in< sc_lv<32> > src_cols_dout;
    sc_in< sc_logic > src_cols_empty_n;
    sc_out< sc_logic > src_cols_read;
    sc_out< sc_lv<20> > src_data_V_address0;
    sc_out< sc_logic > src_data_V_ce0;
    sc_in< sc_lv<8> > src_data_V_q0;
    sc_out< sc_lv<20> > dst_data_V_address0;
    sc_out< sc_logic > dst_data_V_ce0;
    sc_out< sc_logic > dst_data_V_we0;
    sc_out< sc_lv<1> > dst_data_V_d0;
    sc_in< sc_lv<32> > threshold_dout;
    sc_in< sc_logic > threshold_empty_n;
    sc_out< sc_logic > threshold_read;


    // Module declarations
    binary_threshold(sc_module_name name);
    SC_HAS_PROCESS(binary_threshold);

    ~binary_threshold();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > src_rows_blk_n;
    sc_signal< sc_logic > src_cols_blk_n;
    sc_signal< sc_logic > threshold_blk_n;
    sc_signal< sc_lv<64> > indvar_flatten_reg_90;
    sc_signal< sc_lv<31> > i_i_reg_101;
    sc_signal< sc_lv<31> > j_i_reg_112;
    sc_signal< sc_lv<31> > j_i_reg_112_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > src_rows_read_reg_222;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > src_cols_read_reg_227;
    sc_signal< sc_lv<32> > threshold_read_reg_234;
    sc_signal< sc_lv<64> > bound_fu_130_p2;
    sc_signal< sc_lv<64> > bound_reg_239;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_i_fu_140_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_244;
    sc_signal< sc_lv<1> > tmp_i_reg_244_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_145_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_249;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_249_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_249_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_249_pp0_iter3_reg;
    sc_signal< sc_lv<64> > indvar_flatten_next_fu_150_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<31> > tmp_16_i_mid2_v_v_fu_162_p3;
    sc_signal< sc_lv<31> > tmp_16_i_mid2_v_v_reg_258;
    sc_signal< sc_lv<31> > j_fu_176_p3;
    sc_signal< sc_lv<31> > j_reg_264;
    sc_signal< sc_lv<32> > tmp_16_i_mid2_fu_187_p2;
    sc_signal< sc_lv<32> > tmp_16_i_mid2_reg_269;
    sc_signal< sc_lv<64> > tmp_18_i_fu_208_p1;
    sc_signal< sc_lv<64> > tmp_18_i_reg_274;
    sc_signal< sc_lv<64> > tmp_18_i_reg_274_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_20_i_fu_217_p2;
    sc_signal< sc_lv<1> > tmp_20_i_reg_284;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<31> > ap_phi_mux_i_i_phi_fu_105_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<31> > ap_phi_mux_j_i_phi_fu_116_p4;
    sc_signal< sc_lv<32> > bound_fu_130_p0;
    sc_signal< sc_lv<32> > bound_fu_130_p1;
    sc_signal< sc_lv<32> > j_i_cast_fu_136_p1;
    sc_signal< sc_lv<31> > i_fu_156_p2;
    sc_signal< sc_lv<31> > j_i_op_fu_170_p2;
    sc_signal< sc_lv<31> > tmp_16_i_mid2_fu_187_p1;
    sc_signal< sc_lv<31> > j_i_cast_mid2_fu_192_p3;
    sc_signal< sc_lv<32> > j_i_cast_mid2_cast_fu_199_p1;
    sc_signal< sc_lv<32> > tmp_17_i_fu_203_p2;
    sc_signal< sc_lv<32> > tmp_19_i_fu_213_p1;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<64> > bound_fu_130_p00;
    sc_signal< sc_lv<64> > bound_fu_130_p10;
    sc_signal< sc_lv<32> > tmp_16_i_mid2_fu_187_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_i_phi_fu_105_p4();
    void thread_ap_phi_mux_j_i_phi_fu_116_p4();
    void thread_ap_ready();
    void thread_bound_fu_130_p0();
    void thread_bound_fu_130_p00();
    void thread_bound_fu_130_p1();
    void thread_bound_fu_130_p10();
    void thread_bound_fu_130_p2();
    void thread_dst_data_V_address0();
    void thread_dst_data_V_ce0();
    void thread_dst_data_V_d0();
    void thread_dst_data_V_we0();
    void thread_exitcond_flatten_fu_145_p2();
    void thread_i_fu_156_p2();
    void thread_indvar_flatten_next_fu_150_p2();
    void thread_j_fu_176_p3();
    void thread_j_i_cast_fu_136_p1();
    void thread_j_i_cast_mid2_cast_fu_199_p1();
    void thread_j_i_cast_mid2_fu_192_p3();
    void thread_j_i_op_fu_170_p2();
    void thread_src_cols_blk_n();
    void thread_src_cols_read();
    void thread_src_data_V_address0();
    void thread_src_data_V_ce0();
    void thread_src_rows_blk_n();
    void thread_src_rows_read();
    void thread_threshold_blk_n();
    void thread_threshold_read();
    void thread_tmp_16_i_mid2_fu_187_p1();
    void thread_tmp_16_i_mid2_fu_187_p10();
    void thread_tmp_16_i_mid2_fu_187_p2();
    void thread_tmp_16_i_mid2_v_v_fu_162_p3();
    void thread_tmp_17_i_fu_203_p2();
    void thread_tmp_18_i_fu_208_p1();
    void thread_tmp_19_i_fu_213_p1();
    void thread_tmp_20_i_fu_217_p2();
    void thread_tmp_i_fu_140_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
